{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 02:45:20 2025 " "Info: Processing started: Wed Oct 08 02:45:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Info: Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clk_Generater:clkgen_inst\|clk100_r " "Info: Detected ripple clock \"Clk_Generater:clkgen_inst\|clk100_r\" as buffer" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Generater:clkgen_inst\|clk100_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LedMatrix:LedMatrix_Inst\|clk_div " "Info: Detected ripple clock \"LedMatrix:LedMatrix_Inst\|clk_div\" as buffer" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LedMatrix:LedMatrix_Inst\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clk_Generater:clkgen_inst\|clk1k_r " "Info: Detected ripple clock \"Clk_Generater:clkgen_inst\|clk1k_r\" as buffer" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Generater:clkgen_inst\|clk1k_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register is_manual register Beep:Beep_Inst\|cnt\[1\] 43.7 MHz 22.885 ns Internal " "Info: Clock \"clk\" has Internal fmax of 43.7 MHz between source register \"is_manual\" and destination register \"Beep:Beep_Inst\|cnt\[1\]\" (period= 22.885 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.854 ns + Longest register register " "Info: + Longest register to register delay is 17.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns is_manual 1 REG LC_X14_Y6_N6 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y6_N6; Fanout = 11; REG Node = 'is_manual'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { is_manual } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.511 ns) 1.506 ns stage\[0\]~0 2 COMB LC_X14_Y6_N7 27 " "Info: 2: + IC(0.995 ns) + CELL(0.511 ns) = 1.506 ns; Loc. = LC_X14_Y6_N7; Fanout = 27; COMB Node = 'stage\[0\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { is_manual stage[0]~0 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.511 ns) 3.957 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~0 3 COMB LC_X15_Y6_N2 10 " "Info: 3: + IC(1.940 ns) + CELL(0.511 ns) = 3.957 ns; Loc. = LC_X15_Y6_N2; Fanout = 10; COMB Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.451 ns" { stage[0]~0 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.747 ns) 5.859 ns Beep:Beep_Inst\|Add0~27 4 COMB LC_X16_Y6_N0 2 " "Info: 4: + IC(1.155 ns) + CELL(0.747 ns) = 5.859 ns; Loc. = LC_X16_Y6_N0; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~27'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.902 ns" { LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 Beep:Beep_Inst|Add0~27 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.982 ns Beep:Beep_Inst\|Add0~32 5 COMB LC_X16_Y6_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.982 ns; Loc. = LC_X16_Y6_N1; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~32'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~27 Beep:Beep_Inst|Add0~32 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.105 ns Beep:Beep_Inst\|Add0~37 6 COMB LC_X16_Y6_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.105 ns; Loc. = LC_X16_Y6_N2; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~37'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.228 ns Beep:Beep_Inst\|Add0~42 7 COMB LC_X16_Y6_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.228 ns; Loc. = LC_X16_Y6_N3; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~42'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.043 ns Beep:Beep_Inst\|Add0~45 8 COMB LC_X16_Y6_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 7.043 ns; Loc. = LC_X16_Y6_N4; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Add0~45'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~45 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.464 ns) + CELL(0.200 ns) 9.707 ns Beep:Beep_Inst\|Equal1~6 9 COMB LC_X15_Y5_N2 1 " "Info: 9: + IC(2.464 ns) + CELL(0.200 ns) = 9.707 ns; Loc. = LC_X15_Y5_N2; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Equal1~6'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.664 ns" { Beep:Beep_Inst|Add0~45 Beep:Beep_Inst|Equal1~6 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.740 ns) 12.870 ns Beep:Beep_Inst\|Equal1~9 10 COMB LC_X13_Y6_N8 1 " "Info: 10: + IC(2.423 ns) + CELL(0.740 ns) = 12.870 ns; Loc. = LC_X13_Y6_N8; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Equal1~9'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.163 ns" { Beep:Beep_Inst|Equal1~6 Beep:Beep_Inst|Equal1~9 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.375 ns Beep:Beep_Inst\|Equal1~16 11 COMB LC_X13_Y6_N9 2 " "Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 13.375 ns; Loc. = LC_X13_Y6_N9; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Equal1~16'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.200 ns) 14.305 ns Beep:Beep_Inst\|cnt\[30\]~64 12 COMB LC_X13_Y6_N6 32 " "Info: 12: + IC(0.730 ns) + CELL(0.200 ns) = 14.305 ns; Loc. = LC_X13_Y6_N6; Fanout = 32; COMB Node = 'Beep:Beep_Inst\|cnt\[30\]~64'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.930 ns" { Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[30]~64 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(1.760 ns) 17.854 ns Beep:Beep_Inst\|cnt\[1\] 13 REG LC_X10_Y6_N5 4 " "Info: 13: + IC(1.789 ns) + CELL(1.760 ns) = 17.854 ns; Loc. = LC_X10_Y6_N5; Fanout = 4; REG Node = 'Beep:Beep_Inst\|cnt\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.549 ns" { Beep:Beep_Inst|cnt[30]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.053 ns ( 33.90 % ) " "Info: Total cell delay = 6.053 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.801 ns ( 66.10 % ) " "Info: Total interconnect delay = 11.801 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "17.854 ns" { is_manual stage[0]~0 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 Beep:Beep_Inst|Add0~27 Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~45 Beep:Beep_Inst|Equal1~6 Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[30]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "17.854 ns" { is_manual {} stage[0]~0 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 {} Beep:Beep_Inst|Add0~27 {} Beep:Beep_Inst|Add0~32 {} Beep:Beep_Inst|Add0~37 {} Beep:Beep_Inst|Add0~42 {} Beep:Beep_Inst|Add0~45 {} Beep:Beep_Inst|Equal1~6 {} Beep:Beep_Inst|Equal1~9 {} Beep:Beep_Inst|Equal1~16 {} Beep:Beep_Inst|cnt[30]~64 {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.995ns 1.940ns 1.155ns 0.000ns 0.000ns 0.000ns 0.000ns 2.464ns 2.423ns 0.305ns 0.730ns 1.789ns } { 0.000ns 0.511ns 0.511ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 0.740ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.322 ns - Smallest " "Info: - Smallest clock skew is -4.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 231 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 231; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Beep:Beep_Inst\|cnt\[1\] 2 REG LC_X10_Y6_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y6_N5; Fanout = 4; REG Node = 'Beep:Beep_Inst\|cnt\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.141 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 231 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 231; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk1k_r 2 REG LC_X12_Y3_N2 63 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 63; REG Node = 'Clk_Generater:clkgen_inst\|clk1k_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk1k_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns is_manual 3 REG LC_X14_Y6_N6 11 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X14_Y6_N6; Fanout = 11; REG Node = 'is_manual'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.946 ns" { Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "17.854 ns" { is_manual stage[0]~0 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 Beep:Beep_Inst|Add0~27 Beep:Beep_Inst|Add0~32 Beep:Beep_Inst|Add0~37 Beep:Beep_Inst|Add0~42 Beep:Beep_Inst|Add0~45 Beep:Beep_Inst|Equal1~6 Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[30]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "17.854 ns" { is_manual {} stage[0]~0 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~0 {} Beep:Beep_Inst|Add0~27 {} Beep:Beep_Inst|Add0~32 {} Beep:Beep_Inst|Add0~37 {} Beep:Beep_Inst|Add0~42 {} Beep:Beep_Inst|Add0~45 {} Beep:Beep_Inst|Equal1~6 {} Beep:Beep_Inst|Equal1~9 {} Beep:Beep_Inst|Equal1~16 {} Beep:Beep_Inst|cnt[30]~64 {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.995ns 1.940ns 1.155ns 0.000ns 0.000ns 0.000ns 0.000ns 2.464ns 2.423ns 0.305ns 0.730ns 1.789ns } { 0.000ns 0.511ns 0.511ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 0.740ns 0.200ns 0.200ns 1.760ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "8.141 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "8.141 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "auto_stage\[0\] LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\] clk 2.799 ns " "Info: Found hold time violation between source  pin or register \"auto_stage\[0\]\" and destination pin or register \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\]\" for clock \"clk\" (Hold time is 2.799 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.122 ns + Largest " "Info: + Largest clock skew is 10.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.941 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 231 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 231; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk100_r 2 REG LC_X12_Y3_N4 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 8; REG Node = 'Clk_Generater:clkgen_inst\|clk100_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk100_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns LedMatrix:LedMatrix_Inst\|clk_div 3 REG LC_X11_Y4_N9 14 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X11_Y4_N9; Fanout = 14; REG Node = 'LedMatrix:LedMatrix_Inst\|clk_div'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.317 ns" { Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.511 ns) + CELL(0.918 ns) 13.941 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\] 4 REG LC_X11_Y9_N5 7 " "Info: 4: + IC(4.511 ns) + CELL(0.918 ns) = 13.941 ns; Loc. = LC_X11_Y9_N5; Fanout = 7; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.429 ns" { LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.49 % ) " "Info: Total cell delay = 4.669 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.272 ns ( 66.51 % ) " "Info: Total interconnect delay = 9.272 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.941 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.941 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.511ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 231 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 231; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns auto_stage\[0\] 2 REG LC_X8_Y6_N8 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y6_N8; Fanout = 4; REG Node = 'auto_stage\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk auto_stage[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.941 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.941 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.511ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 252 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.168 ns - Shortest register register " "Info: - Shortest register to register delay is 7.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns auto_stage\[0\] 1 REG LC_X8_Y6_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N8; Fanout = 4; REG Node = 'auto_stage\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auto_stage[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.347 ns) + CELL(0.740 ns) 4.087 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~1 2 COMB LC_X13_Y8_N5 4 " "Info: 2: + IC(3.347 ns) + CELL(0.740 ns) = 4.087 ns; Loc. = LC_X13_Y8_N5; Fanout = 4; COMB Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|Mux18~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.087 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(0.591 ns) 7.168 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\] 3 REG LC_X11_Y9_N5 7 " "Info: 3: + IC(2.490 ns) + CELL(0.591 ns) = 7.168 ns; Loc. = LC_X11_Y9_N5; Fanout = 7; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[54\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.081 ns" { LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 18.57 % ) " "Info: Total cell delay = 1.331 ns ( 18.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.837 ns ( 81.43 % ) " "Info: Total interconnect delay = 5.837 ns ( 81.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.168 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "7.168 ns" { auto_stage[0] {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 3.347ns 2.490ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.941 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.941 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.511ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.168 ns" { auto_stage[0] LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "7.168 ns" { auto_stage[0] {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|Mux18~1 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[54] {} } { 0.000ns 3.347ns 2.490ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[0\] sda clk 3.863 ns register " "Info: tsu for register \"Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[0\]\" (data pin = \"sda\", clock pin = \"clk\") is 3.863 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.349 ns + Longest pin register " "Info: + Longest pin to register delay is 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_50; Fanout = 1; PIN Node = 'sda'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sda~0 2 COMB IOC_X7_Y3_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y3_N1; Fanout = 1; COMB Node = 'sda~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { sda sda~0 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.550 ns) + CELL(0.511 ns) 5.193 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|Selector3~4 3 COMB LC_X3_Y8_N8 8 " "Info: 3: + IC(3.550 ns) + CELL(0.511 ns) = 5.193 ns; Loc. = LC_X3_Y8_N8; Fanout = 8; COMB Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|Selector3~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.061 ns" { sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 } "NODE_NAME" } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.200 ns) 6.224 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|Selector10~0 4 COMB LC_X3_Y8_N4 1 " "Info: 4: + IC(0.831 ns) + CELL(0.200 ns) = 6.224 ns; Loc. = LC_X3_Y8_N4; Fanout = 1; COMB Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|Selector10~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.031 ns" { Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector10~0 } "NODE_NAME" } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.591 ns) 7.349 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[0\] 5 REG LC_X3_Y8_N5 3 " "Info: 5: + IC(0.534 ns) + CELL(0.591 ns) = 7.349 ns; Loc. = LC_X3_Y8_N5; Fanout = 3; REG Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.125 ns" { Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector10~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] } "NODE_NAME" } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 33.12 % ) " "Info: Total cell delay = 2.434 ns ( 33.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.915 ns ( 66.88 % ) " "Info: Total interconnect delay = 4.915 ns ( 66.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.349 ns" { sda sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector10~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "7.349 ns" { sda {} sda~0 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector10~0 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] {} } { 0.000ns 0.000ns 3.550ns 0.831ns 0.534ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 231 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 231; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[0\] 2 REG LC_X3_Y8_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y8_N5; Fanout = 3; REG Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] } "NODE_NAME" } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.349 ns" { sda sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector10~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "7.349 ns" { sda {} sda~0 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector3~4 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|Selector10~0 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] {} } { 0.000ns 0.000ns 3.550ns 0.831ns 0.534ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk deg_out\[6\] Tempreature:Temp_Inst\|temp_twice\[1\] 38.434 ns register " "Info: tco from clock \"clk\" to destination pin \"deg_out\[6\]\" through register \"Tempreature:Temp_Inst\|temp_twice\[1\]\" is 38.434 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 231 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 231; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Tempreature:Temp_Inst\|temp_twice\[1\] 2 REG LC_X7_Y4_N0 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y4_N0; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Tempreature:Temp_Inst|temp_twice[1] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|temp_twice[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|temp_twice[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.239 ns + Longest register pin " "Info: + Longest register to pin delay is 34.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tempreature:Temp_Inst\|temp_twice\[1\] 1 REG LC_X7_Y4_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N0; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tempreature:Temp_Inst|temp_twice[1] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.914 ns) 2.204 ns DigitalDisplay:Display_Inst\|LessThan1~1 2 COMB LC_X6_Y4_N0 1 " "Info: 2: + IC(1.290 ns) + CELL(0.914 ns) = 2.204 ns; Loc. = LC_X6_Y4_N0; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.204 ns" { Tempreature:Temp_Inst|temp_twice[1] DigitalDisplay:Display_Inst|LessThan1~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.914 ns) 4.864 ns DigitalDisplay:Display_Inst\|LessThan1~2 3 COMB LC_X6_Y4_N7 25 " "Info: 3: + IC(1.746 ns) + CELL(0.914 ns) = 4.864 ns; Loc. = LC_X6_Y4_N7; Fanout = 25; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.660 ns" { DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.747 ns) 6.338 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 4 COMB LC_X6_Y4_N5 1 " "Info: 4: + IC(0.727 ns) + CELL(0.747 ns) = 6.338 ns; Loc. = LC_X6_Y4_N5; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 7.153 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 5 COMB LC_X6_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 7.153 ns; Loc. = LC_X6_Y4_N6; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.299 ns) + CELL(0.747 ns) 10.199 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 6 COMB LC_X14_Y4_N1 2 " "Info: 6: + IC(2.299 ns) + CELL(0.747 ns) = 10.199 ns; Loc. = LC_X14_Y4_N1; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.046 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.322 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 7 COMB LC_X14_Y4_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 10.322 ns; Loc. = LC_X14_Y4_N2; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.445 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 8 COMB LC_X14_Y4_N3 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 10.445 ns; Loc. = LC_X14_Y4_N3; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.260 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 9 COMB LC_X14_Y4_N4 9 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 11.260 ns; Loc. = LC_X14_Y4_N4; Fanout = 9; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.200 ns) 12.812 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|StageOut\[16\]~9 10 COMB LC_X13_Y4_N5 3 " "Info: 10: + IC(1.352 ns) + CELL(0.200 ns) = 12.812 ns; Loc. = LC_X13_Y4_N5; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|StageOut\[16\]~9'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.552 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~9 } "NODE_NAME" } } { "db/alt_u_div_eie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_eie.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.978 ns) 14.883 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17 11 COMB LC_X14_Y4_N6 2 " "Info: 11: + IC(1.093 ns) + CELL(0.978 ns) = 14.883 ns; Loc. = LC_X14_Y4_N6; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.071 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~9 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.006 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 12 COMB LC_X14_Y4_N7 1 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 15.006 ns; Loc. = LC_X14_Y4_N7; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.129 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 13 COMB LC_X14_Y4_N8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 15.129 ns; Loc. = LC_X14_Y4_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 15.944 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 14 COMB LC_X14_Y4_N9 9 " "Info: 14: + IC(0.000 ns) + CELL(0.815 ns) = 15.944 ns; Loc. = LC_X14_Y4_N9; Fanout = 9; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.200 ns) 18.068 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|StageOut\[20\]~13 15 COMB LC_X12_Y4_N5 2 " "Info: 15: + IC(1.924 ns) + CELL(0.200 ns) = 18.068 ns; Loc. = LC_X12_Y4_N5; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|StageOut\[20\]~13'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.124 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[20]~13 } "NODE_NAME" } } { "db/alt_u_div_eie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_eie.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.978 ns) 19.754 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~22 16 COMB LC_X12_Y4_N0 1 " "Info: 16: + IC(0.708 ns) + CELL(0.978 ns) = 19.754 ns; Loc. = LC_X12_Y4_N0; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~22'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.686 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[20]~13 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 19.877 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17 17 COMB LC_X12_Y4_N1 1 " "Info: 17: + IC(0.000 ns) + CELL(0.123 ns) = 19.877 ns; Loc. = LC_X12_Y4_N1; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 20.000 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12 18 COMB LC_X12_Y4_N2 1 " "Info: 18: + IC(0.000 ns) + CELL(0.123 ns) = 20.000 ns; Loc. = LC_X12_Y4_N2; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 20.123 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7 19 COMB LC_X12_Y4_N3 1 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 20.123 ns; Loc. = LC_X12_Y4_N3; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 20.938 ns DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0 20 COMB LC_X12_Y4_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.815 ns) = 20.938 ns; Loc. = LC_X12_Y4_N4; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_eie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.200 ns) 23.674 ns DigitalDisplay:Display_Inst\|Mux3~3 21 COMB LC_X9_Y5_N3 1 " "Info: 21: + IC(2.536 ns) + CELL(0.200 ns) = 23.674 ns; Loc. = LC_X9_Y5_N3; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux3~3'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.736 ns" { DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|Mux3~3 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 24.179 ns DigitalDisplay:Display_Inst\|Mux3~4 22 COMB LC_X9_Y5_N4 1 " "Info: 22: + IC(0.305 ns) + CELL(0.200 ns) = 24.179 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux3~4'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { DigitalDisplay:Display_Inst|Mux3~3 DigitalDisplay:Display_Inst|Mux3~4 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 24.913 ns DigitalDisplay:Display_Inst\|Mux3~5 23 COMB LC_X9_Y5_N5 7 " "Info: 23: + IC(0.534 ns) + CELL(0.200 ns) = 24.913 ns; Loc. = LC_X9_Y5_N5; Fanout = 7; COMB Node = 'DigitalDisplay:Display_Inst\|Mux3~5'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalDisplay:Display_Inst|Mux3~4 DigitalDisplay:Display_Inst|Mux3~5 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.643 ns) + CELL(0.200 ns) 27.756 ns DigitalDisplay:Display_Inst\|Mux5~0 24 COMB LC_X14_Y6_N9 1 " "Info: 24: + IC(2.643 ns) + CELL(0.200 ns) = 27.756 ns; Loc. = LC_X14_Y6_N9; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux5~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.843 ns" { DigitalDisplay:Display_Inst|Mux3~5 DigitalDisplay:Display_Inst|Mux5~0 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 28.679 ns DigitalDisplay:Display_Inst\|Mux5~1 25 COMB LC_X14_Y6_N0 1 " "Info: 25: + IC(0.723 ns) + CELL(0.200 ns) = 28.679 ns; Loc. = LC_X14_Y6_N0; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux5~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.923 ns" { DigitalDisplay:Display_Inst|Mux5~0 DigitalDisplay:Display_Inst|Mux5~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.238 ns) + CELL(2.322 ns) 34.239 ns deg_out\[6\] 26 PIN PIN_52 0 " "Info: 26: + IC(3.238 ns) + CELL(2.322 ns) = 34.239 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'deg_out\[6\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.560 ns" { DigitalDisplay:Display_Inst|Mux5~1 deg_out[6] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.121 ns ( 38.32 % ) " "Info: Total cell delay = 13.121 ns ( 38.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.118 ns ( 61.68 % ) " "Info: Total interconnect delay = 21.118 ns ( 61.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "34.239 ns" { Tempreature:Temp_Inst|temp_twice[1] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~9 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[20]~13 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|Mux3~3 DigitalDisplay:Display_Inst|Mux3~4 DigitalDisplay:Display_Inst|Mux3~5 DigitalDisplay:Display_Inst|Mux5~0 DigitalDisplay:Display_Inst|Mux5~1 deg_out[6] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "34.239 ns" { Tempreature:Temp_Inst|temp_twice[1] {} DigitalDisplay:Display_Inst|LessThan1~1 {} DigitalDisplay:Display_Inst|LessThan1~2 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~9 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[20]~13 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|Mux3~3 {} DigitalDisplay:Display_Inst|Mux3~4 {} DigitalDisplay:Display_Inst|Mux3~5 {} DigitalDisplay:Display_Inst|Mux5~0 {} DigitalDisplay:Display_Inst|Mux5~1 {} deg_out[6] {} } { 0.000ns 1.290ns 1.746ns 0.727ns 0.000ns 2.299ns 0.000ns 0.000ns 0.000ns 1.352ns 1.093ns 0.000ns 0.000ns 0.000ns 1.924ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 2.536ns 0.305ns 0.534ns 2.643ns 0.723ns 3.238ns } { 0.000ns 0.914ns 0.914ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|temp_twice[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|temp_twice[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "34.239 ns" { Tempreature:Temp_Inst|temp_twice[1] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~9 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[20]~13 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|Mux3~3 DigitalDisplay:Display_Inst|Mux3~4 DigitalDisplay:Display_Inst|Mux3~5 DigitalDisplay:Display_Inst|Mux5~0 DigitalDisplay:Display_Inst|Mux5~1 deg_out[6] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "34.239 ns" { Tempreature:Temp_Inst|temp_twice[1] {} DigitalDisplay:Display_Inst|LessThan1~1 {} DigitalDisplay:Display_Inst|LessThan1~2 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[16]~9 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|StageOut[20]~13 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_eie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|Mux3~3 {} DigitalDisplay:Display_Inst|Mux3~4 {} DigitalDisplay:Display_Inst|Mux3~5 {} DigitalDisplay:Display_Inst|Mux5~0 {} DigitalDisplay:Display_Inst|Mux5~1 {} deg_out[6] {} } { 0.000ns 1.290ns 1.746ns 0.727ns 0.000ns 2.299ns 0.000ns 0.000ns 0.000ns 1.352ns 1.093ns 0.000ns 0.000ns 0.000ns 1.924ns 0.708ns 0.000ns 0.000ns 0.000ns 0.000ns 2.536ns 0.305ns 0.534ns 2.643ns 0.723ns 3.238ns } { 0.000ns 0.914ns 0.914ns 0.747ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] rst clk 7.240 ns register " "Info: th for register \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]\" (data pin = \"rst\", clock pin = \"clk\") is 7.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.941 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 231 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 231; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk100_r 2 REG LC_X12_Y3_N4 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 8; REG Node = 'Clk_Generater:clkgen_inst\|clk100_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk100_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.023 ns) + CELL(1.294 ns) 8.512 ns LedMatrix:LedMatrix_Inst\|clk_div 3 REG LC_X11_Y4_N9 14 " "Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X11_Y4_N9; Fanout = 14; REG Node = 'LedMatrix:LedMatrix_Inst\|clk_div'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.317 ns" { Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.511 ns) + CELL(0.918 ns) 13.941 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] 4 REG LC_X9_Y8_N0 4 " "Info: 4: + IC(4.511 ns) + CELL(0.918 ns) = 13.941 ns; Loc. = LC_X9_Y8_N0; Fanout = 4; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.429 ns" { LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 33.49 % ) " "Info: Total cell delay = 4.669 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.272 ns ( 66.51 % ) " "Info: Total interconnect delay = 9.272 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.941 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.941 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.511ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.922 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_134 294 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 294; PIN Node = 'rst'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.547 ns) + CELL(1.243 ns) 6.922 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] 2 REG LC_X9_Y8_N0 4 " "Info: 2: + IC(4.547 ns) + CELL(1.243 ns) = 6.922 ns; Loc. = LC_X9_Y8_N0; Fanout = 4; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.790 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 34.31 % ) " "Info: Total cell delay = 2.375 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.547 ns ( 65.69 % ) " "Info: Total interconnect delay = 4.547 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.922 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.922 ns" { rst {} rst~combout {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 4.547ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "13.941 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "13.941 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 1.738ns 3.023ns 4.511ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.922 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.922 ns" { rst {} rst~combout {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 4.547ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4363 " "Info: Peak virtual memory: 4363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 02:45:20 2025 " "Info: Processing ended: Wed Oct 08 02:45:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
