// Seed: 2844769707
module module_0 (
    output supply1 id_0,
    output wor id_1
);
  assign id_0 = 1;
  id_3(
      .id_0(id_4 + id_0), .id_1(id_1), .id_2(1), .id_3((1))
  );
  assign id_0 = 1 == id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    input wand id_2,
    output wire id_3,
    output logic id_4
);
  always @(posedge (1) == 1) begin : LABEL_0
    id_4 <= id_1;
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
