

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_OUTER_INNER'
================================================================
* Date:           Thu Dec 19 08:55:58 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4102|     4102|  34.867 us|  34.867 us|  4102|  4102|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTER_INNER  |     4100|     4100|        13|          8|          1|   512|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.60>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 16 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %k_V"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [./bignum.h:88]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.77ns)   --->   "%icmp_ln88 = icmp_eq  i10 %indvar_flatten_load, i10 512" [./bignum.h:88]   --->   Operation 27 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln88_1 = add i10 %indvar_flatten_load, i10 1" [./bignum.h:88]   --->   Operation 28 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split, void %.exitStub" [./bignum.h:88]   --->   Operation 29 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [./bignum.h:88]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [./bignum.h:88]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i_load, i32 5" [./bignum.h:91]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.18ns)   --->   "%select_ln88 = select i1 %tmp, i6 0, i6 %i_load" [./bignum.h:88]   --->   Operation 33 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln88 = add i6 %j_load, i6 1" [./bignum.h:88]   --->   Operation 34 'add' 'add_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%select_ln88_2 = select i1 %tmp, i6 %add_ln88, i6 %j_load" [./bignum.h:88]   --->   Operation 35 'select' 'select_ln88_2' <Predicate = (!icmp_ln88)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_assign_cast2 = zext i6 %select_ln88" [./bignum.h:88]   --->   Operation 36 'zext' 'i_assign_cast2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_30 = trunc i6 %select_ln88" [./bignum.h:88]   --->   Operation 37 'trunc' 'empty_30' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v_addr_63 = getelementptr i64 %v, i64 0, i64 %i_assign_cast2" [./bignum.h:67]   --->   Operation 38 'getelementptr' 'v_addr_63' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%v_load_63 = load i5 %v_addr_63" [./bignum.h:67]   --->   Operation 39 'load' 'v_load_63' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln91 = or i5 %empty_30, i5 1" [./bignum.h:91]   --->   Operation 40 'or' 'or_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i5 %or_ln91" [./bignum.h:89]   --->   Operation 41 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v_addr_64 = getelementptr i64 %v, i64 0, i64 %zext_ln89" [./bignum.h:67]   --->   Operation 42 'getelementptr' 'v_addr_64' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%v_load_64 = load i5 %v_addr_64" [./bignum.h:67]   --->   Operation 43 'load' 'v_load_64' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln88 = store i10 %add_ln88_1, i10 %indvar_flatten" [./bignum.h:88]   --->   Operation 44 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln88 = store i6 %select_ln88_2, i6 %j" [./bignum.h:88]   --->   Operation 45 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %select_ln88_2" [./bignum.h:88]   --->   Operation 46 'zext' 'zext_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 %zext_ln88" [./bignum.h:88]   --->   Operation 47 'getelementptr' 'v_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:88]   --->   Operation 48 'load' 'v_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%v_load_63 = load i5 %v_addr_63" [./bignum.h:67]   --->   Operation 49 'load' 'v_load_63' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln93 = add i6 %select_ln88, i6 %select_ln88_2" [./bignum.h:93]   --->   Operation 50 'add' 'add_ln93' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i6 %add_ln93" [./bignum.h:0]   --->   Operation 51 'zext' 'zext_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln93, i32 5" [./bignum.h:66]   --->   Operation 52 'bitselect' 'tmp_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%agg_result_addr = getelementptr i64 %agg_result, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 53 'getelementptr' 'agg_result_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_3, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv" [./bignum.h:59]   --->   Operation 54 'br' 'br_ln59' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i5 %or_ln91" [./bignum.h:89]   --->   Operation 55 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%v_load_64 = load i5 %v_addr_64" [./bignum.h:67]   --->   Operation 56 'load' 'v_load_64' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln93_1 = add i6 %zext_ln89_1, i6 %select_ln88_2" [./bignum.h:93]   --->   Operation 57 'add' 'add_ln93_1' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln0_30 = zext i6 %add_ln93_1" [./bignum.h:0]   --->   Operation 58 'zext' 'zext_ln0_30' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln93_1, i32 5" [./bignum.h:66]   --->   Operation 59 'bitselect' 'tmp_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_addr_2 = getelementptr i64 %agg_result, i64 0, i64 %zext_ln0_30" [./bignum.h:67]   --->   Operation 60 'getelementptr' 'agg_result_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_4, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge" [./bignum.h:59]   --->   Operation 61 'br' 'br_ln59' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln91 = add i6 %select_ln88, i6 2" [./bignum.h:91]   --->   Operation 62 'add' 'add_ln91' <Predicate = (!icmp_ln88)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln91 = store i6 %add_ln91, i6 %i" [./bignum.h:91]   --->   Operation 63 'store' 'store_ln91' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:88]   --->   Operation 64 'load' 'v_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.94>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i64 %v_load" [./bignum.h:88]   --->   Operation 65 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1539 = zext i64 %v_load_63"   --->   Operation 66 'zext' 'zext_ln1539' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 67 [3/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 67 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.94>
ST_5 : Operation 68 [2/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 68 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1539_1 = zext i64 %v_load_64"   --->   Operation 69 'zext' 'zext_ln1539_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 70 [3/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 70 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.94>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%agg_result_load = load i5 %agg_result_addr" [./bignum.h:67]   --->   Operation 71 'load' 'agg_result_load' <Predicate = (!icmp_ln88 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 72 [1/3] (3.94ns)   --->   "%mul_ln885 = mul i128 %zext_ln1539, i128 %zext_ln88_1"   --->   Operation 72 'mul' 'mul_ln885' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 73 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.35>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%k_V_load = load i64 %k_V" [./bignum.h:88]   --->   Operation 74 'load' 'k_V_load' <Predicate = (!icmp_ln88 & !tmp)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln885)   --->   "%select_ln88_1 = select i1 %tmp, i64 0, i64 %k_V_load" [./bignum.h:88]   --->   Operation 75 'select' 'select_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln885)   --->   "%k_V_cast = zext i64 %select_ln88_1" [./bignum.h:88]   --->   Operation 76 'zext' 'k_V_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%agg_result_load = load i5 %agg_result_addr" [./bignum.h:67]   --->   Operation 77 'load' 'agg_result_load' <Predicate = (!icmp_ln88 & !tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 78 [1/1] (1.48ns)   --->   "%select_ln66 = select i1 %tmp_3, i64 0, i64 %agg_result_load" [./bignum.h:66]   --->   Operation 78 'select' 'select_ln66' <Predicate = (!icmp_ln88)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (5.35ns) (out node of the LUT)   --->   "%add_ln885 = add i128 %mul_ln885, i128 %k_V_cast"   --->   Operation 79 'add' 'add_ln885' <Predicate = (!icmp_ln88)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i128 %add_ln885"   --->   Operation 80 'trunc' 'trunc_ln885' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_7 : Operation 81 [1/3] (3.94ns)   --->   "%mul_ln885_1 = mul i128 %zext_ln1539_1, i128 %zext_ln88_1"   --->   Operation 81 'mul' 'mul_ln885_1' <Predicate = (!icmp_ln88)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.35>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTER_INNER_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [./bignum.h:0]   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i64 %select_ln66"   --->   Operation 86 'zext' 'zext_ln885' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (5.35ns)   --->   "%k_V_6 = add i128 %add_ln885, i128 %zext_ln885"   --->   Operation 87 'add' 'k_V_6' <Predicate = (!icmp_ln88)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (3.52ns)   --->   "%add_ln223 = add i64 %trunc_ln885, i64 %select_ln66"   --->   Operation 88 'add' 'add_ln223' <Predicate = (!icmp_ln88)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%k_V_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_6, i32 64, i32 127"   --->   Operation 89 'partselect' 'k_V_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %add_ln223, i5 %agg_result_addr" [./bignum.h:60]   --->   Operation 90 'store' 'store_ln60' <Predicate = (!tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38.1_ifconv" [./bignum.h:61]   --->   Operation 91 'br' 'br_ln61' <Predicate = (!tmp_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%agg_result_load_1 = load i5 %agg_result_addr_2" [./bignum.h:67]   --->   Operation 92 'load' 'agg_result_load_1' <Predicate = (!tmp_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 5.35>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1043 = zext i64 %k_V_2"   --->   Operation 93 'zext' 'zext_ln1043' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/2] (3.25ns)   --->   "%agg_result_load_1 = load i5 %agg_result_addr_2" [./bignum.h:67]   --->   Operation 94 'load' 'agg_result_load_1' <Predicate = (!tmp_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 95 [1/1] (1.48ns)   --->   "%select_ln66_1 = select i1 %tmp_4, i64 0, i64 %agg_result_load_1" [./bignum.h:66]   --->   Operation 95 'select' 'select_ln66_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (5.35ns)   --->   "%add_ln885_2 = add i128 %mul_ln885_1, i128 %zext_ln1043"   --->   Operation 96 'add' 'add_ln885_2' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln885_2 = trunc i128 %add_ln885_2"   --->   Operation 97 'trunc' 'trunc_ln885_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.35>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln885_1 = zext i64 %select_ln66_1"   --->   Operation 98 'zext' 'zext_ln885_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (5.35ns)   --->   "%k_V_7 = add i128 %add_ln885_2, i128 %zext_ln885_1"   --->   Operation 99 'add' 'k_V_7' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln223_1 = add i64 %trunc_ln885_2, i64 %select_ln66_1"   --->   Operation 100 'add' 'add_ln223_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_7, i32 64, i32 127" [./bignum.h:91]   --->   Operation 101 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %add_ln223_1, i5 %agg_result_addr_2" [./bignum.h:60]   --->   Operation 102 'store' 'store_ln60' <Predicate = (!tmp_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit.1._crit_edge" [./bignum.h:61]   --->   Operation 103 'br' 'br_ln61' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %trunc_ln1, i64 %k_V" [./bignum.h:91]   --->   Operation 104 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit38"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 4.6ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j_load', ./bignum.h:88) on local variable 'j' [21]  (0 ns)
	'add' operation ('add_ln88', ./bignum.h:88) [27]  (1.83 ns)
	'select' operation ('select_ln88_2', ./bignum.h:88) [28]  (1.19 ns)
	'store' operation ('store_ln88', ./bignum.h:88) of variable 'select_ln88_2', ./bignum.h:88 on local variable 'j' [86]  (1.59 ns)

 <State 2>: 3.41ns
The critical path consists of the following:
	'add' operation ('add_ln91', ./bignum.h:91) [84]  (1.83 ns)
	'store' operation ('store_ln91', ./bignum.h:91) of variable 'add_ln91', ./bignum.h:91 on local variable 'i' [87]  (1.59 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load', ./bignum.h:88) on array 'v' [31]  (3.25 ns)

 <State 4>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln885') [47]  (3.95 ns)

 <State 5>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln885_1') [72]  (3.95 ns)

 <State 6>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln885_1') [72]  (3.95 ns)

 <State 7>: 5.35ns
The critical path consists of the following:
	'load' operation ('k_V_load', ./bignum.h:88) on local variable 'k.V' [19]  (0 ns)
	'select' operation ('select_ln88_1', ./bignum.h:88) [26]  (0 ns)
	'add' operation ('add_ln885') [49]  (5.35 ns)

 <State 8>: 5.35ns
The critical path consists of the following:
	'add' operation ('k.V') [51]  (5.35 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'agg_result' [55]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('agg_result_load_1', ./bignum.h:67) on array 'agg_result' [70]  (3.25 ns)

 <State 11>: 5.35ns
The critical path consists of the following:
	'add' operation ('add_ln885_2') [74]  (5.35 ns)

 <State 12>: 5.35ns
The critical path consists of the following:
	'add' operation ('k.V') [76]  (5.35 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'add_ln223_1' on array 'agg_result' [80]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
