weight_0_blk_mem.v,verilog,xil_defaultlib,../../../../dma.gen/sources_1/ip/weight_0_blk_mem/sim/weight_0_blk_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
