ShiftRegister
{
    // Clock signal input
    input wire clk

    // Active-low reset signal input
    input wire reset

    // Data bit input
    input wire data_in

    // Shift enable signal input
    input wire shift_enable
}
{
    // Stored data output
    output wire [7:0] data_out
}