m255
K3
13
cModel Technology
Z0 dD:\fpga_prj\sdram_three_version\prj\simulation\modelsim
vauto_refre_state
I>I;lc8idif=:LSM>2NH3g2
VhZ]6P2jF^lLzdUR48fPeU1
Z1 dD:\fpga_prj\sdram_three_version\prj\simulation\modelsim
Z2 w1562987614
8D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v
FD:/fpga_prj/sdram_three_version/prj/auto_refre_state.v
Z3 FSdram_Params.h
L0 1
Z4 OV;L;10.1d;51
r1
31
Z5 o-vlog01compat -work work -O0
Z6 !s92 -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/prj -O0
!i10b 1
!s100 Sh2c39LCCnHo7[`6AHT[`3
!s85 0
!s108 1563010924.655000
!s107 Sdram_Params.h|D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/prj|D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v|
!s101 -O0
vfifo_rd
Ih_`8^RPzjB718TLmjonb>2
V@R3mKc7]_8_^Hg1I]1^aA1
R1
R2
8D:/fpga_prj/sdram_three_version/ip/fifo_rd.v
FD:/fpga_prj/sdram_three_version/ip/fifo_rd.v
L0 39
R4
r1
31
R5
Z7 !s92 -vlog01compat -work work +incdir+D:/fpga_prj/sdram_three_version/ip -O0
!i10b 1
!s100 lG5:dnHEdGTa5>UR8SBU]1
!s85 0
!s108 1563010922.704000
!s107 D:/fpga_prj/sdram_three_version/ip/fifo_rd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/ip|D:/fpga_prj/sdram_three_version/ip/fifo_rd.v|
!s101 -O0
vfifo_wr
IzdY[GoGHh[FH1ZLUPbmbe2
V`=Y^>@V<6jkb09dEJH^Sf0
R1
R2
8D:/fpga_prj/sdram_three_version/ip/fifo_wr.v
FD:/fpga_prj/sdram_three_version/ip/fifo_wr.v
L0 39
R4
r1
31
R5
R7
!i10b 1
!s100 UTZSTObeCjZUK1zl`68VQ2
!s85 0
!s108 1563010922.314000
!s107 D:/fpga_prj/sdram_three_version/ip/fifo_wr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/ip|D:/fpga_prj/sdram_three_version/ip/fifo_wr.v|
!s101 -O0
vread_state
ImPcgGSn2e4UX>bUPLGc3C0
VC3@W@Nh2fFIJI<Ia9Zf2R2
R1
Z8 w1562987615
8D:/fpga_prj/sdram_three_version/prj/read_state.v
FD:/fpga_prj/sdram_three_version/prj/read_state.v
R3
L0 1
R4
r1
31
R5
R6
!i10b 1
!s100 @KJ03LCjB@`3[QV:1h;DX3
!s85 0
!s108 1563010925.425000
!s107 Sdram_Params.h|D:/fpga_prj/sdram_three_version/prj/read_state.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/prj|D:/fpga_prj/sdram_three_version/prj/read_state.v|
!s101 -O0
vsdr
!i10b 1
!s100 Nh=463>XKf6XA8nNQjof83
I^:2L27?`>Z?H<j?5B`b[;2
V9DeganSRm<oX>9c1X]:O@3
R1
R8
8D:/fpga_prj/sdram_three_version/prj/sdr.v
FD:/fpga_prj/sdram_three_version/prj/sdr.v
Fsdr_parameters.h
L0 48
R4
r1
!s85 0
31
!s108 1563010926.175000
!s107 sdr_parameters.h|D:/fpga_prj/sdram_three_version/prj/sdr.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/prj|D:/fpga_prj/sdram_three_version/prj/sdr.v|
!s101 -O0
R5
R6
vsdram_control
I0MfHBoW;6zM]2XKZ>M4mS1
VXaXS9DFNO4fC_B<B:`QI?0
R1
w1563010917
8D:/fpga_prj/sdram_three_version/prj/sdram_control.v
FD:/fpga_prj/sdram_three_version/prj/sdram_control.v
R3
L0 1
R4
r1
31
R5
R6
!i10b 1
!s100 _o@dJP?4D]LcJ49IRK>[b0
!s85 0
!s108 1563010924.135000
!s107 Sdram_Params.h|D:/fpga_prj/sdram_three_version/prj/sdram_control.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/prj|D:/fpga_prj/sdram_three_version/prj/sdram_control.v|
!s101 -O0
vsdram_control_top
ILJa_>Z_`kJcNg^NkhenYo2
VoO9YM[U78nL5a1eQDK7Id2
R1
w1562989712
8D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v
FD:/fpga_prj/sdram_three_version/prj/sdram_control_top.v
R3
L0 4
R4
r1
31
R5
R6
!i10b 1
!s100 T^Oj7m]DcEQ;`Q;;1m=Oh3
!s85 0
!s108 1563010923.601000
!s107 Sdram_Params.h|D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/prj|D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v|
!s101 -O0
vsdram_control_top_tb
ITT4M8kKTkMSSV5mZX8?2e2
VFi6zj]?md[[Q=WbJg6<I?3
R1
w1563010538
8D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v
FD:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v
R3
L0 6
R4
r1
31
R5
R6
!i10b 1
!s100 kDLKEA:olUNNWNBSiC0EO0
!s85 0
!s108 1563010925.775000
!s107 Sdram_Params.h|D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/prj|D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v|
!s101 -O0
vsdram_init
I3MQQ>HHSd`PP>WgZ:04hN1
VJ4o?P>5FzThB^M;;92KR=2
R1
R8
8D:/fpga_prj/sdram_three_version/prj/sdram_init.v
FD:/fpga_prj/sdram_three_version/prj/sdram_init.v
R3
L0 11
R4
r1
31
R5
R6
!i10b 1
!s100 U<hl1MTTR4MlnP>DD1RNJ1
!s85 0
!s108 1563010923.129000
!s107 Sdram_Params.h|D:/fpga_prj/sdram_three_version/prj/sdram_init.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/prj|D:/fpga_prj/sdram_three_version/prj/sdram_init.v|
!s101 -O0
vwrite_state
Ii09>gCY>^A?<>QMEl=L>Y2
VeCRhze:93_AfigAH1]>7A3
R1
R8
8D:/fpga_prj/sdram_three_version/prj/write_state.v
FD:/fpga_prj/sdram_three_version/prj/write_state.v
R3
L0 1
R4
r1
31
R5
R6
!i10b 1
!s100 WhZkW?jaGORe[215?zO;B3
!s85 0
!s108 1563010925.075000
!s107 Sdram_Params.h|D:/fpga_prj/sdram_three_version/prj/write_state.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/fpga_prj/sdram_three_version/prj|D:/fpga_prj/sdram_three_version/prj/write_state.v|
!s101 -O0
