{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654740369556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654740369556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 21:06:09 2022 " "Processing started: Wed Jun 08 21:06:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654740369556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654740369556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica8 -c Practica8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica8 -c Practica8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654740369556 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654740370877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamemanager/playercontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamemanager/playercontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PlayerController-PC " "Found design unit 1: PlayerController-PC" {  } { { "GameManager/PlayerController.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager/PlayerController.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372332 ""} { "Info" "ISGN_ENTITY_NAME" "1 PlayerController " "Found entity 1: PlayerController" {  } { { "GameManager/PlayerController.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager/PlayerController.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evitarebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file evitarebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EvitaRebote-ER " "Found design unit 1: EvitaRebote-ER" {  } { { "EvitaRebote.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/EvitaRebote.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372346 ""} { "Info" "ISGN_ENTITY_NAME" "1 EvitaRebote " "Found entity 1: EvitaRebote" {  } { { "EvitaRebote.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/EvitaRebote.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/decodificadordecimalinteger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/decodificadordecimalinteger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodifiadorDecimalInteger-DecoDecInt " "Found design unit 1: DecodifiadorDecimalInteger-DecoDecInt" {  } { { "../Anexos/DecodificadorDecimalInteger.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalInteger.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372367 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodifiadorDecimalInteger " "Found entity 1: DecodifiadorDecimalInteger" {  } { { "../Anexos/DecodificadorDecimalInteger.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalInteger.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamemanager/randomgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamemanager/randomgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomGenerator-RG " "Found design unit 1: RandomGenerator-RG" {  } { { "GameManager/RandomGenerator.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager/RandomGenerator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372386 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomGenerator " "Found entity 1: RandomGenerator" {  } { { "GameManager/RandomGenerator.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager/RandomGenerator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamemanager/stagemanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamemanager/stagemanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StageManager-BC " "Found design unit 1: StageManager-BC" {  } { { "GameManager/StageManager.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager/StageManager.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372393 ""} { "Info" "ISGN_ENTITY_NAME" "1 StageManager " "Found entity 1: StageManager" {  } { { "GameManager/StageManager.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager/StageManager.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadorvideo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generadorvideo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneradorVideo-GV " "Found design unit 1: GeneradorVideo-GV" {  } { { "GeneradorVideo.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GeneradorVideo.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372410 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneradorVideo " "Found entity 1: GeneradorVideo" {  } { { "GeneradorVideo.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GeneradorVideo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/divisorfrecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luisa/onedrive - instituto politecnico nacional/diseño de sistemas digitales/enterlapps-dsd/anexos/divisorfrecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorDeFrecuencia-DivFrec " "Found design unit 1: DivisorDeFrecuencia-DivFrec" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372426 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrecuencia " "Found entity 1: DivisorDeFrecuencia" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica8 " "Found entity 1: Practica8" {  } { { "Practica8.bdf" "" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/Practica8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexorrelojes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexorrelojes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexorrelojes-SYN " "Found design unit 1: multiplexorrelojes-SYN" {  } { { "MultiplexorRelojes.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/MultiplexorRelojes.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372443 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplexorRelojes " "Found entity 1: MultiplexorRelojes" {  } { { "MultiplexorRelojes.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/MultiplexorRelojes.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generadorrelojjuego.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generadorrelojjuego.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GeneradorRelojJuego " "Found entity 1: GeneradorRelojJuego" {  } { { "GeneradorRelojJuego.bdf" "" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GeneradorRelojJuego.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamemanager.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gamemanager.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GameManager " "Found entity 1: GameManager" {  } { { "GameManager.bdf" "" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740372457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740372457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica8 " "Elaborating entity \"Practica8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654740372650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodifiadorDecimalInteger DecodifiadorDecimalInteger:Puntuacion2 " "Elaborating entity \"DecodifiadorDecimalInteger\" for hierarchy \"DecodifiadorDecimalInteger:Puntuacion2\"" {  } { { "Practica8.bdf" "Puntuacion2" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/Practica8.bdf" { { 472 992 1208 680 "Puntuacion2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740372671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameManager GameManager:Juego " "Elaborating entity \"GameManager\" for hierarchy \"GameManager:Juego\"" {  } { { "Practica8.bdf" "Juego" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/Practica8.bdf" { { 56 712 904 280 "Juego" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740372676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StageManager GameManager:Juego\|StageManager:inst " "Elaborating entity \"StageManager\" for hierarchy \"GameManager:Juego\|StageManager:inst\"" {  } { { "GameManager.bdf" "inst" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager.bdf" { { 224 656 872 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740372691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EvitaRebote GameManager:Juego\|EvitaRebote:inst10 " "Elaborating entity \"EvitaRebote\" for hierarchy \"GameManager:Juego\|EvitaRebote:inst10\"" {  } { { "GameManager.bdf" "inst10" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager.bdf" { { 160 280 424 240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740372852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomGenerator GameManager:Juego\|RandomGenerator:inst1 " "Elaborating entity \"RandomGenerator\" for hierarchy \"GameManager:Juego\|RandomGenerator:inst1\"" {  } { { "GameManager.bdf" "inst1" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager.bdf" { { 440 288 448 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740372866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlayerController GameManager:Juego\|PlayerController:inst5 " "Elaborating entity \"PlayerController\" for hierarchy \"GameManager:Juego\|PlayerController:inst5\"" {  } { { "GameManager.bdf" "inst5" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager.bdf" { { 256 272 432 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740372871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneradorRelojJuego GeneradorRelojJuego:Divisor1 " "Elaborating entity \"GeneradorRelojJuego\" for hierarchy \"GeneradorRelojJuego:Divisor1\"" {  } { { "Practica8.bdf" "Divisor1" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/Practica8.bdf" { { 176 512 672 272 "Divisor1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740372901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexorRelojes GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst " "Elaborating entity \"MultiplexorRelojes\" for hierarchy \"GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\"" {  } { { "GeneradorRelojJuego.bdf" "inst" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GeneradorRelojJuego.bdf" { { 136 848 928 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740372908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "MultiplexorRelojes.vhd" "LPM_MUX_component" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/MultiplexorRelojes.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "MultiplexorRelojes.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/MultiplexorRelojes.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654740373058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373059 ""}  } { { "MultiplexorRelojes.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/MultiplexorRelojes.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654740373059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33e " "Found entity 1: mux_33e" {  } { { "db/mux_33e.tdf" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/db/mux_33e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654740373173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654740373173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33e GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated " "Elaborating entity \"mux_33e\" for hierarchy \"GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|LPM_MUX:LPM_MUX_component\|mux_33e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrecuencia GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj1 " "Elaborating entity \"DivisorDeFrecuencia\" for hierarchy \"GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj1\"" {  } { { "GeneradorRelojJuego.bdf" "Reloj1" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GeneradorRelojJuego.bdf" { { 64 448 608 144 "Reloj1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373194 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limite DivisorFrecuencia.vhd(18) " "VHDL Signal Declaration warning at DivisorFrecuencia.vhd(18): used explicit default value for signal \"limite\" because signal was never assigned a value" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654740373205 "|Practica8|GeneradorRelojJuego:Divisor1|DivisorDeFrecuencia:Reloj1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrecuencia GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj2 " "Elaborating entity \"DivisorDeFrecuencia\" for hierarchy \"GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj2\"" {  } { { "GeneradorRelojJuego.bdf" "Reloj2" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GeneradorRelojJuego.bdf" { { 144 448 608 224 "Reloj2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373209 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limite DivisorFrecuencia.vhd(18) " "VHDL Signal Declaration warning at DivisorFrecuencia.vhd(18): used explicit default value for signal \"limite\" because signal was never assigned a value" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654740373212 "|Practica8|GeneradorRelojJuego:Divisor1|DivisorDeFrecuencia:Reloj2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrecuencia GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj3 " "Elaborating entity \"DivisorDeFrecuencia\" for hierarchy \"GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj3\"" {  } { { "GeneradorRelojJuego.bdf" "Reloj3" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GeneradorRelojJuego.bdf" { { 224 448 608 304 "Reloj3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373216 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limite DivisorFrecuencia.vhd(18) " "VHDL Signal Declaration warning at DivisorFrecuencia.vhd(18): used explicit default value for signal \"limite\" because signal was never assigned a value" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654740373225 "|Practica8|GeneradorRelojJuego:Divisor1|DivisorDeFrecuencia:Reloj3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrecuencia GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj4 " "Elaborating entity \"DivisorDeFrecuencia\" for hierarchy \"GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj4\"" {  } { { "GeneradorRelojJuego.bdf" "Reloj4" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GeneradorRelojJuego.bdf" { { 304 448 608 384 "Reloj4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373230 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limite DivisorFrecuencia.vhd(18) " "VHDL Signal Declaration warning at DivisorFrecuencia.vhd(18): used explicit default value for signal \"limite\" because signal was never assigned a value" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654740373232 "|Practica8|GeneradorRelojJuego:Divisor1|DivisorDeFrecuencia:Reloj4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrecuencia DivisorDeFrecuencia:Divisor3 " "Elaborating entity \"DivisorDeFrecuencia\" for hierarchy \"DivisorDeFrecuencia:Divisor3\"" {  } { { "Practica8.bdf" "Divisor3" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/Practica8.bdf" { { 384 496 656 464 "Divisor3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373235 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limite DivisorFrecuencia.vhd(18) " "VHDL Signal Declaration warning at DivisorFrecuencia.vhd(18): used explicit default value for signal \"limite\" because signal was never assigned a value" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654740373240 "|Practica8|DivisorDeFrecuencia:Divisor3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneradorVideo GeneradorVideo:GeneradorVideo " "Elaborating entity \"GeneradorVideo\" for hierarchy \"GeneradorVideo:GeneradorVideo\"" {  } { { "Practica8.bdf" "GeneradorVideo" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/Practica8.bdf" { { 56 1016 1208 264 "GeneradorVideo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrecuencia DivisorDeFrecuencia:Divisor2 " "Elaborating entity \"DivisorDeFrecuencia\" for hierarchy \"DivisorDeFrecuencia:Divisor2\"" {  } { { "Practica8.bdf" "Divisor2" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/Practica8.bdf" { { 304 496 656 384 "Divisor2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654740373273 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limite DivisorFrecuencia.vhd(18) " "VHDL Signal Declaration warning at DivisorFrecuencia.vhd(18): used explicit default value for signal \"limite\" because signal was never assigned a value" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1654740373276 "|Practica8|DivisorDeFrecuencia:Divisor2"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]~synth " "Found clock multiplexer GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]~synth" {  } { { "db/mux_33e.tdf" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/db/mux_33e.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1654740374360 "|Practica8|GeneradorRelojJuego:Divisor1|MultiplexorRelojes:inst|lpm_mux:LPM_MUX_component|mux_33e:auto_generated|result_node[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1654740374360 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "GameManager/PlayerController.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/GameManager/PlayerController.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654740374870 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654740374870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654740377382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654740377382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "837 " "Implemented 837 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654740378252 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654740378252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "783 " "Implemented 783 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654740378252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654740378252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654740378287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 21:06:18 2022 " "Processing ended: Wed Jun 08 21:06:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654740378287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654740378287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654740378287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654740378287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654740380010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654740380012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 21:06:19 2022 " "Processing started: Wed Jun 08 21:06:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654740380012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654740380012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica8 -c Practica8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica8 -c Practica8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654740380012 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654740380526 ""}
{ "Info" "0" "" "Project  = Practica8" {  } {  } 0 0 "Project  = Practica8" 0 0 "Fitter" 0 0 1654740380527 ""}
{ "Info" "0" "" "Revision = Practica8" {  } {  } 0 0 "Revision = Practica8" 0 0 "Fitter" 0 0 1654740380527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1654740380752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica8 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Practica8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654740380768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654740380819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654740380819 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654740381858 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654740381923 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654740382878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654740382878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1654740382878 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654740382878 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 1535 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654740382952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 1536 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654740382952 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 1537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1654740382952 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654740382952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica8.sdc " "Synopsys Design Constraints File file not found: 'Practica8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654740383504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654740383518 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datab  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740383554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datac  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740383554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]~0  from: dataa  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740383554 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654740383554 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654740383560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654740383697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj1\|salida_media " "Destination node GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj1\|salida_media" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GeneradorRelojJuego:Divisor1|DivisorDeFrecuencia:Reloj1|salida_media } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654740383697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj2\|salida_media " "Destination node GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj2\|salida_media" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GeneradorRelojJuego:Divisor1|DivisorDeFrecuencia:Reloj2|salida_media } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654740383697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj3\|salida_media " "Destination node GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj3\|salida_media" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GeneradorRelojJuego:Divisor1|DivisorDeFrecuencia:Reloj3|salida_media } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654740383697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj4\|salida_media " "Destination node GeneradorRelojJuego:Divisor1\|DivisorDeFrecuencia:Reloj4\|salida_media" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GeneradorRelojJuego:Divisor1|DivisorDeFrecuencia:Reloj4|salida_media } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654740383697 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654740383697 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Practica8.bdf" "" { Schematic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/Practica8.bdf" { { 328 192 360 344 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654740383697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\]  " "Automatically promoted node GeneradorRelojJuego:Divisor1\|MultiplexorRelojes:inst\|lpm_mux:LPM_MUX_component\|mux_33e:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654740383699 ""}  } { { "db/mux_33e.tdf" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/db/mux_33e.tdf" 29 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GeneradorRelojJuego:Divisor1|MultiplexorRelojes:inst|lpm_mux:LPM_MUX_component|mux_33e:auto_generated|result_node[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654740383699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorDeFrecuencia:Divisor2\|salida_media  " "Automatically promoted node DivisorDeFrecuencia:Divisor2\|salida_media " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654740383699 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorDeFrecuencia:Divisor2\|salida_media~0 " "Destination node DivisorDeFrecuencia:Divisor2\|salida_media~0" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrecuencia:Divisor2|salida_media~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 945 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654740383699 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654740383699 ""}  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrecuencia:Divisor2|salida_media } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654740383699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivisorDeFrecuencia:Divisor3\|salida_media  " "Automatically promoted node DivisorDeFrecuencia:Divisor3\|salida_media " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1654740383700 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DivisorDeFrecuencia:Divisor3\|salida_media~0 " "Destination node DivisorDeFrecuencia:Divisor3\|salida_media~0" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrecuencia:Divisor3|salida_media~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 1256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1654740383700 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1654740383700 ""}  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivisorDeFrecuencia:Divisor3|salida_media } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654740383700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654740384045 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654740384046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654740384047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654740384050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654740384053 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654740384055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654740384055 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654740384057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654740384114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1654740384116 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654740384116 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654740384181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654740384929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654740385330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654740385343 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654740386630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654740386630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654740386771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1654740387590 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654740387590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654740388270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1654740388273 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654740388273 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1654740388344 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654740388350 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a2 0 " "Pin \"a2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a1 0 " "Pin \"a1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b1 0 " "Pin \"b1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c1 0 " "Pin \"c1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1 0 " "Pin \"d1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e1 0 " "Pin \"e1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f1 0 " "Pin \"f1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g1 0 " "Pin \"g1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b2 0 " "Pin \"b2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c2 0 " "Pin \"c2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2 0 " "Pin \"d2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e2 0 " "Pin \"e2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f2 0 " "Pin \"f2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g2 0 " "Pin \"g2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[0\] 0 " "Pin \"column\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[1\] 0 " "Pin \"column\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[2\] 0 " "Pin \"column\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[3\] 0 " "Pin \"column\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[4\] 0 " "Pin \"column\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[5\] 0 " "Pin \"column\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[6\] 0 " "Pin \"column\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[7\] 0 " "Pin \"column\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[8\] 0 " "Pin \"column\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[9\] 0 " "Pin \"column\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[10\] 0 " "Pin \"column\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[11\] 0 " "Pin \"column\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[12\] 0 " "Pin \"column\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[13\] 0 " "Pin \"column\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[14\] 0 " "Pin \"column\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "column\[15\] 0 " "Pin \"column\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1\[0\] 0 " "Pin \"row1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1\[1\] 0 " "Pin \"row1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1\[2\] 0 " "Pin \"row1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1\[3\] 0 " "Pin \"row1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1\[4\] 0 " "Pin \"row1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1\[5\] 0 " "Pin \"row1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1\[6\] 0 " "Pin \"row1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row1\[7\] 0 " "Pin \"row1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2\[0\] 0 " "Pin \"row2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2\[1\] 0 " "Pin \"row2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2\[2\] 0 " "Pin \"row2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2\[3\] 0 " "Pin \"row2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2\[4\] 0 " "Pin \"row2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2\[5\] 0 " "Pin \"row2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2\[6\] 0 " "Pin \"row2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "row2\[7\] 0 " "Pin \"row2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1654740388373 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1654740388373 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654740388602 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654740388673 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654740388913 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654740389066 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1654740389134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/output_files/Practica8.fit.smsg " "Generated suppressed messages file C:/Users/luisa/OneDrive - Instituto Politecnico Nacional/Diseño de sistemas digitales/Enterlapps-DSD/Practica 8/output_files/Practica8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654740389338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654740390106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 21:06:30 2022 " "Processing ended: Wed Jun 08 21:06:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654740390106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654740390106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654740390106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654740390106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654740392646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654740392648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 21:06:32 2022 " "Processing started: Wed Jun 08 21:06:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654740392648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654740392648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practica8 -c Practica8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practica8 -c Practica8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654740392648 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654740393542 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654740393562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654740394040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 21:06:34 2022 " "Processing ended: Wed Jun 08 21:06:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654740394040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654740394040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654740394040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654740394040 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654740394715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654740395559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654740395561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 21:06:34 2022 " "Processing started: Wed Jun 08 21:06:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654740395561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654740395561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practica8 -c Practica8 " "Command: quartus_sta Practica8 -c Practica8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654740395561 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1654740395774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654740396208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654740396246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1654740396246 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica8.sdc " "Synopsys Design Constraints File file not found: 'Practica8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1654740396374 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1654740396375 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sel\[0\] Sel\[0\] " "create_clock -period 1.000 -name Sel\[0\] Sel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorDeFrecuencia:Divisor3\|salida_media DivisorDeFrecuencia:Divisor3\|salida_media " "create_clock -period 1.000 -name DivisorDeFrecuencia:Divisor3\|salida_media DivisorDeFrecuencia:Divisor3\|salida_media" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorDeFrecuencia:Divisor2\|salida_media DivisorDeFrecuencia:Divisor2\|salida_media " "create_clock -period 1.000 -name DivisorDeFrecuencia:Divisor2\|salida_media DivisorDeFrecuencia:Divisor2\|salida_media" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396379 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396379 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: dataa  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datad  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396383 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]~0  from: datab  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396383 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1654740396383 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1654740396391 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1654740396440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1654740396454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.338 " "Worst-case setup slack is -6.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.338     -1004.764 Sel\[0\]  " "   -6.338     -1004.764 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.115       -89.227 DivisorDeFrecuencia:Divisor2\|salida_media  " "   -5.115       -89.227 DivisorDeFrecuencia:Divisor2\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.455      -341.177 CLK  " "   -4.455      -341.177 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020        -0.020 DivisorDeFrecuencia:Divisor3\|salida_media  " "   -0.020        -0.020 DivisorDeFrecuencia:Divisor3\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.536 " "Worst-case hold slack is -2.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.536        -5.063 CLK  " "   -2.536        -5.063 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.051        -3.831 Sel\[0\]  " "   -1.051        -3.831 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 DivisorDeFrecuencia:Divisor2\|salida_media  " "    0.499         0.000 DivisorDeFrecuencia:Divisor2\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 DivisorDeFrecuencia:Divisor3\|salida_media  " "    0.499         0.000 DivisorDeFrecuencia:Divisor3\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.112 " "Worst-case recovery slack is -1.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112        -6.672 Sel\[0\]  " "   -1.112        -6.672 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.834 " "Worst-case removal slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834         0.000 Sel\[0\]  " "    0.834         0.000 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -172.601 CLK  " "   -1.941      -172.601 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777      -749.197 Sel\[0\]  " "   -1.777      -749.197 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -40.068 DivisorDeFrecuencia:Divisor2\|salida_media  " "   -0.742       -40.068 DivisorDeFrecuencia:Divisor2\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 DivisorDeFrecuencia:Divisor3\|salida_media  " "   -0.742        -2.968 DivisorDeFrecuencia:Divisor3\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396475 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1654740396707 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1654740396709 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: dataa  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396742 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datad  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396742 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]~0  from: datab  to: combout " "Cell: Divisor1\|inst\|LPM_MUX_component\|auto_generated\|result_node\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396742 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1654740396742 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1654740396746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.391 " "Worst-case setup slack is -1.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391      -166.930 Sel\[0\]  " "   -1.391      -166.930 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087       -15.824 DivisorDeFrecuencia:Divisor2\|salida_media  " "   -1.087       -15.824 DivisorDeFrecuencia:Divisor2\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963       -42.818 CLK  " "   -0.963       -42.818 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636         0.000 DivisorDeFrecuencia:Divisor3\|salida_media  " "    0.636         0.000 DivisorDeFrecuencia:Divisor3\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.346 " "Worst-case hold slack is -1.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.346        -2.680 CLK  " "   -1.346        -2.680 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465        -2.274 Sel\[0\]  " "   -0.465        -2.274 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 DivisorDeFrecuencia:Divisor2\|salida_media  " "    0.215         0.000 DivisorDeFrecuencia:Divisor2\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 DivisorDeFrecuencia:Divisor3\|salida_media  " "    0.215         0.000 DivisorDeFrecuencia:Divisor3\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.149 " "Worst-case recovery slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149         0.000 Sel\[0\]  " "    0.149         0.000 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.435 " "Worst-case removal slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 Sel\[0\]  " "    0.435         0.000 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -116.380 CLK  " "   -1.380      -116.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -387.430 Sel\[0\]  " "   -1.222      -387.430 Sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -27.000 DivisorDeFrecuencia:Divisor2\|salida_media  " "   -0.500       -27.000 DivisorDeFrecuencia:Divisor2\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 DivisorDeFrecuencia:Divisor3\|salida_media  " "   -0.500        -2.000 DivisorDeFrecuencia:Divisor3\|salida_media " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1654740396777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1654740396777 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1654740396954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654740396994 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1654740396994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654740397250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 21:06:37 2022 " "Processing ended: Wed Jun 08 21:06:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654740397250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654740397250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654740397250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654740397250 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654740397916 ""}
