[![Vyges IP](https://img.shields.io/badge/vyges-programmable--adc--ip-blue)](https://github.com/vyges/programmable-adc)
![License: Apache-2.0](https://img.shields.io/badge/License-Apache--2.0-blue.svg)
![Build](https://github.com/vyges/programmable-adc/actions/workflows/test.yml/badge.svg)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-2025-brightgreen)
![Cadence PDK](https://img.shields.io/badge/Cadence%20PDK-Supported-orange)

# Programmable ADC IP

A high-performance, programmable Analog-to-Digital Converter (ADC) IP core designed for mixed-signal SoC integration. Features include:

ğŸ”§ **Core Features:**
â€¢ Configurable resolution (8-16 bit)
â€¢ Programmable sampling rates (1-100 MSPS)
â€¢ Built-in PGA with gain control
â€¢ SAR DAC with calibration
â€¢ Advanced sample & hold circuit
â€¢ Real-time performance monitoring

ğŸ›  **Design & Verification:**
â€¢ SystemVerilog RTL implementation
â€¢ Analog schematic entry (Xschem)
â€¢ Mixed-signal simulation (ngspice/Xyce)
â€¢ Layout design (Magic/KLayout)
â€¢ DRC/LVS verification (Netgen)
â€¢ Comprehensive testbench suite

ğŸ“Š **Verification Tools:**
â€¢ UVM-compliant testbenches
â€¢ Coverage-driven verification
â€¢ Automated test harness reporting
â€¢ Multi-simulator support (VCS, Questa, Verilator)
â€¢ Open-source EDA tools (ngspice, Magic, Netgen)
â€¢ Mixed-signal simulation and verification

ğŸ¯ **Use Cases:**
â€¢ IoT sensor interfaces
â€¢ Audio processing systems
â€¢ Medical instrumentation
â€¢ Industrial control systems
â€¢ High-speed data acquisition

Built following Vyges IP development standards with automated documentation, verification flows, and integration examples.

## ğŸš€ Quickstart

1. **Clone the Repository:**
   ```bash
   git clone https://github.com/vyges/programmable-adc.git
   cd programmable-adc
   ```

2. **Setup Environment:**
   ```bash
   # Install Vyges CLI (if not already installed)
   pip install vyges-cli
   
   # Initialize project with Vyges
   vyges init --interactive
   ```

3. **Run Simulation:**
   ```bash
   # Run basic functional test
   vyges test --simulation
   
   # Run with Cadence PDK support
   vyges test --simulation --pdk cadence
   ```

4. **Generate Documentation:**
   ```bash
   # Generate test harness report
   python scripts/generate_test_harness_report.py vyges-metadata.json
   
   # View comprehensive documentation
   open Developer_Guide.md
   ```

5. **Next Steps:**
   - Review RTL implementation in `rtl/`
   - Explore testbenches in `tb/`
   - Check Cadence PDK integration in `flow/cadence/`
   - See [Developer_Guide.md](Developer_Guide.md) for advanced usage

## ğŸ”§ Project Structure

```
programmable-adc/
â”œâ”€â”€ rtl/                    # SystemVerilog RTL implementation
â”‚   â”œâ”€â”€ programmable_adc.sv # Main ADC module
â”‚   â”œâ”€â”€ pga_model.sv        # Programmable Gain Amplifier
â”‚   â”œâ”€â”€ sar_dac.sv          # SAR DAC with calibration
â”‚   â”œâ”€â”€ comparator.sv       # High-speed comparator
â”‚   â””â”€â”€ sample_hold.sv      # Sample & Hold circuit
â”œâ”€â”€ analog/                 # Analog design files (Efabless flow)
â”‚   â”œâ”€â”€ xschem/            # Schematic entry (Xschem)
â”‚   â”œâ”€â”€ magic/             # Layout database (Magic)
â”‚   â”œâ”€â”€ netlist/           # SPICE netlists
â”‚   â”œâ”€â”€ gds/               # Final GDS layout
â”‚   â”œâ”€â”€ lef/               # Abstract layout views
â”‚   â””â”€â”€ macros/            # Reusable analog components
â”œâ”€â”€ simulation/             # Mixed-signal simulation
â”‚   â”œâ”€â”€ configs/           # Simulation configurations
â”‚   â”œâ”€â”€ results/           # Simulation results
â”‚   â””â”€â”€ waveforms/         # Waveform files
â”œâ”€â”€ layout/                 # Layout verification
â”‚   â”œâ”€â”€ constraints/       # Layout constraints
â”‚   â”œâ”€â”€ lvs/              # Layout vs Schematic
â”‚   â””â”€â”€ drc/              # Design Rule Checks
â”œâ”€â”€ tb/                     # Testbenches and verification
â”‚   â”œâ”€â”€ sv_tb/             # SystemVerilog testbenches
â”‚   â”œâ”€â”€ cocotb/            # Python-based verification
â”‚   â””â”€â”€ Makefile           # Test automation
â”œâ”€â”€ flow/                   # EDA tool flows
â”‚   â”œâ”€â”€ cadence/           # Cadence PDK integration
â”‚   â”œâ”€â”€ openlane/          # Open-source ASIC flow
â”‚   â””â”€â”€ vivado/            # FPGA synthesis flow
â”œâ”€â”€ scripts/               # Automation scripts
â”‚   â”œâ”€â”€ generate_test_harness_report.py
â”‚   â””â”€â”€ code_kpis.py
â”œâ”€â”€ docs/                  # Documentation
â”œâ”€â”€ integration/           # Integration examples
â””â”€â”€ vyges-metadata.json   # Vyges metadata specification
```

## ğŸ§ª Verification & Testing

### Supported Simulators
- **VCS** (Synopsys) - Primary commercial simulator
- **Questa** (Mentor/Siemens) - Advanced verification features
- **Verilator** - Open-source simulation
- **Spectre** (Cadence) - Analog simulation

### Test Coverage
- **Functional Tests**: Basic ADC operation and calibration
- **Performance Tests**: Speed, accuracy, and power measurements
- **Corner Tests**: Process, voltage, temperature variations
- **Integration Tests**: SoC-level integration scenarios

### Cadence PDK Integration
- **Behavioral Models**: Realistic analog circuit modeling
- **Spectre Netlists**: Ready-to-simulate circuit descriptions
- **Virtuoso Schematics**: Layout-ready design files
- **Calibre LVS**: Layout vs. schematic verification

## ğŸ“š Documentation

- **[Developer_Guide.md](Developer_Guide.md)** - Comprehensive development guide with AI-assisted workflows
- **[docs/architecture.md](docs/architecture.md)** - Detailed ADC architecture and design decisions
- **[docs/waveforms.md](docs/waveforms.md)** - Simulation waveforms and timing analysis
- **[flow/cadence/README.md](flow/cadence/README.md)** - Cadence PDK integration guide
- **[vyges-metadata.json](vyges-metadata.json)** - Complete Vyges metadata specification

## ğŸ› ï¸ Development Tools

This IP is designed to work with the complete Vyges ecosystem:

- **Vyges CLI** - Command-line interface for IP development and automation
- **Vyges Catalog** - IP catalog and discovery platform
- **Vyges IDE** - Integrated development environment with mixed-signal support
- **AI-assisted development** - Comprehensive AI context and guidance for analog design
- **Cadence Virtuoso** - Layout and schematic design integration
- **Spectre/Calibre** - Analog simulation and verification tools

## ğŸ“„ License

Apache-2.0 License - see [LICENSE](LICENSE) for details.

**Important**: The Apache-2.0 license applies to the **hardware IP content** (RTL, documentation, testbenches, etc.) that you create using this template. The template structure, build processes, tooling workflows, and AI context/processing engine are provided as-is for your use but are not themselves licensed under Apache-2.0.

For detailed licensing information, see [LICENSE_SCOPE.md](LICENSE_SCOPE.md).

## ğŸ¤ Contributing

Contributions are welcome! Please see [CONTRIBUTING.md](CONTRIBUTING.md) for guidelines.

## ğŸ“ Support

- **Documentation**: [Developer_Guide.md](Developer_Guide.md)
- **Issues**: [GitHub Issues](https://github.com/vyges/programmable-adc/issues)
- **Discussions**: [GitHub Discussions](https://github.com/vyges/programmable-adc/discussions)
- **Cadence PDK Support**: [flow/cadence/README.md](flow/cadence/README.md)
