

================================================================
== Vitis HLS Report for 'reduce_accum8_ii_is_1_Pipeline_accum8'
================================================================
* Date:           Sun Jul 10 12:43:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2058|     2058|  10.290 us|  10.290 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- accum8  |     2056|     2056|        11|          2|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_2 = load i11 %j"   --->   Operation 18 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.94ns)   --->   "%icmp_ln54 = icmp_eq  i11 %j_2, i11 1024" [reduce.cpp:54]   --->   Operation 20 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln54 = add i11 %j_2, i11 1" [reduce.cpp:54]   --->   Operation 22 'add' 'add_ln54' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split, void %.exitStub" [reduce.cpp:54]   --->   Operation 23 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i11 %j_2" [reduce.cpp:55]   --->   Operation 24 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i10 %trunc_ln55" [reduce.cpp:55]   --->   Operation 25 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln55_1" [reduce.cpp:55]   --->   Operation 26 'getelementptr' 'A_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%A_load = load i10 %A_addr" [reduce.cpp:55]   --->   Operation 27 'load' 'A_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_10 = trunc i11 %j_2"   --->   Operation 28 'trunc' 'empty_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %empty_10" [reduce.cpp:55]   --->   Operation 29 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accum_addr = getelementptr i32 %accum, i64 0, i64 %zext_ln55" [reduce.cpp:55]   --->   Operation 30 'getelementptr' 'accum_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%accum_load = load i3 %accum_addr" [reduce.cpp:55]   --->   Operation 31 'load' 'accum_load' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln54 = store i11 %add_ln54, i11 %j" [reduce.cpp:54]   --->   Operation 32 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%A_load = load i10 %A_addr" [reduce.cpp:55]   --->   Operation 33 'load' 'A_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 34 [1/2] (0.67ns)   --->   "%accum_load = load i3 %accum_addr" [reduce.cpp:55]   --->   Operation 34 'load' 'accum_load' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %A_load" [reduce.cpp:55]   --->   Operation 35 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [8/8] (3.45ns)   --->   "%add = fadd i32 %accum_load, i32 %bitcast_ln55" [reduce.cpp:55]   --->   Operation 36 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 37 [7/8] (3.45ns)   --->   "%add = fadd i32 %accum_load, i32 %bitcast_ln55" [reduce.cpp:55]   --->   Operation 37 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 38 [6/8] (3.45ns)   --->   "%add = fadd i32 %accum_load, i32 %bitcast_ln55" [reduce.cpp:55]   --->   Operation 38 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 39 [5/8] (3.45ns)   --->   "%add = fadd i32 %accum_load, i32 %bitcast_ln55" [reduce.cpp:55]   --->   Operation 39 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 40 [4/8] (3.45ns)   --->   "%add = fadd i32 %accum_load, i32 %bitcast_ln55" [reduce.cpp:55]   --->   Operation 40 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 41 [3/8] (3.45ns)   --->   "%add = fadd i32 %accum_load, i32 %bitcast_ln55" [reduce.cpp:55]   --->   Operation 41 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 42 [2/8] (3.45ns)   --->   "%add = fadd i32 %accum_load, i32 %bitcast_ln55" [reduce.cpp:55]   --->   Operation 42 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 43 [1/8] (3.45ns)   --->   "%add = fadd i32 %accum_load, i32 %bitcast_ln55" [reduce.cpp:55]   --->   Operation 43 'fadd' 'add' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [reduce.cpp:54]   --->   Operation 44 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.67ns)   --->   "%store_ln55 = store i32 %add, i3 %accum_addr" [reduce.cpp:55]   --->   Operation 45 'store' 'store_ln55' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j') on local variable 'j' [8]  (0 ns)
	'getelementptr' operation ('A_addr', reduce.cpp:55) [18]  (0 ns)
	'load' operation ('A_load', reduce.cpp:55) on array 'A' [19]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('A_load', reduce.cpp:55) on array 'A' [19]  (1.24 ns)

 <State 3>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', reduce.cpp:55) [25]  (3.45 ns)

 <State 4>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', reduce.cpp:55) [25]  (3.45 ns)

 <State 5>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', reduce.cpp:55) [25]  (3.45 ns)

 <State 6>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', reduce.cpp:55) [25]  (3.45 ns)

 <State 7>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', reduce.cpp:55) [25]  (3.45 ns)

 <State 8>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', reduce.cpp:55) [25]  (3.45 ns)

 <State 9>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', reduce.cpp:55) [25]  (3.45 ns)

 <State 10>: 3.45ns
The critical path consists of the following:
	'fadd' operation ('add', reduce.cpp:55) [25]  (3.45 ns)

 <State 11>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln55', reduce.cpp:55) of variable 'add', reduce.cpp:55 on array 'accum' [26]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
