AR fully_connected behavioral /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl03 1605548227
EN fully_connected NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl02 1605548226
EN subsample NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/subsample.vhd sub00/vhpl00 1605170587
EN output_layer NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl20 1605548228
EN upsample3_64 NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl22 1605548222
AR zestsc1_host arch /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl05 1605548231
AR zestsc1_interfaces arch /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl09 1605548235
AR subsample behavioral /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/subsample.vhd sub00/vhpl01 1605170588
AR fifo_regs rtl /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/fifo_regs.vhd sub00/vhpl24 1605548225
EN fifo_regs NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/fifo_regs.vhd sub00/vhpl11 1605548224
AR output_layer behavioral /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl21 1605548229
MO memory NULL ipcore_dir/memory.v vlg69/memory.bin 1605548220
AR upsample behavioral /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl14 1605170590
AR accelerator arch /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl15 1605548237
AR zestsc1_sram arch /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl07 1605548233
EN zestsc1_host NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl04 1605548230
EN zestsc1_sram NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl06 1605548232
EN upsample NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl13 1605170589
EN upsample1to64 NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl18 1605548220
AR upsample1to64 behavioral /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl19 1605548221
AR taste arch /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl17 1605548239
AR fifo_regs behavioral /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/fifo_regs.vhd sub00/vhpl12 1605460689
EN taste NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl16 1605548238
AR upsample3_64 behavioral /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl23 1605548223
EN accelerator NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl10 1605548236
EN zestsc1_interfaces NULL /home/taste/iris_fc/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl08 1605548234
