---
outline: 2
---

# Control Unit <Badge type="info" text="MODULE_CONTROL_UNIT.vhd"/>

![Control Unit Module Logic Gate Diagram](/images/referencia/componentes/module_control_unit.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/MODULE_CONTROL_UNIT.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

::: danger TO DO

Diagrama a n√≠vel de registradores

:::

## RTL Diagram

![Control Unit Module RTL Diagram](/images/referencia/componentes/module_control_unit_netlist.svg)

## Test Cases

`test_MODULE_CONTROL_UNIT.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_MODULE_CONTROL_UNIT.py).

::: danger TO DO

Work in progress.

:::
