#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001df674beca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001df67518000 .scope module, "tb_cache_system" "tb_cache_system" 3 3;
 .timescale -9 -12;
P_000001df674bb540 .param/l "ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000010000>;
P_000001df674bb578 .param/l "CLK_PERIOD" 0 3 10, +C4<00000000000000000000000000001010>;
P_000001df674bb5b0 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001df674bb5e8 .param/l "NUM_SETS" 0 3 8, +C4<00000000000000000000000001000000>;
P_000001df674bb620 .param/l "NUM_WAYS" 0 3 9, +C4<00000000000000000000000000000100>;
v000001df6757d800_0 .var/i "cache_hits", 31 0;
v000001df6757d300_0 .var/i "cache_misses", 31 0;
v000001df6757d940_0 .var "clk", 0 0;
v000001df6757ce00_0 .var "cpu_address", 15 0;
v000001df6757c4a0_0 .net "cpu_read_data", 31 0, v000001df67518fb0_0;  1 drivers
v000001df6757d080_0 .var "cpu_read_enable", 0 0;
v000001df6757d3a0_0 .net "cpu_ready", 0 0, v000001df67519190_0;  1 drivers
v000001df6757d760_0 .var "cpu_write_data", 31 0;
v000001df6757da80_0 .var "cpu_write_enable", 0 0;
v000001df6757d1c0_0 .var "rst", 0 0;
v000001df6757d8a0_0 .var/i "total_reads", 31 0;
v000001df6757e2a0_0 .var/i "total_writes", 31 0;
S_000001df6751bcb0 .scope module, "dut" "CacheSystem" 3 34, 4 287 0, S_000001df67518000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "cpu_address";
    .port_info 3 /INPUT 32 "cpu_write_data";
    .port_info 4 /INPUT 1 "cpu_read_enable";
    .port_info 5 /INPUT 1 "cpu_write_enable";
    .port_info 6 /OUTPUT 32 "cpu_read_data";
    .port_info 7 /OUTPUT 1 "cpu_ready";
P_000001df674c0830 .param/l "ADDR_WIDTH" 0 4 288, +C4<00000000000000000000000000010000>;
P_000001df674c0868 .param/l "DATA_WIDTH" 0 4 289, +C4<00000000000000000000000000100000>;
P_000001df674c08a0 .param/l "NUM_SETS" 0 4 290, +C4<00000000000000000000000001000000>;
P_000001df674c08d8 .param/l "NUM_WAYS" 0 4 291, +C4<00000000000000000000000000000100>;
v000001df6757c860_0 .net "clk", 0 0, v000001df6757d940_0;  1 drivers
v000001df6757d120_0 .net "cpu_address", 15 0, v000001df6757ce00_0;  1 drivers
v000001df6757cf40_0 .net "cpu_read_data", 31 0, v000001df67518fb0_0;  alias, 1 drivers
v000001df6757c680_0 .net "cpu_read_enable", 0 0, v000001df6757d080_0;  1 drivers
v000001df6757c5e0_0 .net "cpu_ready", 0 0, v000001df67519190_0;  alias, 1 drivers
v000001df6757e020_0 .net "cpu_write_data", 31 0, v000001df6757d760_0;  1 drivers
v000001df6757c900_0 .net "cpu_write_enable", 0 0, v000001df6757da80_0;  1 drivers
v000001df6757ca40_0 .net "ram_address", 15 0, v000001df67518790_0;  1 drivers
v000001df6757cfe0_0 .net "ram_read_data", 31 0, v000001df6757c720_0;  1 drivers
v000001df6757cb80_0 .net "ram_read_enable", 0 0, v000001df67518a10_0;  1 drivers
v000001df6757e0c0_0 .net "ram_ready", 0 0, v000001df6757d440_0;  1 drivers
v000001df6757c400_0 .net "ram_write_data", 31 0, v000001df67518c90_0;  1 drivers
v000001df6757e160_0 .net "ram_write_enable", 0 0, v000001df67518d30_0;  1 drivers
v000001df6757d620_0 .net "rst", 0 0, v000001df6757d1c0_0;  1 drivers
S_000001df6747bd30 .scope module, "controller_inst" "CacheController" 4 333, 4 48 0, S_000001df6751bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "cpu_address";
    .port_info 3 /INPUT 32 "cpu_write_data";
    .port_info 4 /INPUT 1 "cpu_read_enable";
    .port_info 5 /INPUT 1 "cpu_write_enable";
    .port_info 6 /OUTPUT 32 "cpu_read_data";
    .port_info 7 /OUTPUT 1 "cpu_ready";
    .port_info 8 /OUTPUT 16 "ram_address";
    .port_info 9 /OUTPUT 32 "ram_write_data";
    .port_info 10 /OUTPUT 1 "ram_read_enable";
    .port_info 11 /OUTPUT 1 "ram_write_enable";
    .port_info 12 /INPUT 32 "ram_read_data";
    .port_info 13 /INPUT 1 "ram_ready";
P_000001df6752b880 .param/l "ADDR_WIDTH" 0 4 49, +C4<00000000000000000000000000010000>;
P_000001df6752b8b8 .param/l "CHECK_CACHE" 1 4 111, C4<010>;
P_000001df6752b8f0 .param/l "COMPLETE" 1 4 115, C4<110>;
P_000001df6752b928 .param/l "DATA_WIDTH" 0 4 50, +C4<00000000000000000000000000100000>;
P_000001df6752b960 .param/l "DECODE" 1 4 110, C4<001>;
P_000001df6752b998 .param/l "IDLE" 1 4 109, C4<000>;
P_000001df6752b9d0 .param/l "NUM_SETS" 0 4 51, +C4<00000000000000000000000001000000>;
P_000001df6752ba08 .param/l "NUM_WAYS" 0 4 52, +C4<00000000000000000000000000000100>;
P_000001df6752ba40 .param/l "OFFSET_WIDTH" 0 4 55, +C4<00000000000000000000000000000010>;
P_000001df6752ba78 .param/l "RAM_READ" 1 4 112, C4<011>;
P_000001df6752bab0 .param/l "RAM_WRITE" 1 4 114, C4<101>;
P_000001df6752bae8 .param/l "SET_INDEX_WIDTH" 0 4 54, +C4<00000000000000000000000000000110>;
P_000001df6752bb20 .param/l "TAG_WIDTH" 0 4 53, +C4<00000000000000000000000000001000>;
P_000001df6752bb58 .param/l "UPDATE_CACHE" 1 4 113, C4<100>;
v000001df675190f0 .array "cache_data", 255 0, 31 0;
v000001df675185b0_0 .var "cache_hit", 0 0;
v000001df67519370 .array "cache_tags", 255 0, 7 0;
v000001df67518b50 .array "cache_valid", 255 0, 0 0;
v000001df67518bf0_0 .net "clk", 0 0, v000001df6757d940_0;  alias, 1 drivers
v000001df67518f10_0 .net "cpu_address", 15 0, v000001df6757ce00_0;  alias, 1 drivers
v000001df67518fb0_0 .var "cpu_read_data", 31 0;
v000001df67518650_0 .net "cpu_read_enable", 0 0, v000001df6757d080_0;  alias, 1 drivers
v000001df67519190_0 .var "cpu_ready", 0 0;
v000001df67519230_0 .net "cpu_write_data", 31 0, v000001df6757d760_0;  alias, 1 drivers
v000001df675192d0_0 .net "cpu_write_enable", 0 0, v000001df6757da80_0;  alias, 1 drivers
v000001df67518470_0 .var "hit_way_idx", 1 0;
v000001df67518830_0 .var/i "i", 31 0;
v000001df67518510_0 .var "is_read_op", 0 0;
v000001df675186f0_0 .var "is_write_op", 0 0;
v000001df67518970_0 .var/i "j", 31 0;
v000001df67519050 .array "lru_counter", 255 0, 1 0;
v000001df67518790_0 .var "ram_address", 15 0;
v000001df675188d0_0 .net "ram_read_data", 31 0, v000001df6757c720_0;  alias, 1 drivers
v000001df67518a10_0 .var "ram_read_enable", 0 0;
v000001df67518ab0_0 .net "ram_ready", 0 0, v000001df6757d440_0;  alias, 1 drivers
v000001df67518c90_0 .var "ram_write_data", 31 0;
v000001df67518d30_0 .var "ram_write_enable", 0 0;
v000001df67518dd0_0 .var "replace_way_idx", 1 0;
v000001df67518e70_0 .net "rst", 0 0, v000001df6757d1c0_0;  alias, 1 drivers
v000001df6757df80_0 .var "set_index", 5 0;
v000001df6757d4e0_0 .var "state", 2 0;
v000001df6757cd60_0 .var "tag", 7 0;
v000001df6757d6c0_0 .var "waiting_for_ram", 0 0;
E_000001df67528850 .event posedge, v000001df67518bf0_0;
S_000001df6752a120 .scope module, "ram_inst" "RAM" 4 317, 4 4 0, S_000001df6751bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 16 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "ready";
P_000001df674fecf0 .param/l "ADDR_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
P_000001df674fed28 .param/l "DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000100000>;
P_000001df674fed60 .param/l "MEM_SIZE" 0 4 7, +C4<00000000000000010000000000000000>;
v000001df6757c9a0_0 .net "address", 15 0, v000001df67518790_0;  alias, 1 drivers
v000001df6757dee0_0 .net "clk", 0 0, v000001df6757d940_0;  alias, 1 drivers
v000001df6757e200_0 .var/i "i", 31 0;
v000001df6757cea0 .array "memory", 65535 0, 31 0;
v000001df6757c720_0 .var "read_data", 31 0;
v000001df6757d580_0 .net "read_enable", 0 0, v000001df67518a10_0;  alias, 1 drivers
v000001df6757d440_0 .var "ready", 0 0;
v000001df6757c7c0_0 .net "write_data", 31 0, v000001df67518c90_0;  alias, 1 drivers
v000001df6757cae0_0 .net "write_enable", 0 0, v000001df67518d30_0;  alias, 1 drivers
S_000001df674edd60 .scope task, "read_memory" "read_memory" 3 52, 3 52 0, S_000001df67518000;
 .timescale -9 -12;
v000001df6757cc20_0 .var "addr", 15 0;
E_000001df675281d0 .event anyedge, v000001df67519190_0;
TD_tb_cache_system.read_memory ;
    %wait E_000001df67528850;
    %load/vec4 v000001df6757cc20_0;
    %store/vec4 v000001df6757ce00_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df6757d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6757da80_0, 0, 1;
    %load/vec4 v000001df6757d8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6757d8a0_0, 0, 32;
    %wait E_000001df67528850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6757d080_0, 0, 1;
T_0.0 ;
    %load/vec4 v000001df6757d3a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000001df675281d0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_000001df67528850;
    %vpi_call/w 3 67 "$display", "Time=%0t | READ  | Addr=0x%04h | Data=0x%08h", $time, v000001df6757cc20_0, v000001df6757c4a0_0 {0 0 0};
    %end;
S_000001df674edef0 .scope task, "write_memory" "write_memory" 3 73, 3 73 0, S_000001df67518000;
 .timescale -9 -12;
v000001df6757ccc0_0 .var "addr", 15 0;
v000001df6757d9e0_0 .var "data", 31 0;
TD_tb_cache_system.write_memory ;
    %wait E_000001df67528850;
    %load/vec4 v000001df6757ccc0_0;
    %store/vec4 v000001df6757ce00_0, 0, 16;
    %load/vec4 v000001df6757d9e0_0;
    %store/vec4 v000001df6757d760_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6757d080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df6757da80_0, 0, 1;
    %load/vec4 v000001df6757e2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6757e2a0_0, 0, 32;
    %wait E_000001df67528850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6757da80_0, 0, 1;
T_1.2 ;
    %load/vec4 v000001df6757d3a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_000001df675281d0;
    %jmp T_1.2;
T_1.3 ;
    %wait E_000001df67528850;
    %vpi_call/w 3 89 "$display", "Time=%0t | WRITE | Addr=0x%04h | Data=0x%08h", $time, v000001df6757ccc0_0, v000001df6757d9e0_0 {0 0 0};
    %end;
    .scope S_000001df6752a120;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6757e200_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001df6757e200_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v000001df6757e200_0;
    %muli 10, 0, 32;
    %ix/getv/s 4, v000001df6757e200_0;
    %store/vec4a v000001df6757cea0, 4, 0;
    %load/vec4 v000001df6757e200_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df6757e200_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001df6752a120;
T_3 ;
    %wait E_000001df67528850;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6757d440_0, 0;
    %load/vec4 v000001df6757cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001df6757c7c0_0;
    %load/vec4 v000001df6757c9a0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df6757cea0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6757d440_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001df6757d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001df6757c9a0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001df6757cea0, 4;
    %assign/vec4 v000001df6757c720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6757d440_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001df6747bd30;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001df67518830_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518970_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001df67518970_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001df67518830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001df67518970_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001df675190f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001df67518830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001df67518970_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001df67519370, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001df67518830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001df67518970_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001df67518b50, 4, 0;
    %load/vec4 v000001df67518970_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001df67518830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001df67518970_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000001df67519050, 4, 0;
    %load/vec4 v000001df67518970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518970_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v000001df67518830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000001df6747bd30;
T_5 ;
    %wait E_000001df67528850;
    %load/vec4 v000001df67518e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df67519190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df67518a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df67518d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6757d6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001df67518830_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518970_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001df67518970_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001df67518830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001df67518970_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df67518b50, 0, 4;
    %load/vec4 v000001df67518970_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000001df67518830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001df67518970_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df67519050, 0, 4;
    %load/vec4 v000001df67518970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518970_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v000001df67518830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df67519190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df67518a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df67518d30_0, 0;
    %load/vec4 v000001df6757d4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
    %jmp T_5.14;
T_5.6 ;
    %load/vec4 v000001df67518650_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.17, 8;
    %load/vec4 v000001df675192d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.17;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v000001df67518f10_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v000001df6757cd60_0, 0;
    %load/vec4 v000001df67518f10_0;
    %parti/s 6, 2, 3;
    %assign/vec4 v000001df6757df80_0, 0;
    %load/vec4 v000001df67518f10_0;
    %assign/vec4 v000001df67518790_0, 0;
    %load/vec4 v000001df67519230_0;
    %assign/vec4 v000001df67518c90_0, 0;
    %load/vec4 v000001df67518650_0;
    %assign/vec4 v000001df67518510_0, 0;
    %load/vec4 v000001df675192d0_0;
    %assign/vec4 v000001df675186f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
T_5.15 ;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
    %jmp T_5.14;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df675185b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df67518470_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
T_5.18 ;
    %load/vec4 v000001df67518830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.19, 5;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67518b50, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.22, 9;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67519370, 4;
    %load/vec4 v000001df6757cd60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df675185b0_0, 0, 1;
    %load/vec4 v000001df67518830_0;
    %parti/s 2, 0, 2;
    %store/vec4 v000001df67518470_0, 0, 2;
T_5.20 ;
    %load/vec4 v000001df67518830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
    %jmp T_5.18;
T_5.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001df67518dd0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
T_5.23 ;
    %load/vec4 v000001df67518830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.24, 5;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67518b50, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v000001df67518830_0;
    %parti/s 2, 0, 2;
    %store/vec4 v000001df67518dd0_0, 0, 2;
T_5.25 ;
    %load/vec4 v000001df67518830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
    %jmp T_5.23;
T_5.24 ;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %ix/vec4 4;
    %load/vec4a v000001df67518b50, 4;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.31, 11;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %pushi/vec4 1, 0, 2;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67518b50, 4;
    %and;
T_5.31;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.30, 10;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %pushi/vec4 2, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67518b50, 4;
    %and;
T_5.30;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.29, 9;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %pushi/vec4 3, 0, 3;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67518b50, 4;
    %and;
T_5.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
T_5.32 ;
    %load/vec4 v000001df67518830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.33, 5;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67519050, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.34, 4;
    %load/vec4 v000001df67518830_0;
    %parti/s 2, 0, 2;
    %store/vec4 v000001df67518dd0_0, 0, 2;
T_5.34 ;
    %load/vec4 v000001df67518830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
    %jmp T_5.32;
T_5.33 ;
T_5.27 ;
    %load/vec4 v000001df675185b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.36, 8;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518470_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df675190f0, 4;
    %assign/vec4 v000001df67518fb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518470_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df67519050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
T_5.38 ;
    %load/vec4 v000001df67518830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.39, 5;
    %load/vec4 v000001df67518830_0;
    %load/vec4 v000001df67518470_0;
    %pad/u 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_5.42, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67519050, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.40, 8;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67519050, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df67519050, 0, 4;
T_5.40 ;
    %load/vec4 v000001df67518830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
    %jmp T_5.38;
T_5.39 ;
    %load/vec4 v000001df675186f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.43, 8;
    %load/vec4 v000001df67519230_0;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518470_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df675190f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df67518d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6757d6c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
    %jmp T_5.44;
T_5.43 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
T_5.44 ;
    %jmp T_5.37;
T_5.36 ;
    %load/vec4 v000001df67518510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.45, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df67518a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6757d6c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
    %jmp T_5.46;
T_5.45 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df67518d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df6757d6c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
T_5.46 ;
T_5.37 ;
    %jmp T_5.14;
T_5.9 ;
    %load/vec4 v000001df6757d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.47, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df67518a10_0, 0;
    %load/vec4 v000001df67518ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.49, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6757d6c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
T_5.49 ;
T_5.47 ;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v000001df675188d0_0;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518dd0_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df675190f0, 0, 4;
    %load/vec4 v000001df6757cd60_0;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518dd0_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df67519370, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518dd0_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df67518b50, 0, 4;
    %load/vec4 v000001df675188d0_0;
    %assign/vec4 v000001df67518fb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518dd0_0;
    %pad/u 4;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df67519050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
T_5.51 ;
    %load/vec4 v000001df67518830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.52, 5;
    %load/vec4 v000001df67518830_0;
    %load/vec4 v000001df67518dd0_0;
    %pad/u 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_5.55, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67519050, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.55;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.53, 8;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001df67519050, 4;
    %subi 1, 0, 2;
    %load/vec4 v000001df6757df80_0;
    %pad/u 11;
    %pad/u 13;
    %muli 4, 0, 13;
    %pad/u 14;
    %load/vec4 v000001df67518830_0;
    %pad/s 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001df67519050, 0, 4;
T_5.53 ;
    %load/vec4 v000001df67518830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001df67518830_0, 0, 32;
    %jmp T_5.51;
T_5.52 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v000001df6757d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.56, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df67518d30_0, 0;
    %load/vec4 v000001df67518ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001df6757d6c0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
T_5.58 ;
T_5.56 ;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001df67519190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001df6757d4e0_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001df67518000;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6757d8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6757e2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6757d800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6757d300_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_000001df67518000;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6757d940_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v000001df6757d940_0;
    %inv;
    %store/vec4 v000001df6757d940_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001df67518000;
T_8 ;
    %vpi_call/w 3 97 "$dumpfile", "cache_system.vcd" {0 0 0};
    %vpi_call/w 3 98 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df67518000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001df6757d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001df6757ce00_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001df6757d760_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6757d080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6757da80_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001df67528850;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df6757d1c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001df67528850;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 112 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 113 "$display", "Starting Cache System Test" {0 0 0};
    %vpi_call/w 3 114 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 117 "$display", "--- Test 1: Initial Reads (Cache Misses) ---" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 124 "$display", "\012--- Test 2: Repeated Reads (Cache Hits) ---" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 130 "$display", "\012--- Test 3: Write Operations ---" {0 0 0};
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 264, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %vpi_call/w 3 136 "$display", "\012--- Test 4: Read Back Written Data ---" {0 0 0};
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 264, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 142 "$display", "\012--- Test 5: Testing 4-Way Associativity ---" {0 0 0};
    %pushi/vec4 16, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 1040, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 2064, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 3088, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 150 "$display", "\012--- Test 6: Read Same Set (Cache Hits) ---" {0 0 0};
    %pushi/vec4 16, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 1040, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 2064, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 3088, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 157 "$display", "\012--- Test 7: Testing LRU Replacement ---" {0 0 0};
    %pushi/vec4 4112, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 161 "$display", "\012--- Test 8: Sequential Access Pattern ---" {0 0 0};
    %pushi/vec4 512, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 516, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 520, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 524, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 528, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 169 "$display", "\012--- Test 9: Write-Through Verification ---" {0 0 0};
    %pushi/vec4 768, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 768, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 174 "$display", "\012--- Test 10: Random Access Pattern ---" {0 0 0};
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 39612, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 57072, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 181 "$display", "\012--- Test 11: Burst Write Operations ---" {0 0 0};
    %pushi/vec4 1280, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 1284, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 1288, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 858993459, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 1292, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 1145324612, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %vpi_call/w 3 188 "$display", "\012--- Test 12: Burst Read Operations ---" {0 0 0};
    %pushi/vec4 1280, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 1284, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 1288, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 1292, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %vpi_call/w 3 195 "$display", "\012--- Test 13: Cache Conflict Scenario ---" {0 0 0};
    %pushi/vec4 32, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 1056, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 2080, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 3435973836, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 3104, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 3722304989, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 1056, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 2080, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 3104, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 4128, 0, 16;
    %store/vec4 v000001df6757ccc0_0, 0, 16;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v000001df6757d9e0_0, 0, 32;
    %fork TD_tb_cache_system.write_memory, S_000001df674edef0;
    %join;
    %pushi/vec4 4128, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 32, 0, 16;
    %store/vec4 v000001df6757cc20_0, 0, 16;
    %fork TD_tb_cache_system.read_memory, S_000001df674edd60;
    %join;
    %pushi/vec4 10, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001df67528850;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 219 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 220 "$display", "Test Complete - Statistics" {0 0 0};
    %vpi_call/w 3 221 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 222 "$display", "Total Reads:  %0d", v000001df6757d8a0_0 {0 0 0};
    %vpi_call/w 3 223 "$display", "Total Writes: %0d", v000001df6757e2a0_0 {0 0 0};
    %load/vec4 v000001df6757d8a0_0;
    %load/vec4 v000001df6757e2a0_0;
    %add;
    %vpi_call/w 3 224 "$display", "Total Operations: %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 225 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 228 "$display", "Simulation completed successfully!" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 230 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001df67518000;
T_9 ;
    %vpi_call/w 3 235 "$monitor", "Time=%0t | State=%0d | Addr=0x%04h | Ready=%b | Hit=%b", $time, v000001df6757d4e0_0, v000001df6757ce00_0, v000001df6757d3a0_0, v000001df675185b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001df67518000;
T_10 ;
    %delay 100000000, 0;
    %vpi_call/w 3 243 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 3 244 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_cache_system.v";
    "design.v";
