{
  "module_name": "memory.json",
  "hash_id": "b7c82029db1049ad82fa9bfa74cb673bf0bb5dcfb87d2f1a12ad42b522f9badb",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/sandybridge/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the number of machine clears due to memory order conflicts.\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.MEMORY_ORDERING\",\n        \"PublicDescription\": \"This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from memory disambiguation, external snoops, or cross SMT-HW-thread snoop (stores) hitting load buffers.  Machine clears can have a significant performance impact if they are happening frequently.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 128.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"1009\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 16.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"20011\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 256.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"503\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 32.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"100007\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 4 .\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 512.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"101\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 64.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"2003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loads with latency value being above 8.\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"50021\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Sample stores and collect precise store operation via PEBS record. PMC3 only. (Precise Event - PEBS).\",\n        \"EventCode\": \"0xCD\",\n        \"EventName\": \"MEM_TRANS_RETIRED.PRECISE_STORE\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Speculative cache line split load uops dispatched to L1 cache.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"MISALIGN_MEM_REF.LOADS\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Speculative cache line split STA uops dispatched to L1 cache.\",\n        \"EventCode\": \"0x05\",\n        \"EventName\": \"MISALIGN_MEM_REF.STORES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch code reads that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400244\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch data reads that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400091\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch code reads that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_CODE_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400240\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch data reads that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_DATA_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400090\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch RFOs that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_PF_RFO.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400120\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all data/code/rfo reads (demand & prefetch) that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_READS.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3004003f7\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all demand & prefetch RFOs that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ALL_RFO.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400122\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"REQUEST = ANY_REQUEST and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.ANY_REQUEST.LLC_MISS_LOCAL.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1f80408fff\",\n        \"PublicDescription\": \"This event counts any requests that miss the LLC where the data was returned from local DRAM\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts LLC replacements.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN_SOCKET.LLC_MISS.LOCAL_DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x6004001b3\",\n        \"PublicDescription\": \"This event counts all data requests (demand/prefetch data reads and demand data writes (RFOs) that miss the LLC  where the data is returned from local DRAM\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"REQUEST = DATA_IN_SOCKET and RESPONSE = LLC_MISS_LOCAL and SNOOP = ANY_LLC_HIT\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DATA_IN_SOCKET.LLC_MISS_LOCAL.ANY_LLC_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x17004001b3\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand code reads that miss the LLC and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that miss the LLC and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"REQUEST = DEMAND_IFETCH and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_IFETCH.LLC_MISS_LOCAL.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1f80400004\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data writes (RFOs) that miss the LLC and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"REQUEST = PF_DATA_RD and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_DATA_RD.LLC_MISS_LOCAL.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1f80400010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"REQUEST = PF_RFO and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_IFETCH.LLC_MISS_LOCAL.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1f80400040\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) code reads that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400040\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400010\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to L2) RFOs that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L2_RFO.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400020\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) code reads that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400200\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) data reads that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts all prefetch (that bring data to LLC only) RFOs that miss the LLC  and the data returned from dram.\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_LLC_RFO.LLC_MISS.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x300400100\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"REQUEST = PF_LLC_DATA_RD and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L_DATA_RD.LLC_MISS_LOCAL.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1f80400080\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"REQUEST = PF_LLC_IFETCH and RESPONSE = LLC_MISS_LOCAL and SNOOP = DRAM\",\n        \"EventCode\": \"0xB7, 0xBB\",\n        \"EventName\": \"OFFCORE_RESPONSE.PF_L_IFETCH.LLC_MISS_LOCAL.DRAM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x1f80400200\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Number of any page walk that had a miss in LLC. Does not necessary cause a SUSPEND.\",\n        \"EventCode\": \"0xBE\",\n        \"EventName\": \"PAGE_WALKS.LLC_MISS\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}