	component p4_parte1 is
		port (
			clk_clk       : in  std_logic := 'X'; -- clk
			reset_reset_n : in  std_logic := 'X'; -- reset_n
			spi_io_MISO   : in  std_logic := 'X'; -- MISO
			spi_io_MOSI   : out std_logic;        -- MOSI
			spi_io_SCLK   : out std_logic;        -- SCLK
			spi_io_SS_n   : out std_logic         -- SS_n
		);
	end component p4_parte1;

