==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k325tffg676-2'
INFO: [HLS 200-10] Analyzing design file '../src/intermediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/helper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/CNN_final.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 103.145 ; gain = 47.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 103.145 ; gain = 47.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 142.527 ; gain = 86.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 168.992 ; gain = 113.426
WARNING: [XFORM 203-713] All the elements of global array 'padded.V' should be updated in process function 'efficient_pad_n_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L1.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L1.V' has read operations in process function 'conv2d_3x3_1chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'conv.V' should be updated in process function 'conv2d_3x3_1chan_rev2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'ReLU.V' should be updated in process function 'relu', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'maxpool.V' should be updated in process function 'max_pool_1chan', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'padded_L2.V' should be updated in process function 'pad_for_conv2', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_kernel_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_kernel_L2.V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] Reading dataflow channel 'conv_bias_L2.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'conv_bias_L2.V' has read operations in process function 'conv2d_3x3_4chan_rev2'.
WARNING: [XFORM 203-713] All the elements of global array 'result.V' should be updated in process function 'conv2d_3x3_4chan_rev2', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN', detected/extracted 10 process function(s): 
	 'zero_mean_1chan50'
	 'efficient_pad_n_1chan'
	 'resample'
	 'conv2d_3x3_1chan_rev2'
	 'batch_norm'
	 'relu'
	 'max_pool_1chan'
	 'pad_for_conv2'
	 'resample_for_conv2'
	 'conv2d_3x3_4chan_rev2'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/CNN_final.cpp:272:4) to (../src/CNN_final.cpp:271:26) in function 'max_pool_1chan'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 215.691 ; gain = 160.125
WARNING: [XFORM 203-631] Renaming function 'efficient_pad_n_1chan' to 'efficient_pad_n_1cha' (../src/CNN_final.cpp:53:26)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_4chan_rev2' to 'conv2d_3x3_4chan_rev' (../src/CNN_final.cpp:192:21)
WARNING: [XFORM 203-631] Renaming function 'conv2d_3x3_1chan_rev2' to 'conv2d_3x3_1chan_rev' (../src/CNN_final.cpp:162:20)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 313.598 ; gain = 258.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'zero_mean_1chan50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.817 seconds; current allocated memory: 264.804 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 264.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 265.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 265.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 265.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 265.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', ../src/CNN_final.cpp:169) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 266.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 266.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 266.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 266.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 266.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 266.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 267.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 267.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 267.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 267.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 267.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 268.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.95ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('p_Val2_9', ../src/CNN_final.cpp:204) (4.95 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 268.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 268.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 268.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 269.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'zero_mean_1chan50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'zero_mean_1chan50'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 269.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'efficient_pad_n_1cha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'efficient_pad_n_1cha'.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 270.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_11ns_10ns_13_2_1' to 'CNN_mac_muladd_4nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 270.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_1chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_18s_18s_36_2_1' to 'CNN_mul_mul_18s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_18s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_1chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 270.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_25s_18s_34s_37_2_1' to 'CNN_mac_muladd_25dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_25dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_norm'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 271.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 271.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1chan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1chan'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 272.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pad_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pad_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 272.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resample_for_conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mac_muladd_4ns_9ns_8ns_11_2_1' to 'CNN_mac_muladd_4neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mac_muladd_4neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resample_for_conv2'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 272.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3x3_4chan_rev' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN_mul_mul_25s_18s_41_2_1' to 'CNN_mul_mul_25s_1fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_mul_mul_25s_1fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3x3_4chan_rev'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 273.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/in_image_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/means_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_kernel_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/conv_bias_L2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN/result_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 275.177 MB.
INFO: [RTMG 210-278] Implementing memory 'CNN_mean_removed_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_conv_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_batchnorm_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_ReLU_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_maxpool_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_padded_L2_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_resampled_L2_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_bias_L1_V_c_U(fifo_w48_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'a_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_V_c_U(fifo_w18_d5_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:05 . Memory (MB): peak = 341.816 ; gain = 286.250
INFO: [SYSC 207-301] Generating SystemC RTL for CNN.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN.
INFO: [HLS 200-112] Total elapsed time: 65.488 seconds; peak allocated memory: 275.177 MB.
