[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/BlackBoxMod/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/BlackBox/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<123> s<122> l<5:1> el<4:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<5:1> el<5:7>
n<core> u<3> t<StringConst> p<6> s<5> l<5:8> el<5:12>
n<> u<4> t<Port> p<5> l<5:14> el<5:14>
n<> u<5> t<List_of_ports> p<6> c<4> l<5:13> el<5:15>
n<> u<6> t<Module_nonansi_header> p<21> c<2> s<19> l<5:1> el<5:16>
n<> u<7> t<IntegerAtomType_Int> p<8> l<7:1> el<7:4>
n<> u<8> t<Data_type> p<12> c<7> s<11> l<7:1> el<7:4>
n<wb_writeback_en> u<9> t<StringConst> p<10> l<7:5> el<7:20>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<7:5> el<7:20>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<7:5> el<7:20>
n<> u<12> t<Variable_declaration> p<13> c<8> l<7:1> el<7:21>
n<> u<13> t<Data_declaration> p<14> c<12> l<7:1> el<7:21>
n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<7:1> el<7:21>
n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<7:1> el<7:21>
n<> u<16> t<Module_common_item> p<17> c<15> l<7:1> el<7:21>
n<> u<17> t<Module_or_generate_item> p<18> c<16> l<7:1> el<7:21>
n<> u<18> t<Non_port_module_item> p<19> c<17> l<7:1> el<7:21>
n<> u<19> t<Module_item> p<21> c<18> s<20> l<7:1> el<7:21>
n<> u<20> t<ENDMODULE> p<21> l<9:1> el<9:10>
n<> u<21> t<Module_declaration> p<22> c<6> l<5:1> el<9:10>
n<> u<22> t<Description> p<122> c<21> s<78> l<5:1> el<9:10>
n<module> u<23> t<Module_keyword> p<27> s<24> l<12:1> el<12:7>
n<nyuzi> u<24> t<StringConst> p<27> s<26> l<12:8> el<12:13>
n<> u<25> t<Port> p<26> l<12:14> el<12:14>
n<> u<26> t<List_of_ports> p<27> c<25> l<12:13> el<12:15>
n<> u<27> t<Module_nonansi_header> p<77> c<23> s<35> l<12:1> el<12:16>
n<core_idx> u<28> t<StringConst> p<29> l<14:12> el<14:20>
n<> u<29> t<Identifier_list> p<30> c<28> l<14:12> el<14:20>
n<> u<30> t<Genvar_declaration> p<31> c<29> l<14:5> el<14:21>
n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<14:5> el<14:21>
n<> u<32> t<Module_common_item> p<33> c<31> l<14:5> el<14:21>
n<> u<33> t<Module_or_generate_item> p<34> c<32> l<14:5> el<14:21>
n<> u<34> t<Non_port_module_item> p<35> c<33> l<14:5> el<14:21>
n<> u<35> t<Module_item> p<77> c<34> s<75> l<14:5> el<14:21>
n<core_idx> u<36> t<StringConst> p<41> s<40> l<16:14> el<16:22>
n<0> u<37> t<IntConst> p<38> l<16:25> el<16:26>
n<> u<38> t<Primary_literal> p<39> c<37> l<16:25> el<16:26>
n<> u<39> t<Constant_primary> p<40> c<38> l<16:25> el<16:26>
n<> u<40> t<Constant_expression> p<41> c<39> l<16:25> el<16:26>
n<> u<41> t<Genvar_initialization> p<68> c<36> s<51> l<16:14> el<16:26>
n<core_idx> u<42> t<StringConst> p<43> l<16:28> el<16:36>
n<> u<43> t<Primary_literal> p<44> c<42> l<16:28> el<16:36>
n<> u<44> t<Constant_primary> p<45> c<43> l<16:28> el<16:36>
n<> u<45> t<Constant_expression> p<51> c<44> s<50> l<16:28> el<16:36>
n<1> u<46> t<IntConst> p<47> l<16:39> el<16:40>
n<> u<47> t<Primary_literal> p<48> c<46> l<16:39> el<16:40>
n<> u<48> t<Constant_primary> p<49> c<47> l<16:39> el<16:40>
n<> u<49> t<Constant_expression> p<51> c<48> l<16:39> el<16:40>
n<> u<50> t<BinOp_Less> p<51> s<49> l<16:37> el<16:38>
n<> u<51> t<Constant_expression> p<68> c<45> s<54> l<16:28> el<16:40>
n<core_idx> u<52> t<StringConst> p<54> s<53> l<16:42> el<16:50>
n<> u<53> t<IncDec_PlusPlus> p<54> l<16:50> el<16:52>
n<> u<54> t<Genvar_iteration> p<68> c<52> s<67> l<16:42> el<16:52>
n<core_gen> u<55> t<StringConst> p<66> s<64> l<17:17> el<17:25>
n<core> u<56> t<StringConst> p<62> s<61> l<18:13> el<18:17>
n<core> u<57> t<StringConst> p<58> l<18:19> el<18:23>
n<> u<58> t<Name_of_instance> p<61> c<57> s<60> l<18:19> el<18:23>
n<> u<59> t<Ordered_port_connection> p<60> l<18:24> el<18:24>
n<> u<60> t<List_of_port_connections> p<61> c<59> l<18:24> el<18:24>
n<> u<61> t<Hierarchical_instance> p<62> c<58> l<18:19> el<18:25>
n<> u<62> t<Module_instantiation> p<63> c<56> l<18:13> el<18:26>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<18:13> el<18:26>
n<> u<64> t<Generate_item> p<66> c<63> s<65> l<18:13> el<18:26>
n<> u<65> t<END> p<66> l<19:9> el<19:12>
n<> u<66> t<Generate_begin_end_block> p<67> c<55> l<17:9> el<19:12>
n<> u<67> t<Generate_item> p<68> c<66> l<17:9> el<19:12>
n<> u<68> t<Loop_generate_construct> p<69> c<41> l<16:9> el<19:12>
n<> u<69> t<Module_common_item> p<70> c<68> l<16:9> el<19:12>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<16:9> el<19:12>
n<> u<71> t<Generate_item> p<73> c<70> s<72> l<16:9> el<19:12>
n<> u<72> t<ENDGENERATE> p<73> l<20:5> el<20:16>
n<> u<73> t<Generate_region> p<74> c<71> l<15:5> el<20:16>
n<> u<74> t<Non_port_module_item> p<75> c<73> l<15:5> el<20:16>
n<> u<75> t<Module_item> p<77> c<74> s<76> l<15:5> el<20:16>
n<> u<76> t<ENDMODULE> p<77> l<21:1> el<21:10>
n<> u<77> t<Module_declaration> p<78> c<27> l<12:1> el<21:10>
n<> u<78> t<Description> p<122> c<77> s<121> l<12:1> el<21:10>
n<module> u<79> t<Module_keyword> p<83> s<80> l<25:1> el<25:7>
n<top> u<80> t<StringConst> p<83> s<82> l<25:8> el<25:11>
n<> u<81> t<Port> p<82> l<25:12> el<25:12>
n<> u<82> t<List_of_ports> p<83> c<81> l<25:11> el<25:13>
n<> u<83> t<Module_nonansi_header> p<120> c<79> s<93> l<25:1> el<25:14>
n<nyuzi> u<84> t<StringConst> p<90> s<89> l<29:1> el<29:6>
n<nyuzi> u<85> t<StringConst> p<86> l<29:8> el<29:13>
n<> u<86> t<Name_of_instance> p<89> c<85> s<88> l<29:8> el<29:13>
n<> u<87> t<Ordered_port_connection> p<88> l<29:14> el<29:14>
n<> u<88> t<List_of_port_connections> p<89> c<87> l<29:14> el<29:14>
n<> u<89> t<Hierarchical_instance> p<90> c<86> l<29:8> el<29:15>
n<> u<90> t<Module_instantiation> p<91> c<84> l<29:1> el<29:16>
n<> u<91> t<Module_or_generate_item> p<92> c<90> l<29:1> el<29:16>
n<> u<92> t<Non_port_module_item> p<93> c<91> l<29:1> el<29:16>
n<> u<93> t<Module_item> p<120> c<92> s<118> l<29:1> el<29:16>
n<o> u<94> t<StringConst> p<95> l<31:12> el<31:13>
n<> u<95> t<Ps_or_hierarchical_identifier> p<98> c<94> s<97> l<31:12> el<31:13>
n<> u<96> t<Constant_bit_select> p<97> l<31:14> el<31:14>
n<> u<97> t<Constant_select> p<98> c<96> l<31:14> el<31:14>
n<> u<98> t<Net_lvalue> p<112> c<95> s<111> l<31:12> el<31:13>
n<nyuzi> u<99> t<StringConst> p<109> s<100> l<31:16> el<31:21>
n<core_gen> u<100> t<StringConst> p<109> s<104> l<31:22> el<31:30>
n<0> u<101> t<IntConst> p<102> l<31:31> el<31:32>
n<> u<102> t<Primary_literal> p<103> c<101> l<31:31> el<31:32>
n<> u<103> t<Constant_primary> p<104> c<102> l<31:31> el<31:32>
n<> u<104> t<Constant_expression> p<109> c<103> s<105> l<31:31> el<31:32>
n<core> u<105> t<StringConst> p<109> s<106> l<31:34> el<31:38>
n<wb_writeback_en> u<106> t<StringConst> p<109> s<108> l<31:39> el<31:54>
n<> u<107> t<Bit_select> p<108> l<31:54> el<31:54>
n<> u<108> t<Select> p<109> c<107> l<31:54> el<31:54>
n<> u<109> t<Complex_func_call> p<110> c<99> l<31:16> el<31:54>
n<> u<110> t<Primary> p<111> c<109> l<31:16> el<31:54>
n<> u<111> t<Expression> p<112> c<110> l<31:16> el<31:54>
n<> u<112> t<Net_assignment> p<113> c<98> l<31:12> el<31:54>
n<> u<113> t<List_of_net_assignments> p<114> c<112> l<31:12> el<31:54>
n<> u<114> t<Continuous_assign> p<115> c<113> l<31:5> el<31:55>
n<> u<115> t<Module_common_item> p<116> c<114> l<31:5> el<31:55>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<31:5> el<31:55>
n<> u<117> t<Non_port_module_item> p<118> c<116> l<31:5> el<31:55>
n<> u<118> t<Module_item> p<120> c<117> s<119> l<31:5> el<31:55>
n<> u<119> t<ENDMODULE> p<120> l<34:1> el<34:10>
n<> u<120> t<Module_declaration> p<121> c<83> l<25:1> el<34:10>
n<> u<121> t<Description> p<122> c<120> l<25:1> el<34:10>
n<> u<122> t<Source_text> p<123> c<22> l<5:1> el<34:10>
n<> u<123> t<Top_level_rule> c<1> l<5:1> el<34:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:5:1: No timescale set for "core".

[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:12:1: No timescale set for "nyuzi".

[WRN:PA0205] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/BlackBox/dut.sv:5:1: Compile module "work@core".

[INF:CP0303] ${SURELOG_DIR}/tests/BlackBox/dut.sv:12:1: Compile module "work@nyuzi".

[INF:CP0342] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: Skipping blackboxed module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: Top level module "work@top".

[INF:EL0543] ${SURELOG_DIR}/tests/BlackBox/dut.sv:25:1: Skipping blackboxed module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
design                                                 1
gen_region                                             1
int_typespec                                           1
logic_net                                              1
module_inst                                            4
ref_obj                                                1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
design                                                 1
gen_region                                             1
int_typespec                                           1
logic_net                                              1
module_inst                                            4
ref_obj                                                1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BlackBoxMod/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BlackBoxMod/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BlackBoxMod/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@core
  |vpiDefName:work@core
  |vpiNet:
  \_logic_net: (work@core.wb_writeback_en), line:7:5, endln:7:20
    |vpiParent:
    \_module_inst: work@core (work@core), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:5:1, endln:9:10
    |vpiTypespec:
    \_ref_obj: (work@core.wb_writeback_en)
      |vpiParent:
      \_logic_net: (work@core.wb_writeback_en), line:7:5, endln:7:20
      |vpiFullName:work@core.wb_writeback_en
      |vpiActual:
      \_int_typespec: , line:7:1, endln:7:4
    |vpiName:wb_writeback_en
    |vpiFullName:work@core.wb_writeback_en
|uhdmallModules:
\_module_inst: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@nyuzi
  |vpiDefName:work@nyuzi
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@nyuzi (work@nyuzi), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:12:1, endln:21:10
    |vpiStmt:
    \_begin: (work@nyuzi)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@nyuzi
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BlackBox/dut.sv, line:25:1, endln:34:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
\_weaklyReferenced:
\_int_typespec: , line:7:1, endln:7:4
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BlackBox/dut.sv | ${SURELOG_DIR}/build/regression/BlackBoxMod/roundtrip/dut_000.sv | 10 | 34 |