/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [23:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [18:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_8z[1] & in_data[82]);
  assign celloutsig_0_14z = ~(celloutsig_0_11z & celloutsig_0_7z[1]);
  assign celloutsig_0_1z = ~(in_data[77] & in_data[1]);
  assign celloutsig_1_0z = ~(in_data[187] & in_data[164]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z & in_data[97]);
  assign celloutsig_1_17z = ~(celloutsig_1_1z | celloutsig_1_7z[9]);
  assign celloutsig_1_6z = in_data[135:133] || { celloutsig_1_3z[3:2], celloutsig_1_4z };
  assign celloutsig_0_4z = celloutsig_0_2z[7:0] * { celloutsig_0_2z[11:5], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_4z[7:5], celloutsig_0_9z } * { celloutsig_0_0z[22], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } * celloutsig_1_2z[5:1];
  assign celloutsig_1_18z = ~ celloutsig_1_15z[9:7];
  assign celloutsig_0_7z = ~ celloutsig_0_6z;
  assign celloutsig_0_6z = celloutsig_0_3z[3:0] | { in_data[29:27], celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_7z[2:0] | celloutsig_0_4z[6:4];
  assign celloutsig_0_9z = celloutsig_0_2z[6:4] | celloutsig_0_7z[2:0];
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[163:161] };
  assign celloutsig_1_4z = & celloutsig_1_2z[2:0];
  assign celloutsig_0_3z = { celloutsig_0_0z[13:8], celloutsig_0_1z } >> celloutsig_0_2z[10:4];
  assign celloutsig_1_8z = celloutsig_1_3z[4:1] >> in_data[141:138];
  assign celloutsig_0_2z = celloutsig_0_0z[23:12] >> { in_data[12:2], celloutsig_0_1z };
  assign celloutsig_1_11z = { in_data[169:165], celloutsig_1_1z, celloutsig_1_6z } - in_data[149:143];
  assign celloutsig_1_15z = { celloutsig_1_7z[11:7], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_6z } - { celloutsig_1_7z[14:13], celloutsig_1_7z[13], celloutsig_1_7z[11:1], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_18z[1], celloutsig_1_17z, celloutsig_1_18z } ~^ { celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_2z = { in_data[164:162], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } ~^ in_data[185:180];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 24'h000000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[81:58];
  assign { celloutsig_1_7z[14], celloutsig_1_7z[11:1], celloutsig_1_7z[13], celloutsig_1_7z[18:15] } = ~ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[148:145] };
  assign { celloutsig_1_7z[12], celloutsig_1_7z[0] } = { celloutsig_1_7z[13], celloutsig_1_7z[14] };
  assign { out_data[130:128], out_data[100:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
