# MIPS32-New-single-cycle

Added a new instruction to MIPS pipelined verilog code. It
increments the index register after loading the word from memory

Implemented bne,addi,j instructions in MIPS single cycle verilog code

It was given as a assignement in out Computer Architecture cousrse and asked to inlcude the above instructions which previously not there in the Single cycle Verilog code
