blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
bram_xant.v,verilog,xil_defaultlib,../../../../../ip/bram_xant/sim/bram_xant.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
