$date
	Sat Apr 22 15:36:38 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 5 ! crc_out [4:0] $end
$var wire 5 " lfsr_c [4:0] $end
$var reg 1 # ck $end
$var reg 1 $ crc_en $end
$var reg 8 % data_in [7:0] $end
$var reg 5 & lfsr_q [4:0] $end
$var reg 1 ' rst $end
$scope module crc $end
$var wire 1 # ck $end
$var wire 1 $ crc_en $end
$var wire 5 ( crc_out [4:0] $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 ' rst $end
$var wire 5 * lfsr_c [4:0] $end
$var reg 5 + lfsr_q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bz (
0'
bx &
bx %
x$
0#
bx "
bz !
$end
#10
1#
#20
b10000001 %
b10000001 )
0$
0#
#30
1#
#40
b1100011 %
b1100011 )
1$
0#
#50
1#
#60
b10001101 %
b10001101 )
0#
#70
1#
#80
b10010 %
b10010 )
0#
#90
1#
#100
b1101 %
b1101 )
0#
1'
#110
b10011 "
b11111 &
1#
#120
b11000 "
b111101 %
b111101 )
0$
0#
#130
1#
#140
b11000 "
b10001100 %
b10001100 )
1$
0#
#150
1#
#160
b11000 "
b11000110 %
b11000110 )
0#
#170
1#
#180
b10111 "
b10101010 %
b10101010 )
0#
#190
1#
#200
b11000 "
b1110111 %
b1110111 )
0#
0'
#210
b11110 "
b11000 &
1#
#220
b10001 "
b10001111 %
b10001111 )
0$
0#
#230
1#
#240
b10011 "
b11001110 %
b11001110 )
0#
#250
1#
#260
b10001 "
b11000101 %
b11000101 )
0#
#270
1#
#280
b10000 "
b10111101 %
b10111101 )
0#
#290
1#
#300
b1110 "
b1100101 %
b1100101 )
1$
0#
#310
b1011 "
b1110 &
1#
#320
b1011 "
b1010 %
b1010 )
0#
#330
b10111 "
b1011 &
1#
#340
b1 "
b100000 %
b100000 )
0$
0#
#350
1#
#360
b11000 "
b10011101 %
b10011101 )
0#
#370
1#
#380
b101 "
b10011 %
b10011 )
0#
#390
1#
#400
b10 "
b1010011 %
b1010011 )
1$
0#
#410
b1000 "
b10 &
1#
#420
b11000 "
b11010101 %
b11010101 )
0#
#430
b1011 "
b11000 &
1#
#440
b101 "
b10101110 %
b10101110 )
0$
0#
#450
1#
#460
b10110 "
b11001111 %
b11001111 )
1$
0#
#470
b11010 "
b10110 &
1#
#480
b10 "
b1010 %
b1010 )
0#
#490
b11101 "
b10 &
1#
#500
b1000 "
b111100 %
b111100 )
0$
0#
#510
1#
#520
b10011 "
b10001010 %
b10001010 )
0#
#530
1#
#540
b100 "
b11011000 %
b11011000 )
1$
0#
#550
b1111 "
b100 &
1#
#560
b10111 "
b10001001 %
b10001001 )
0$
0#
#570
1#
#580
b1010 "
b10110110 %
b10110110 )
1$
0#
#590
b110 "
b1010 &
1#
#600
b10001 "
b10101110 %
b10101110 )
0$
0#
#610
1#
#620
b1011 "
b101010 %
b101010 )
0#
#630
1#
#640
b10100 "
b1110001 %
b1110001 )
1$
0#
#650
b10110 "
b10100 &
1#
#660
b1110 "
b1001111 %
b1001111 )
0#
#670
b11101 "
b1110 &
1#
#680
b0 "
b111010 %
b111010 )
0#
#690
b1100 "
b0 &
1#
#700
b1011 "
b10101 %
b10101 )
0$
0#
#710
1#
#720
b11011 "
b11011001 %
b11011001 )
1$
0#
#730
b101 "
b11011 &
1#
#740
b0 "
b1001100 %
b1001100 )
0$
0#
#750
1#
#760
b110 "
b10001111 %
b10001111 )
1$
0#
#770
b10011 "
b110 &
1#
#780
b10101 "
b10110111 %
b10110111 )
0$
0#
#790
1#
#800
b1111 "
b1011100 %
b1011100 )
1$
0#
#810
b101 "
b1111 &
1#
#820
b111 "
b10001001 %
b10001001 )
0#
#830
b0 "
b111 &
1#
#840
b10101 "
b11010000 %
b11010000 )
0#
#850
b1 "
b10101 &
1#
#860
b1010 "
b1010001 %
b1010001 )
0#
#870
b101 "
b1010 &
1#
#880
b100 "
b1100 %
b1100 )
0$
0#
#890
1#
#900
b11001 "
b11001000 %
b11001000 )
0#
#910
1#
#920
b1010 "
b111101 %
b111101 )
1$
0#
#930
1#
#940
b10 "
b1111110 %
b1111110 )
0$
0#
#950
1#
#960
b11110 "
b111001 %
b111001 )
1$
0#
#970
b1 "
b11110 &
1#
#980
b11110 "
b11010011 %
b11010011 )
0#
#990
1#
#1000
b11 "
b1111000 %
b1111000 )
0#
#1010
b10110 "
b11 &
1#
#1020
b11000 "
b1001001 %
b1001001 )
0#
#1030
b110 "
b11000 &
1#
#1040
b11111 "
b101010 %
b101010 )
0#
#1050
b11001 "
b11111 &
1#
#1060
b11111 "
b10000110 %
b10000110 )
0$
0#
#1070
1#
#1080
b10 "
b10011100 %
b10011100 )
0#
#1090
1#
#1100
b0 "
b100110 %
b100110 )
0#
#1110
1#
#1120
b11111 "
b10100011 %
b10100011 )
1$
0#
#1130
1#
#1140
b101 "
b10110011 %
b10110011 )
0#
#1150
b10110 "
b101 &
1#
#1160
b1111 "
b1000100 %
b1000100 )
0#
#1170
b10010 "
b1111 &
1#
#1180
b1010 "
b11001011 %
b11001011 )
0#
#1190
b10110 "
b1010 &
1#
#1200
0#
