-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--C1_flag_c is flag_reg:inst1|flag_c
--operation mode is normal

C1_flag_c_lut_out = C1_flag_c & (H1_sst[1] # C1L7 & !H1_sst[0]) # !C1_flag_c & (C1L7 & !H1_sst[0]);
C1_flag_c = DFFEAS(C1_flag_c_lut_out, clk, reset, , , , , , );


--C1_flag_z is flag_reg:inst1|flag_z
--operation mode is normal

C1_flag_z_lut_out = !N1L11 & !B1L38 & !B1L711 & !B1L811;
C1_flag_z = DFFEAS(C1_flag_z_lut_out, clk, reset, , C1L8, , , , );


--C1_flag_v is flag_reg:inst1|flag_v
--operation mode is normal

C1_flag_v_lut_out = !B1L621 & (N1L11 & !G1L36 & !G1L53 # !N1L11 & G1L36 & G1L53);
C1_flag_v = DFFEAS(C1_flag_v_lut_out, clk, reset, , C1L8, , , , );


--C1_flag_s is flag_reg:inst1|flag_s
--operation mode is normal

C1_flag_s_lut_out = N1L11;
C1_flag_s = DFFEAS(C1_flag_s_lut_out, clk, reset, , C1L8, , , , );


--N1L11 is ar:inst16|q[7]~COMBOUT
--operation mode is normal

N1L11 = H1_alu_func[0] & (B1L68) # !H1_alu_func[0] & B1L58;

--N1_q[7] is ar:inst16|q[7]
--operation mode is normal

N1_q[7] = DFFEAS(N1L11, clk, reset, , H1_rec[0], P1_q[7], , , H1_rec[1]);


--N1_q[6] is ar:inst16|q[6]
--operation mode is normal

N1_q[6]_lut_out = H1_rec[1] & (P1_q[6]) # !H1_rec[1] & B1L38;
N1_q[6] = DFFEAS(N1_q[6]_lut_out, clk, reset, , H1_rec[0], , , , );


--N1_q[5] is ar:inst16|q[5]
--operation mode is normal

N1_q[5]_lut_out = H1_rec[1] & (P1_q[5]) # !H1_rec[1] & B1L18;
N1_q[5] = DFFEAS(N1_q[5]_lut_out, clk, reset, , H1_rec[0], , , , );


--N1_q[4] is ar:inst16|q[4]
--operation mode is normal

N1_q[4]_lut_out = H1_rec[1] & (P1_q[4]) # !H1_rec[1] & B1L97;
N1_q[4] = DFFEAS(N1_q[4]_lut_out, clk, reset, , H1_rec[0], , , , );


--N1_q[3] is ar:inst16|q[3]
--operation mode is normal

N1_q[3]_lut_out = H1_rec[1] & (P1_q[3]) # !H1_rec[1] & B1L77;
N1_q[3] = DFFEAS(N1_q[3]_lut_out, clk, reset, , H1_rec[0], , , , );


--N1_q[2] is ar:inst16|q[2]
--operation mode is normal

N1_q[2]_lut_out = H1_rec[1] & (P1_q[2]) # !H1_rec[1] & B1L57;
N1_q[2] = DFFEAS(N1_q[2]_lut_out, clk, reset, , H1_rec[0], , , , );


--N1_q[1] is ar:inst16|q[1]
--operation mode is normal

N1_q[1]_lut_out = H1_rec[1] & (P1_q[1]) # !H1_rec[1] & B1L37;
N1_q[1] = DFFEAS(N1_q[1]_lut_out, clk, reset, , H1_rec[0], , , , );


--N1L3 is ar:inst16|q[0]~COMBOUT
--operation mode is normal

N1L3 = H1_alu_func[2] & (B1L96) # !H1_alu_func[2] & B1L76;

--N1_q[0] is ar:inst16|q[0]
--operation mode is normal

N1_q[0] = DFFEAS(N1L3, clk, reset, , H1_rec[0], P1_q[0], , , H1_rec[1]);


--K1_q[7] is ir:inst13|q[7]
--operation mode is normal

K1_q[7]_lut_out = D1_data[7]$latch;
K1_q[7] = DFFEAS(K1_q[7]_lut_out, clk, reset, , K1L1, , , , );


--T1_q[7] is reg_testb:inst21|q[7]
--operation mode is normal

T1_q[7]_lut_out = !M1L1;
T1_q[7] = DFFEAS(T1_q[7]_lut_out, clk, reset, , , , , , );


--R1L65 is reg_out:inst19|reg_data[7]~612
--operation mode is normal

R1L65 = sel[1] & reg_sel[0];


--P1_q[7] is pc:inst17|q[7]
--operation mode is normal

P1_q[7]_lut_out = N1L11;
P1_q[7] = DFFEAS(P1_q[7]_lut_out, clk, reset, , H1L81, , , , );


--G1L06 is bus_mux:inst10|alu_sr[7]~458
--operation mode is normal

G1L06 = H1_offset[3] & H1_alu_in_sel[0] & H1_alu_in_sel[1];


--F2_q[7] is reg:inst7|q[7]
--operation mode is normal

F2_q[7]_lut_out = N1L11;
F2_q[7] = DFFEAS(F2_q[7]_lut_out, clk, reset, , E1L2, , , , );


--F3_q[7] is reg:inst8|q[7]
--operation mode is normal

F3_q[7]_lut_out = N1L11;
F3_q[7] = DFFEAS(F3_q[7]_lut_out, clk, reset, , E1L3, , , , );


--F1_q[7] is reg:inst6|q[7]
--operation mode is normal

F1_q[7]_lut_out = N1L11;
F1_q[7] = DFFEAS(F1_q[7]_lut_out, clk, reset, , E1L1, , , , );


--G1L16 is bus_mux:inst10|alu_sr[7]~459
--operation mode is normal

G1L16 = H1_sour_reg[0] & (H1_sour_reg[1]) # !H1_sour_reg[0] & (H1_sour_reg[1] & F3_q[7] # !H1_sour_reg[1] & (F1_q[7]));


--F4_q[7] is reg:inst9|q[7]
--operation mode is normal

F4_q[7]_lut_out = N1L11;
F4_q[7] = DFFEAS(F4_q[7]_lut_out, clk, reset, , E1L4, , , , );


--G1L26 is bus_mux:inst10|alu_sr[7]~460
--operation mode is normal

G1L26 = H1_sour_reg[0] & (G1L16 & (F4_q[7]) # !G1L16 & F2_q[7]) # !H1_sour_reg[0] & (G1L16);


--G1L36 is bus_mux:inst10|alu_sr[7]~461
--operation mode is normal

G1L36 = !H1_alu_in_sel[2] & (G1L06 # G1L26 & !H1_alu_in_sel[1]);


--G1L92 is bus_mux:inst10|alu_dr[7]~1106
--operation mode is normal

G1L92 = !H1_alu_in_sel[2] & !H1_alu_in_sel[0];


--G1L03 is bus_mux:inst10|alu_dr[7]~1107
--operation mode is normal

G1L03 = H1_dest_reg[0] & (H1_dest_reg[1]) # !H1_dest_reg[0] & (H1_dest_reg[1] & F3_q[7] # !H1_dest_reg[1] & (F1_q[7]));


--G1L13 is bus_mux:inst10|alu_dr[7]~1108
--operation mode is normal

G1L13 = H1_dest_reg[0] & (G1L03 & (F4_q[7]) # !G1L03 & F2_q[7]) # !H1_dest_reg[0] & (G1L03);


--G1L23 is bus_mux:inst10|alu_dr[7]~1109
--operation mode is normal

G1L23 = H1_alu_in_sel[2] & (H1_alu_in_sel[0] # H1_alu_in_sel[1]) # !H1_alu_in_sel[2] & (!H1_alu_in_sel[1] # !H1_alu_in_sel[0]);


--G1L33 is bus_mux:inst10|alu_dr[7]~1110
--operation mode is normal

G1L33 = G1L92 & (G1L13 # P1_q[7] & !G1L23) # !G1L92 & (P1_q[7] & !G1L23);


--G1L43 is bus_mux:inst10|alu_dr[7]~1111
--operation mode is normal

G1L43 = H1_alu_in_sel[2] & H1_alu_in_sel[0] & (!H1_alu_in_sel[1]);


--G1L53 is bus_mux:inst10|alu_dr[7]~1112
--operation mode is normal

G1L53 = G1L33 # D1_data[7]$latch & G1L43;


--R1L75 is reg_out:inst19|reg_data[7]~613
--operation mode is normal

R1L75 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L53 # !reg_sel[1] & (H1_offset[3]));


--R1L85 is reg_out:inst19|reg_data[7]~614
--operation mode is normal

R1L85 = reg_sel[0] & (R1L75 & (N1L11) # !R1L75 & G1L36) # !reg_sel[0] & (R1L75);


--R1L95 is reg_out:inst19|reg_data[7]~615
--operation mode is normal

R1L95 = reg_sel[1] & !reg_sel[0] # !sel[1];


--R1L06 is reg_out:inst19|reg_data[7]~616
--operation mode is normal

R1L06 = sel[1] & (reg_sel[1] # !reg_sel[0]);


--R1L16 is reg_out:inst19|reg_data[7]~617
--operation mode is normal

R1L16 = R1L95 & (R1L06 & P1_q[7] # !R1L06 & (R1L85)) # !R1L95 & (!R1L06);


--R1L26 is reg_out:inst19|reg_data[7]~618
--operation mode is normal

R1L26 = R1L65 & (R1L16 & (T1_q[7]) # !R1L16 & K1_q[7]) # !R1L65 & (R1L16);


--R1L36 is reg_out:inst19|reg_data[7]~619
--operation mode is normal

R1L36 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & F3_q[7] # !reg_sel[1] & (F1_q[7]));


--R1L46 is reg_out:inst19|reg_data[7]~620
--operation mode is normal

R1L46 = reg_sel[0] & (R1L36 & (F4_q[7]) # !R1L36 & F2_q[7]) # !reg_sel[0] & (R1L36);


--R1L56 is reg_out:inst19|reg_data[7]~621
--operation mode is normal

R1L56 = sel[0] & R1L26 # !sel[0] & (R1L46 & !sel[1]);


--P1_q[6] is pc:inst17|q[6]
--operation mode is normal

P1_q[6]_lut_out = B1L38;
P1_q[6] = DFFEAS(P1_q[6]_lut_out, clk, reset, , H1L81, , , , );


--T1_q[6] is reg_testb:inst21|q[6]
--operation mode is normal

T1_q[6]_lut_out = H1_alu_in_sel[2];
T1_q[6] = DFFEAS(T1_q[6]_lut_out, clk, reset, , , , , , );


--S1_q[6] is reg_testa:inst20|q[6]
--operation mode is normal

S1_q[6]_lut_out = !J1_output[2];
S1_q[6] = DFFEAS(S1_q[6]_lut_out, clk, reset, , , , , , );


--R1L84 is reg_out:inst19|reg_data[6]~622
--operation mode is normal

R1L84 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & T1_q[6] # !reg_sel[0] & (S1_q[6]));


--K1_q[6] is ir:inst13|q[6]
--operation mode is normal

K1_q[6]_lut_out = D1_data[6]$latch;
K1_q[6] = DFFEAS(K1_q[6]_lut_out, clk, reset, , K1L1, , , , );


--R1L94 is reg_out:inst19|reg_data[6]~623
--operation mode is normal

R1L94 = reg_sel[1] & (R1L84 & (K1_q[6]) # !R1L84 & P1_q[6]) # !reg_sel[1] & (R1L84);


--F2_q[6] is reg:inst7|q[6]
--operation mode is normal

F2_q[6]_lut_out = B1L38;
F2_q[6] = DFFEAS(F2_q[6]_lut_out, clk, reset, , E1L2, , , , );


--F3_q[6] is reg:inst8|q[6]
--operation mode is normal

F3_q[6]_lut_out = B1L38;
F3_q[6] = DFFEAS(F3_q[6]_lut_out, clk, reset, , E1L3, , , , );


--F1_q[6] is reg:inst6|q[6]
--operation mode is normal

F1_q[6]_lut_out = B1L38;
F1_q[6] = DFFEAS(F1_q[6]_lut_out, clk, reset, , E1L1, , , , );


--G1L65 is bus_mux:inst10|alu_sr[6]~462
--operation mode is normal

G1L65 = H1_sour_reg[0] & (H1_sour_reg[1]) # !H1_sour_reg[0] & (H1_sour_reg[1] & F3_q[6] # !H1_sour_reg[1] & (F1_q[6]));


--F4_q[6] is reg:inst9|q[6]
--operation mode is normal

F4_q[6]_lut_out = B1L38;
F4_q[6] = DFFEAS(F4_q[6]_lut_out, clk, reset, , E1L4, , , , );


--G1L75 is bus_mux:inst10|alu_sr[6]~463
--operation mode is normal

G1L75 = H1_sour_reg[0] & (G1L65 & (F4_q[6]) # !G1L65 & F2_q[6]) # !H1_sour_reg[0] & (G1L65);


--G1L85 is bus_mux:inst10|alu_sr[6]~464
--operation mode is normal

G1L85 = !H1_alu_in_sel[2] & (G1L06 # G1L75 & !H1_alu_in_sel[1]);


--G1L52 is bus_mux:inst10|alu_dr[6]~1113
--operation mode is normal

G1L52 = H1_dest_reg[0] & (H1_dest_reg[1]) # !H1_dest_reg[0] & (H1_dest_reg[1] & F3_q[6] # !H1_dest_reg[1] & (F1_q[6]));


--G1L62 is bus_mux:inst10|alu_dr[6]~1114
--operation mode is normal

G1L62 = H1_dest_reg[0] & (G1L52 & (F4_q[6]) # !G1L52 & F2_q[6]) # !H1_dest_reg[0] & (G1L52);


--G1L72 is bus_mux:inst10|alu_dr[6]~1115
--operation mode is normal

G1L72 = G1L92 & (G1L62 # P1_q[6] & !G1L23) # !G1L92 & (P1_q[6] & !G1L23);


--G1L82 is bus_mux:inst10|alu_dr[6]~1116
--operation mode is normal

G1L82 = G1L72 # G1L43 & D1_data[6]$latch;


--R1L05 is reg_out:inst19|reg_data[6]~624
--operation mode is normal

R1L05 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L82 # !reg_sel[1] & (H1_offset[3]));


--F3_q[5] is reg:inst8|q[5]
--operation mode is normal

F3_q[5]_lut_out = B1L18;
F3_q[5] = DFFEAS(F3_q[5]_lut_out, clk, reset, , E1L3, , , , );


--F2_q[5] is reg:inst7|q[5]
--operation mode is normal

F2_q[5]_lut_out = B1L18;
F2_q[5] = DFFEAS(F2_q[5]_lut_out, clk, reset, , E1L2, , , , );


--F1_q[5] is reg:inst6|q[5]
--operation mode is normal

F1_q[5]_lut_out = B1L18;
F1_q[5] = DFFEAS(F1_q[5]_lut_out, clk, reset, , E1L1, , , , );


--G1L12 is bus_mux:inst10|alu_dr[5]~1117
--operation mode is normal

G1L12 = H1_dest_reg[1] & (H1_dest_reg[0]) # !H1_dest_reg[1] & (H1_dest_reg[0] & F2_q[5] # !H1_dest_reg[0] & (F1_q[5]));


--F4_q[5] is reg:inst9|q[5]
--operation mode is normal

F4_q[5]_lut_out = B1L18;
F4_q[5] = DFFEAS(F4_q[5]_lut_out, clk, reset, , E1L4, , , , );


--G1L22 is bus_mux:inst10|alu_dr[5]~1118
--operation mode is normal

G1L22 = H1_dest_reg[1] & (G1L12 & (F4_q[5]) # !G1L12 & F3_q[5]) # !H1_dest_reg[1] & (G1L12);


--P1_q[5] is pc:inst17|q[5]
--operation mode is normal

P1_q[5]_lut_out = B1L18;
P1_q[5] = DFFEAS(P1_q[5]_lut_out, clk, reset, , H1L81, , , , );


--G1L32 is bus_mux:inst10|alu_dr[5]~1119
--operation mode is normal

G1L32 = G1L92 & (G1L22 # P1_q[5] & !G1L23) # !G1L92 & (P1_q[5] & !G1L23);


--G1L42 is bus_mux:inst10|alu_dr[5]~1120
--operation mode is normal

G1L42 = G1L32 # G1L43 & D1_data[5]$latch;


--B1L07 is alu:inst|alu_out[1]~966
--operation mode is normal

B1L07 = H1_alu_func[0] # !H1_alu_func[2] & !H1_alu_func[1];


--B1L17 is alu:inst|alu_out[1]~967
--operation mode is normal

B1L17 = H1_alu_func[2] & (H1_alu_func[1] # !H1_alu_func[0]) # !H1_alu_func[2] & !H1_alu_func[1];


--B1L421 is alu:inst|temp2~6
--operation mode is normal

B1L421 = G1L85 & (G1L72 # G1L43 & D1_data[6]$latch);


--B1L28 is alu:inst|alu_out[6]~968
--operation mode is normal

B1L28 = B1L07 & (B1L17) # !B1L07 & (B1L17 & G1L53 # !B1L17 & (B1L421));


--B1L1 is alu:inst|add~4407
--operation mode is arithmetic

B1L1_carry_eqn = B1L4;
B1L1 = B1L81 $ B1L91 $ B1L1_carry_eqn;

--B1L2 is alu:inst|add~4409
--operation mode is arithmetic

B1L2 = CARRY(B1L81 & !B1L91 & !B1L4 # !B1L81 & (!B1L4 # !B1L91));


--B1L38 is alu:inst|alu_out[6]~969
--operation mode is normal

B1L38 = B1L07 & (B1L28 & (B1L1) # !B1L28 & G1L42) # !B1L07 & (B1L28);


--R1L15 is reg_out:inst19|reg_data[6]~625
--operation mode is normal

R1L15 = reg_sel[0] & (R1L05 & (B1L38) # !R1L05 & G1L85) # !reg_sel[0] & (R1L05);


--R1L25 is reg_out:inst19|reg_data[6]~626
--operation mode is normal

R1L25 = sel[0] & (sel[1] & R1L94 # !sel[1] & (R1L15));


--R1L35 is reg_out:inst19|reg_data[6]~627
--operation mode is normal

R1L35 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & F2_q[6] # !reg_sel[0] & (F1_q[6]));


--R1L45 is reg_out:inst19|reg_data[6]~628
--operation mode is normal

R1L45 = reg_sel[1] & (R1L35 & (F4_q[6]) # !R1L35 & F3_q[6]) # !reg_sel[1] & (R1L35);


--R1L55 is reg_out:inst19|reg_data[6]~629
--operation mode is normal

R1L55 = R1L25 # R1L45 & !sel[0] & !sel[1];


--T1_q[5] is reg_testb:inst21|q[5]
--operation mode is normal

T1_q[5]_lut_out = H1_alu_in_sel[1];
T1_q[5] = DFFEAS(T1_q[5]_lut_out, clk, reset, , , , , , );


--S1_q[5] is reg_testa:inst20|q[5]
--operation mode is normal

S1_q[5]_lut_out = !J1L2;
S1_q[5] = DFFEAS(S1_q[5]_lut_out, clk, reset, , , , , , );


--R1L04 is reg_out:inst19|reg_data[5]~630
--operation mode is normal

R1L04 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & P1_q[5] # !reg_sel[1] & (S1_q[5]));


--K1_q[5] is ir:inst13|q[5]
--operation mode is normal

K1_q[5]_lut_out = D1_data[5]$latch;
K1_q[5] = DFFEAS(K1_q[5]_lut_out, clk, reset, , K1L1, , , , );


--R1L14 is reg_out:inst19|reg_data[5]~631
--operation mode is normal

R1L14 = reg_sel[0] & (R1L04 & (K1_q[5]) # !R1L04 & T1_q[5]) # !reg_sel[0] & (R1L04);


--G1L35 is bus_mux:inst10|alu_sr[5]~465
--operation mode is normal

G1L35 = H1_sour_reg[1] & (H1_sour_reg[0]) # !H1_sour_reg[1] & (H1_sour_reg[0] & F2_q[5] # !H1_sour_reg[0] & (F1_q[5]));


--G1L45 is bus_mux:inst10|alu_sr[5]~466
--operation mode is normal

G1L45 = H1_sour_reg[1] & (G1L35 & (F4_q[5]) # !G1L35 & F3_q[5]) # !H1_sour_reg[1] & (G1L35);


--G1L55 is bus_mux:inst10|alu_sr[5]~467
--operation mode is normal

G1L55 = !H1_alu_in_sel[2] & (G1L06 # G1L45 & !H1_alu_in_sel[1]);


--R1L24 is reg_out:inst19|reg_data[5]~632
--operation mode is normal

R1L24 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & G1L55 # !reg_sel[0] & (H1_offset[3]));


--F2_q[4] is reg:inst7|q[4]
--operation mode is normal

F2_q[4]_lut_out = B1L97;
F2_q[4] = DFFEAS(F2_q[4]_lut_out, clk, reset, , E1L2, , , , );


--F3_q[4] is reg:inst8|q[4]
--operation mode is normal

F3_q[4]_lut_out = B1L97;
F3_q[4] = DFFEAS(F3_q[4]_lut_out, clk, reset, , E1L3, , , , );


--F1_q[4] is reg:inst6|q[4]
--operation mode is normal

F1_q[4]_lut_out = B1L97;
F1_q[4] = DFFEAS(F1_q[4]_lut_out, clk, reset, , E1L1, , , , );


--G1L71 is bus_mux:inst10|alu_dr[4]~1121
--operation mode is normal

G1L71 = H1_dest_reg[0] & (H1_dest_reg[1]) # !H1_dest_reg[0] & (H1_dest_reg[1] & F3_q[4] # !H1_dest_reg[1] & (F1_q[4]));


--F4_q[4] is reg:inst9|q[4]
--operation mode is normal

F4_q[4]_lut_out = B1L97;
F4_q[4] = DFFEAS(F4_q[4]_lut_out, clk, reset, , E1L4, , , , );


--G1L81 is bus_mux:inst10|alu_dr[4]~1122
--operation mode is normal

G1L81 = H1_dest_reg[0] & (G1L71 & (F4_q[4]) # !G1L71 & F2_q[4]) # !H1_dest_reg[0] & (G1L71);


--P1_q[4] is pc:inst17|q[4]
--operation mode is normal

P1_q[4]_lut_out = B1L97;
P1_q[4] = DFFEAS(P1_q[4]_lut_out, clk, reset, , H1L81, , , , );


--G1L91 is bus_mux:inst10|alu_dr[4]~1123
--operation mode is normal

G1L91 = G1L92 & (G1L81 # P1_q[4] & !G1L23) # !G1L92 & (P1_q[4] & !G1L23);


--G1L02 is bus_mux:inst10|alu_dr[4]~1124
--operation mode is normal

G1L02 = G1L91 # G1L43 & D1_data[4]$latch;


--B1L321 is alu:inst|temp2~5
--operation mode is normal

B1L321 = G1L55 & (G1L32 # G1L43 & D1_data[5]$latch);


--B1L08 is alu:inst|alu_out[5]~970
--operation mode is normal

B1L08 = B1L17 & (B1L07) # !B1L17 & (B1L07 & G1L02 # !B1L07 & (B1L321));


--B1L3 is alu:inst|add~4412
--operation mode is arithmetic

B1L3_carry_eqn = B1L6;
B1L3 = B1L22 $ B1L32 $ !B1L3_carry_eqn;

--B1L4 is alu:inst|add~4414
--operation mode is arithmetic

B1L4 = CARRY(B1L22 & (B1L32 # !B1L6) # !B1L22 & B1L32 & !B1L6);


--B1L18 is alu:inst|alu_out[5]~971
--operation mode is normal

B1L18 = B1L17 & (B1L08 & (B1L3) # !B1L08 & G1L82) # !B1L17 & (B1L08);


--R1L34 is reg_out:inst19|reg_data[5]~633
--operation mode is normal

R1L34 = reg_sel[1] & (R1L24 & (B1L18) # !R1L24 & G1L42) # !reg_sel[1] & (R1L24);


--R1L44 is reg_out:inst19|reg_data[5]~634
--operation mode is normal

R1L44 = sel[0] & (sel[1] & R1L14 # !sel[1] & (R1L34));


--R1L54 is reg_out:inst19|reg_data[5]~635
--operation mode is normal

R1L54 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & F3_q[5] # !reg_sel[1] & (F1_q[5]));


--R1L64 is reg_out:inst19|reg_data[5]~636
--operation mode is normal

R1L64 = reg_sel[0] & (R1L54 & (F4_q[5]) # !R1L54 & F2_q[5]) # !reg_sel[0] & (R1L54);


--R1L74 is reg_out:inst19|reg_data[5]~637
--operation mode is normal

R1L74 = R1L44 # R1L64 & !sel[0] & !sel[1];


--T1_q[4] is reg_testb:inst21|q[4]
--operation mode is normal

T1_q[4]_lut_out = H1_alu_in_sel[0];
T1_q[4] = DFFEAS(T1_q[4]_lut_out, clk, reset, , , , , , );


--S1_q[4] is reg_testa:inst20|q[4]
--operation mode is normal

S1_q[4]_lut_out = !J1L4;
S1_q[4] = DFFEAS(S1_q[4]_lut_out, clk, reset, , , , , , );


--R1L23 is reg_out:inst19|reg_data[4]~638
--operation mode is normal

R1L23 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & T1_q[4] # !reg_sel[0] & (S1_q[4]));


--K1_q[4] is ir:inst13|q[4]
--operation mode is normal

K1_q[4]_lut_out = D1_data[4]$latch;
K1_q[4] = DFFEAS(K1_q[4]_lut_out, clk, reset, , K1L1, , , , );


--R1L33 is reg_out:inst19|reg_data[4]~639
--operation mode is normal

R1L33 = reg_sel[1] & (R1L23 & (K1_q[4]) # !R1L23 & P1_q[4]) # !reg_sel[1] & (R1L23);


--G1L05 is bus_mux:inst10|alu_sr[4]~468
--operation mode is normal

G1L05 = H1_sour_reg[0] & (H1_sour_reg[1]) # !H1_sour_reg[0] & (H1_sour_reg[1] & F3_q[4] # !H1_sour_reg[1] & (F1_q[4]));


--G1L15 is bus_mux:inst10|alu_sr[4]~469
--operation mode is normal

G1L15 = H1_sour_reg[0] & (G1L05 & (F4_q[4]) # !G1L05 & F2_q[4]) # !H1_sour_reg[0] & (G1L05);


--G1L25 is bus_mux:inst10|alu_sr[4]~470
--operation mode is normal

G1L25 = !H1_alu_in_sel[2] & (G1L06 # G1L15 & !H1_alu_in_sel[1]);


--R1L43 is reg_out:inst19|reg_data[4]~640
--operation mode is normal

R1L43 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L02 # !reg_sel[1] & (H1_offset[3]));


--F3_q[3] is reg:inst8|q[3]
--operation mode is normal

F3_q[3]_lut_out = B1L77;
F3_q[3] = DFFEAS(F3_q[3]_lut_out, clk, reset, , E1L3, , , , );


--F2_q[3] is reg:inst7|q[3]
--operation mode is normal

F2_q[3]_lut_out = B1L77;
F2_q[3] = DFFEAS(F2_q[3]_lut_out, clk, reset, , E1L2, , , , );


--F1_q[3] is reg:inst6|q[3]
--operation mode is normal

F1_q[3]_lut_out = B1L77;
F1_q[3] = DFFEAS(F1_q[3]_lut_out, clk, reset, , E1L1, , , , );


--G1L31 is bus_mux:inst10|alu_dr[3]~1125
--operation mode is normal

G1L31 = H1_dest_reg[1] & (H1_dest_reg[0]) # !H1_dest_reg[1] & (H1_dest_reg[0] & F2_q[3] # !H1_dest_reg[0] & (F1_q[3]));


--F4_q[3] is reg:inst9|q[3]
--operation mode is normal

F4_q[3]_lut_out = B1L77;
F4_q[3] = DFFEAS(F4_q[3]_lut_out, clk, reset, , E1L4, , , , );


--G1L41 is bus_mux:inst10|alu_dr[3]~1126
--operation mode is normal

G1L41 = H1_dest_reg[1] & (G1L31 & (F4_q[3]) # !G1L31 & F3_q[3]) # !H1_dest_reg[1] & (G1L31);


--P1_q[3] is pc:inst17|q[3]
--operation mode is normal

P1_q[3]_lut_out = B1L77;
P1_q[3] = DFFEAS(P1_q[3]_lut_out, clk, reset, , H1L81, , , , );


--G1L51 is bus_mux:inst10|alu_dr[3]~1127
--operation mode is normal

G1L51 = G1L92 & (G1L41 # P1_q[3] & !G1L23) # !G1L92 & (P1_q[3] & !G1L23);


--G1L61 is bus_mux:inst10|alu_dr[3]~1128
--operation mode is normal

G1L61 = G1L51 # G1L43 & D1_data[3]$latch;


--B1L221 is alu:inst|temp2~4
--operation mode is normal

B1L221 = G1L25 & (G1L91 # G1L43 & D1_data[4]$latch);


--B1L87 is alu:inst|alu_out[4]~972
--operation mode is normal

B1L87 = B1L07 & (B1L17) # !B1L07 & (B1L17 & G1L42 # !B1L17 & (B1L221));


--B1L5 is alu:inst|add~4417
--operation mode is arithmetic

B1L5_carry_eqn = B1L8;
B1L5 = B1L62 $ B1L72 $ B1L5_carry_eqn;

--B1L6 is alu:inst|add~4419
--operation mode is arithmetic

B1L6 = CARRY(B1L62 & !B1L72 & !B1L8 # !B1L62 & (!B1L8 # !B1L72));


--B1L97 is alu:inst|alu_out[4]~973
--operation mode is normal

B1L97 = B1L07 & (B1L87 & (B1L5) # !B1L87 & G1L61) # !B1L07 & (B1L87);


--R1L53 is reg_out:inst19|reg_data[4]~641
--operation mode is normal

R1L53 = reg_sel[0] & (R1L43 & (B1L97) # !R1L43 & G1L25) # !reg_sel[0] & (R1L43);


--R1L63 is reg_out:inst19|reg_data[4]~642
--operation mode is normal

R1L63 = sel[0] & (sel[1] & R1L33 # !sel[1] & (R1L53));


--R1L73 is reg_out:inst19|reg_data[4]~643
--operation mode is normal

R1L73 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & F2_q[4] # !reg_sel[0] & (F1_q[4]));


--R1L83 is reg_out:inst19|reg_data[4]~644
--operation mode is normal

R1L83 = reg_sel[1] & (R1L73 & (F4_q[4]) # !R1L73 & F3_q[4]) # !reg_sel[1] & (R1L73);


--R1L93 is reg_out:inst19|reg_data[4]~645
--operation mode is normal

R1L93 = R1L63 # R1L83 & !sel[0] & !sel[1];


--K1_q[3] is ir:inst13|q[3]
--operation mode is normal

K1_q[3]_lut_out = D1_data[3]$latch;
K1_q[3] = DFFEAS(K1_q[3]_lut_out, clk, reset, , K1L1, , , , );


--T1_q[3] is reg_testb:inst21|q[3]
--operation mode is normal

T1_q[3]_lut_out = !H1_rec[1];
T1_q[3] = DFFEAS(T1_q[3]_lut_out, clk, reset, , , , , , );


--G1L74 is bus_mux:inst10|alu_sr[3]~471
--operation mode is normal

G1L74 = H1_sour_reg[1] & (H1_sour_reg[0]) # !H1_sour_reg[1] & (H1_sour_reg[0] & F2_q[3] # !H1_sour_reg[0] & (F1_q[3]));


--G1L84 is bus_mux:inst10|alu_sr[3]~472
--operation mode is normal

G1L84 = H1_sour_reg[1] & (G1L74 & (F4_q[3]) # !G1L74 & F3_q[3]) # !H1_sour_reg[1] & (G1L74);


--G1L94 is bus_mux:inst10|alu_sr[3]~473
--operation mode is normal

G1L94 = !H1_alu_in_sel[2] & (G1L06 # G1L84 & !H1_alu_in_sel[1]);


--R1L52 is reg_out:inst19|reg_data[3]~646
--operation mode is normal

R1L52 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L61 # !reg_sel[1] & (H1_offset[3]));


--F2_q[2] is reg:inst7|q[2]
--operation mode is normal

F2_q[2]_lut_out = B1L57;
F2_q[2] = DFFEAS(F2_q[2]_lut_out, clk, reset, , E1L2, , , , );


--F3_q[2] is reg:inst8|q[2]
--operation mode is normal

F3_q[2]_lut_out = B1L57;
F3_q[2] = DFFEAS(F3_q[2]_lut_out, clk, reset, , E1L3, , , , );


--F1_q[2] is reg:inst6|q[2]
--operation mode is normal

F1_q[2]_lut_out = B1L57;
F1_q[2] = DFFEAS(F1_q[2]_lut_out, clk, reset, , E1L1, , , , );


--G1L9 is bus_mux:inst10|alu_dr[2]~1129
--operation mode is normal

G1L9 = H1_dest_reg[0] & (H1_dest_reg[1]) # !H1_dest_reg[0] & (H1_dest_reg[1] & F3_q[2] # !H1_dest_reg[1] & (F1_q[2]));


--F4_q[2] is reg:inst9|q[2]
--operation mode is normal

F4_q[2]_lut_out = B1L57;
F4_q[2] = DFFEAS(F4_q[2]_lut_out, clk, reset, , E1L4, , , , );


--G1L01 is bus_mux:inst10|alu_dr[2]~1130
--operation mode is normal

G1L01 = H1_dest_reg[0] & (G1L9 & (F4_q[2]) # !G1L9 & F2_q[2]) # !H1_dest_reg[0] & (G1L9);


--P1_q[2] is pc:inst17|q[2]
--operation mode is normal

P1_q[2]_lut_out = B1L57;
P1_q[2] = DFFEAS(P1_q[2]_lut_out, clk, reset, , H1L81, , , , );


--G1L11 is bus_mux:inst10|alu_dr[2]~1131
--operation mode is normal

G1L11 = G1L92 & (G1L01 # P1_q[2] & !G1L23) # !G1L92 & (P1_q[2] & !G1L23);


--G1L21 is bus_mux:inst10|alu_dr[2]~1132
--operation mode is normal

G1L21 = G1L11 # G1L43 & D1_data[2]$latch;


--B1L121 is alu:inst|temp2~3
--operation mode is normal

B1L121 = G1L94 & (G1L51 # G1L43 & D1_data[3]$latch);


--B1L67 is alu:inst|alu_out[3]~974
--operation mode is normal

B1L67 = B1L17 & (B1L07) # !B1L17 & (B1L07 & G1L21 # !B1L07 & (B1L121));


--B1L7 is alu:inst|add~4422
--operation mode is arithmetic

B1L7_carry_eqn = B1L01;
B1L7 = B1L03 $ B1L13 $ !B1L7_carry_eqn;

--B1L8 is alu:inst|add~4424
--operation mode is arithmetic

B1L8 = CARRY(B1L03 & (B1L13 # !B1L01) # !B1L03 & B1L13 & !B1L01);


--B1L77 is alu:inst|alu_out[3]~975
--operation mode is normal

B1L77 = B1L17 & (B1L67 & (B1L7) # !B1L67 & G1L02) # !B1L17 & (B1L67);


--R1L62 is reg_out:inst19|reg_data[3]~647
--operation mode is normal

R1L62 = reg_sel[0] & (R1L52 & (B1L77) # !R1L52 & G1L94) # !reg_sel[0] & (R1L52);


--R1L72 is reg_out:inst19|reg_data[3]~648
--operation mode is normal

R1L72 = R1L95 & (R1L06 & P1_q[3] # !R1L06 & (R1L62)) # !R1L95 & (!R1L06);


--R1L82 is reg_out:inst19|reg_data[3]~649
--operation mode is normal

R1L82 = R1L65 & (R1L72 & (T1_q[3]) # !R1L72 & K1_q[3]) # !R1L65 & (R1L72);


--R1L92 is reg_out:inst19|reg_data[3]~650
--operation mode is normal

R1L92 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & F2_q[3] # !reg_sel[0] & (F1_q[3]));


--R1L03 is reg_out:inst19|reg_data[3]~651
--operation mode is normal

R1L03 = reg_sel[1] & (R1L92 & (F4_q[3]) # !R1L92 & F3_q[3]) # !reg_sel[1] & (R1L92);


--R1L13 is reg_out:inst19|reg_data[3]~652
--operation mode is normal

R1L13 = sel[0] & R1L82 # !sel[0] & (R1L03 & !sel[1]);


--T1_q[2] is reg_testb:inst21|q[2]
--operation mode is normal

T1_q[2]_lut_out = H1_rec[0];
T1_q[2] = DFFEAS(T1_q[2]_lut_out, clk, reset, , , , , , );


--S1_q[2] is reg_testa:inst20|q[2]
--operation mode is normal

S1_q[2]_lut_out = H1_alu_func[2];
S1_q[2] = DFFEAS(S1_q[2]_lut_out, clk, reset, , , , , , );


--R1L71 is reg_out:inst19|reg_data[2]~653
--operation mode is normal

R1L71 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & T1_q[2] # !reg_sel[0] & (S1_q[2]));


--K1_q[2] is ir:inst13|q[2]
--operation mode is normal

K1_q[2]_lut_out = D1_data[2]$latch;
K1_q[2] = DFFEAS(K1_q[2]_lut_out, clk, reset, , K1L1, , , , );


--R1L81 is reg_out:inst19|reg_data[2]~654
--operation mode is normal

R1L81 = reg_sel[1] & (R1L71 & (K1_q[2]) # !R1L71 & P1_q[2]) # !reg_sel[1] & (R1L71);


--G1L95 is bus_mux:inst10|alu_sr[6]~474
--operation mode is normal

G1L95 = !H1_alu_in_sel[2] & !H1_alu_in_sel[1];


--G1L34 is bus_mux:inst10|alu_sr[2]~475
--operation mode is normal

G1L34 = H1_alu_in_sel[0] & H1_alu_in_sel[1] & (!H1_alu_in_sel[2]);


--G1L44 is bus_mux:inst10|alu_sr[2]~476
--operation mode is normal

G1L44 = H1_sour_reg[0] & (H1_sour_reg[1]) # !H1_sour_reg[0] & (H1_sour_reg[1] & F3_q[2] # !H1_sour_reg[1] & (F1_q[2]));


--G1L54 is bus_mux:inst10|alu_sr[2]~477
--operation mode is normal

G1L54 = H1_sour_reg[0] & (G1L44 & (F4_q[2]) # !G1L44 & F2_q[2]) # !H1_sour_reg[0] & (G1L44);


--G1L64 is bus_mux:inst10|alu_sr[2]~478
--operation mode is normal

G1L64 = G1L95 & (G1L54 # H1_offset[2] & G1L34) # !G1L95 & H1_offset[2] & G1L34;


--R1L91 is reg_out:inst19|reg_data[2]~655
--operation mode is normal

R1L91 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L21 # !reg_sel[1] & (H1_offset[2]));


--F3_q[1] is reg:inst8|q[1]
--operation mode is normal

F3_q[1]_lut_out = B1L37;
F3_q[1] = DFFEAS(F3_q[1]_lut_out, clk, reset, , E1L3, , , , );


--F2_q[1] is reg:inst7|q[1]
--operation mode is normal

F2_q[1]_lut_out = B1L37;
F2_q[1] = DFFEAS(F2_q[1]_lut_out, clk, reset, , E1L2, , , , );


--F1_q[1] is reg:inst6|q[1]
--operation mode is normal

F1_q[1]_lut_out = B1L37;
F1_q[1] = DFFEAS(F1_q[1]_lut_out, clk, reset, , E1L1, , , , );


--G1L5 is bus_mux:inst10|alu_dr[1]~1133
--operation mode is normal

G1L5 = H1_dest_reg[1] & (H1_dest_reg[0]) # !H1_dest_reg[1] & (H1_dest_reg[0] & F2_q[1] # !H1_dest_reg[0] & (F1_q[1]));


--F4_q[1] is reg:inst9|q[1]
--operation mode is normal

F4_q[1]_lut_out = B1L37;
F4_q[1] = DFFEAS(F4_q[1]_lut_out, clk, reset, , E1L4, , , , );


--G1L6 is bus_mux:inst10|alu_dr[1]~1134
--operation mode is normal

G1L6 = H1_dest_reg[1] & (G1L5 & (F4_q[1]) # !G1L5 & F3_q[1]) # !H1_dest_reg[1] & (G1L5);


--P1_q[1] is pc:inst17|q[1]
--operation mode is normal

P1_q[1]_lut_out = B1L37;
P1_q[1] = DFFEAS(P1_q[1]_lut_out, clk, reset, , H1L81, , , , );


--G1L7 is bus_mux:inst10|alu_dr[1]~1135
--operation mode is normal

G1L7 = G1L92 & (G1L6 # P1_q[1] & !G1L23) # !G1L92 & (P1_q[1] & !G1L23);


--G1L8 is bus_mux:inst10|alu_dr[1]~1136
--operation mode is normal

G1L8 = G1L7 # G1L43 & D1_data[1]$latch;


--B1L021 is alu:inst|temp2~2
--operation mode is normal

B1L021 = G1L64 & (G1L11 # G1L43 & D1_data[2]$latch);


--B1L47 is alu:inst|alu_out[2]~976
--operation mode is normal

B1L47 = B1L07 & (B1L17) # !B1L07 & (B1L17 & G1L61 # !B1L17 & (B1L021));


--B1L9 is alu:inst|add~4427
--operation mode is arithmetic

B1L9_carry_eqn = B1L21;
B1L9 = B1L43 $ B1L53 $ B1L9_carry_eqn;

--B1L01 is alu:inst|add~4429
--operation mode is arithmetic

B1L01 = CARRY(B1L43 & !B1L53 & !B1L21 # !B1L43 & (!B1L21 # !B1L53));


--B1L57 is alu:inst|alu_out[2]~977
--operation mode is normal

B1L57 = B1L07 & (B1L47 & (B1L9) # !B1L47 & G1L8) # !B1L07 & (B1L47);


--R1L02 is reg_out:inst19|reg_data[2]~656
--operation mode is normal

R1L02 = reg_sel[0] & (R1L91 & (B1L57) # !R1L91 & G1L64) # !reg_sel[0] & (R1L91);


--R1L12 is reg_out:inst19|reg_data[2]~657
--operation mode is normal

R1L12 = sel[0] & (sel[1] & R1L81 # !sel[1] & (R1L02));


--R1L22 is reg_out:inst19|reg_data[2]~658
--operation mode is normal

R1L22 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & F2_q[2] # !reg_sel[0] & (F1_q[2]));


--R1L32 is reg_out:inst19|reg_data[2]~659
--operation mode is normal

R1L32 = reg_sel[1] & (R1L22 & (F4_q[2]) # !R1L22 & F3_q[2]) # !reg_sel[1] & (R1L22);


--R1L42 is reg_out:inst19|reg_data[2]~660
--operation mode is normal

R1L42 = R1L12 # R1L32 & !sel[0] & !sel[1];


--T1_q[1] is reg_testb:inst21|q[1]
--operation mode is normal

T1_q[1]_lut_out = H1L81;
T1_q[1] = DFFEAS(T1_q[1]_lut_out, clk, reset, , , , , , );


--S1_q[1] is reg_testa:inst20|q[1]
--operation mode is normal

S1_q[1]_lut_out = H1_alu_func[1];
S1_q[1] = DFFEAS(S1_q[1]_lut_out, clk, reset, , , , , , );


--R1L9 is reg_out:inst19|reg_data[1]~661
--operation mode is normal

R1L9 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & P1_q[1] # !reg_sel[1] & (S1_q[1]));


--K1_q[1] is ir:inst13|q[1]
--operation mode is normal

K1_q[1]_lut_out = D1_data[1]$latch;
K1_q[1] = DFFEAS(K1_q[1]_lut_out, clk, reset, , K1L1, , , , );


--R1L01 is reg_out:inst19|reg_data[1]~662
--operation mode is normal

R1L01 = reg_sel[0] & (R1L9 & (K1_q[1]) # !R1L9 & T1_q[1]) # !reg_sel[0] & (R1L9);


--G1L04 is bus_mux:inst10|alu_sr[1]~479
--operation mode is normal

G1L04 = H1_sour_reg[1] & (H1_sour_reg[0]) # !H1_sour_reg[1] & (H1_sour_reg[0] & F2_q[1] # !H1_sour_reg[0] & (F1_q[1]));


--G1L14 is bus_mux:inst10|alu_sr[1]~480
--operation mode is normal

G1L14 = H1_sour_reg[1] & (G1L04 & (F4_q[1]) # !G1L04 & F3_q[1]) # !H1_sour_reg[1] & (G1L04);


--G1L24 is bus_mux:inst10|alu_sr[1]~481
--operation mode is normal

G1L24 = G1L95 & (G1L14 # G1L34 & H1_offset[1]) # !G1L95 & G1L34 & H1_offset[1];


--R1L11 is reg_out:inst19|reg_data[1]~663
--operation mode is normal

R1L11 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & G1L24 # !reg_sel[0] & (H1_offset[1]));


--F3_q[0] is reg:inst8|q[0]
--operation mode is normal

F3_q[0]_lut_out = N1L3;
F3_q[0] = DFFEAS(F3_q[0]_lut_out, clk, reset, , E1L3, , , , );


--F2_q[0] is reg:inst7|q[0]
--operation mode is normal

F2_q[0]_lut_out = N1L3;
F2_q[0] = DFFEAS(F2_q[0]_lut_out, clk, reset, , E1L2, , , , );


--F1_q[0] is reg:inst6|q[0]
--operation mode is normal

F1_q[0]_lut_out = N1L3;
F1_q[0] = DFFEAS(F1_q[0]_lut_out, clk, reset, , E1L1, , , , );


--G1L1 is bus_mux:inst10|alu_dr[0]~1137
--operation mode is normal

G1L1 = H1_dest_reg[1] & (H1_dest_reg[0]) # !H1_dest_reg[1] & (H1_dest_reg[0] & F2_q[0] # !H1_dest_reg[0] & (F1_q[0]));


--F4_q[0] is reg:inst9|q[0]
--operation mode is normal

F4_q[0]_lut_out = N1L3;
F4_q[0] = DFFEAS(F4_q[0]_lut_out, clk, reset, , E1L4, , , , );


--G1L2 is bus_mux:inst10|alu_dr[0]~1138
--operation mode is normal

G1L2 = H1_dest_reg[1] & (G1L1 & (F4_q[0]) # !G1L1 & F3_q[0]) # !H1_dest_reg[1] & (G1L1);


--P1_q[0] is pc:inst17|q[0]
--operation mode is normal

P1_q[0]_lut_out = N1L3;
P1_q[0] = DFFEAS(P1_q[0]_lut_out, clk, reset, , H1L81, , , , );


--G1L3 is bus_mux:inst10|alu_dr[0]~1139
--operation mode is normal

G1L3 = G1L92 & (G1L2 # P1_q[0] & !G1L23) # !G1L92 & (P1_q[0] & !G1L23);


--G1L4 is bus_mux:inst10|alu_dr[0]~1140
--operation mode is normal

G1L4 = G1L3 # G1L43 & D1_data[0]$latch;


--B1L911 is alu:inst|temp2~1
--operation mode is normal

B1L911 = G1L24 & (G1L7 # G1L43 & D1_data[1]$latch);


--B1L27 is alu:inst|alu_out[1]~978
--operation mode is normal

B1L27 = B1L17 & (B1L07) # !B1L17 & (B1L07 & G1L4 # !B1L07 & (B1L911));


--B1L11 is alu:inst|add~4432
--operation mode is arithmetic

B1L11_carry_eqn = B1L51;
B1L11 = B1L83 $ B1L93 $ !B1L11_carry_eqn;

--B1L21 is alu:inst|add~4434
--operation mode is arithmetic

B1L21 = CARRY(B1L83 & (B1L93 # !B1L51) # !B1L83 & B1L93 & !B1L51);


--B1L37 is alu:inst|alu_out[1]~979
--operation mode is normal

B1L37 = B1L17 & (B1L27 & (B1L11) # !B1L27 & G1L21) # !B1L17 & (B1L27);


--R1L21 is reg_out:inst19|reg_data[1]~664
--operation mode is normal

R1L21 = reg_sel[1] & (R1L11 & (B1L37) # !R1L11 & G1L8) # !reg_sel[1] & (R1L11);


--R1L31 is reg_out:inst19|reg_data[1]~665
--operation mode is normal

R1L31 = sel[0] & (sel[1] & R1L01 # !sel[1] & (R1L21));


--R1L41 is reg_out:inst19|reg_data[1]~666
--operation mode is normal

R1L41 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & F3_q[1] # !reg_sel[1] & (F1_q[1]));


--R1L51 is reg_out:inst19|reg_data[1]~667
--operation mode is normal

R1L51 = reg_sel[0] & (R1L41 & (F4_q[1]) # !R1L41 & F2_q[1]) # !reg_sel[0] & (R1L41);


--R1L61 is reg_out:inst19|reg_data[1]~668
--operation mode is normal

R1L61 = R1L31 # R1L51 & !sel[0] & !sel[1];


--T1_q[0] is reg_testb:inst21|q[0]
--operation mode is normal

T1_q[0]_lut_out = H1L22;
T1_q[0] = DFFEAS(T1_q[0]_lut_out, clk, reset, , , , , , );


--S1_q[0] is reg_testa:inst20|q[0]
--operation mode is normal

S1_q[0]_lut_out = H1_alu_func[0];
S1_q[0] = DFFEAS(S1_q[0]_lut_out, clk, reset, , , , , , );


--R1L1 is reg_out:inst19|reg_data[0]~669
--operation mode is normal

R1L1 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & T1_q[0] # !reg_sel[0] & (S1_q[0]));


--K1_q[0] is ir:inst13|q[0]
--operation mode is normal

K1_q[0]_lut_out = D1_data[0]$latch;
K1_q[0] = DFFEAS(K1_q[0]_lut_out, clk, reset, , K1L1, , , , );


--R1L2 is reg_out:inst19|reg_data[0]~670
--operation mode is normal

R1L2 = reg_sel[1] & (R1L1 & (K1_q[0]) # !R1L1 & P1_q[0]) # !reg_sel[1] & (R1L1);


--G1L63 is bus_mux:inst10|alu_sr[0]~482
--operation mode is normal

G1L63 = H1_sour_reg[1] & (H1_sour_reg[0]) # !H1_sour_reg[1] & (H1_sour_reg[0] & F2_q[0] # !H1_sour_reg[0] & (F1_q[0]));


--G1L73 is bus_mux:inst10|alu_sr[0]~483
--operation mode is normal

G1L73 = H1_sour_reg[1] & (G1L63 & (F4_q[0]) # !G1L63 & F3_q[0]) # !H1_sour_reg[1] & (G1L63);


--G1L83 is bus_mux:inst10|alu_sr[0]~484
--operation mode is normal

G1L83 = H1_alu_in_sel[1] & H1_alu_in_sel[0] & H1_offset[0] # !H1_alu_in_sel[1] & (G1L73);


--G1L93 is bus_mux:inst10|alu_sr[0]~485
--operation mode is normal

G1L93 = G1L83 & (!H1_alu_in_sel[2]);


--R1L3 is reg_out:inst19|reg_data[0]~671
--operation mode is normal

R1L3 = reg_sel[0] & (reg_sel[1]) # !reg_sel[0] & (reg_sel[1] & G1L4 # !reg_sel[1] & (H1_offset[0]));


--R1L4 is reg_out:inst19|reg_data[0]~672
--operation mode is normal

R1L4 = reg_sel[0] & (R1L3 & (N1L3) # !R1L3 & G1L93) # !reg_sel[0] & (R1L3);


--R1L5 is reg_out:inst19|reg_data[0]~673
--operation mode is normal

R1L5 = reg_sel[1] & (reg_sel[0]) # !reg_sel[1] & (reg_sel[0] & F2_q[0] # !reg_sel[0] & (F1_q[0]));


--R1L6 is reg_out:inst19|reg_data[0]~674
--operation mode is normal

R1L6 = reg_sel[1] & (R1L5 & (F4_q[0]) # !R1L5 & F3_q[0]) # !reg_sel[1] & (R1L5);


--R1L7 is reg_out:inst19|reg_data[0]~675
--operation mode is normal

R1L7 = sel[0] & R1L4 # !sel[0] & (R1L6);


--R1L8 is reg_out:inst19|reg_data[0]~676
--operation mode is normal

R1L8 = sel[1] & sel[0] & R1L2 # !sel[1] & (R1L7);


--B1L78 is alu:inst|LessThan~210
--operation mode is normal

B1L78_carry_eqn = B1L09;
B1L78 = G1L53 & G1L36 & B1L78_carry_eqn # !G1L53 & (G1L36 # B1L78_carry_eqn);


--C1L5 is flag_reg:inst1|Mux~859
--operation mode is normal

C1L5 = H1_alu_func[2] & G1L53 & (!H1_alu_func[1]) # !H1_alu_func[2] & (H1_alu_func[1] & G1L53 # !H1_alu_func[1] & (B1L78));


--B1L88 is alu:inst|LessThan~215
--operation mode is normal

B1L88_carry_eqn = B1L29;
B1L88 = B1L04 & G1L36 & B1L88_carry_eqn # !B1L04 & (G1L36 # B1L88_carry_eqn);


--C1L6 is flag_reg:inst1|Mux~860
--operation mode is normal

C1L6 = H1_alu_func[2] & G1L4 # !H1_alu_func[2] & (B1L88 & !H1_alu_func[1]);


--C1L7 is flag_reg:inst1|Mux~861
--operation mode is normal

C1L7 = H1_sst[1] # H1_alu_func[0] & C1L5 # !H1_alu_func[0] & (C1L6);


--B1L711 is alu:inst|reduce_nor~40
--operation mode is normal

B1L711 = B1L18 # B1L97;


--B1L811 is alu:inst|reduce_nor~41
--operation mode is normal

B1L811 = N1L3 # B1L77 # B1L57 # B1L37;


--C1L8 is flag_reg:inst1|Mux~863
--operation mode is normal

C1L8 = !H1_sst[1] & !H1_sst[0];


--B1L621 is alu:inst|v~289
--operation mode is normal

B1L621 = H1_alu_func[2] & (!H1_alu_func[0] # !H1_alu_func[1]) # !H1_alu_func[2] & H1_alu_func[1];


--J1_state.s0 is timer:inst12|state.s0
--operation mode is normal

J1_state.s0_lut_out = VCC;
J1_state.s0 = DFFEAS(J1_state.s0_lut_out, clk, reset, , , , , , );


--J1_state.s4 is timer:inst12|state.s4
--operation mode is normal

J1_state.s4_lut_out = D1_data[7]$latch & D1_data[6]$latch & J1_state.s2;
J1_state.s4 = DFFEAS(J1_state.s4_lut_out, clk, reset, , , , , , );


--J1_state.s5 is timer:inst12|state.s5
--operation mode is normal

J1_state.s5_lut_out = J1_state.s4;
J1_state.s5 = DFFEAS(J1_state.s5_lut_out, clk, reset, , , , , , );


--J1_output[2] is timer:inst12|output[2]
--operation mode is normal

J1_output[2] = J1_state.s0 & (!J1_state.s4 & !J1_state.s5);


--J1_state.s3 is timer:inst12|state.s3
--operation mode is normal

J1_state.s3_lut_out = J1_state.s2 & (!D1_data[6]$latch # !D1_data[7]$latch);
J1_state.s3 = DFFEAS(J1_state.s3_lut_out, clk, reset, , , , , , );


--J1L2 is timer:inst12|output[1]~183
--operation mode is normal

J1L2 = !J1_state.s5 & !J1_state.s3;


--J1_state.s1 is timer:inst12|state.s1
--operation mode is normal

J1_state.s1_lut_out = J1_state.s5 # J1_state.s3 # !J1_state.s0;
J1_state.s1 = DFFEAS(J1_state.s1_lut_out, clk, reset, , , , , , );


--J1L4 is timer:inst12|output~1
--operation mode is normal

J1L4 = J1_state.s1 # !J1_state.s0;


--H1L42 is controller:inst11|Mux~4867
--operation mode is normal

H1L42 = K1_q[5] & K1_q[4];


--H1L52 is controller:inst11|Mux~4868
--operation mode is normal

H1L52 = J1_output[2] # J1L2 # !J1L4 & !H1L42;


--H1L62 is controller:inst11|Mux~4869
--operation mode is normal

H1L62 = K1_q[7] & K1_q[6];


--H1L72 is controller:inst11|Mux~4870
--operation mode is normal

H1L72 = J1L2 # !J1L4 & (J1_output[2] # H1L62);


--H1_wr is controller:inst11|wr
--operation mode is normal

H1_wr = H1L72 & H1L52 # !H1L72 & (H1_wr);


--B1L521 is alu:inst|temp2~7
--operation mode is normal

B1L521 = !G1L33 & (!G1L43 # !D1_data[7]$latch) # !G1L36;


--B1L31 is alu:inst|add~4437
--operation mode is normal

B1L31_carry_eqn = B1L2;
B1L31 = B1L24 $ B1L34 $ !B1L31_carry_eqn;


--B1L48 is alu:inst|alu_out[7]~980
--operation mode is normal

B1L48 = H1_alu_func[2] & (H1_alu_func[1]) # !H1_alu_func[2] & (H1_alu_func[1] & !B1L521 # !H1_alu_func[1] & (B1L31));


--M1L1 is t1:inst15|alu_cin~59
--operation mode is normal

M1L1 = H1_sci[1] & (H1_sci[0] # !C1_flag_c) # !H1_sci[1] & !H1_sci[0];


--B1L58 is alu:inst|alu_out[7]~981
--operation mode is normal

B1L58 = H1_alu_func[2] & (B1L48 & (!M1L1) # !B1L48 & G1L4) # !H1_alu_func[2] & (B1L48);


--B1L68 is alu:inst|alu_out[7]~982
--operation mode is normal

B1L68 = B1L31 & (G1L82 # H1_alu_func[2] $ !H1_alu_func[1]) # !B1L31 & G1L82 & (H1_alu_func[2] $ H1_alu_func[1]);


--B1L66 is alu:inst|alu_out[0]~983
--operation mode is normal

B1L66 = H1_alu_func[0] & G1L53 # !H1_alu_func[0] & (G1L4 & G1L93);


--B1L41 is alu:inst|add~4442
--operation mode is arithmetic

B1L41_carry_eqn = B1L94;
B1L41 = B1L44 $ B1L74 $ B1L41_carry_eqn;

--B1L51 is alu:inst|add~4444
--operation mode is arithmetic

B1L51 = CARRY(B1L44 & !B1L74 & !B1L94 # !B1L44 & (!B1L94 # !B1L74));


--B1L76 is alu:inst|alu_out[0]~984
--operation mode is normal

B1L76 = H1_alu_func[1] & B1L66 # !H1_alu_func[1] & (B1L41);


--B1L86 is alu:inst|alu_out[0]~985
--operation mode is normal

B1L86 = H1_alu_func[1] & B1L41 # !H1_alu_func[1] & (!M1L1);


--B1L96 is alu:inst|alu_out[0]~986
--operation mode is normal

B1L96 = H1_alu_func[0] & B1L86 # !H1_alu_func[0] & (G1L8);


--K1L1 is ir:inst13|Mux~71
--operation mode is normal

K1L1 = !H1_rec[1] & (!H1_rec[0]);


--H1L51 is controller:inst11|en_pc~1001
--operation mode is normal

H1L51 = !K1_q[5] & (!J1_state.s5 & !J1_state.s3 # !K1_q[4]);


--H1L61 is controller:inst11|en_pc~1002
--operation mode is normal

H1L61 = J1L4 & (H1_alu_out_sel[1]) # !J1L4 & (H1L62 & H1L51 # !H1L62 & (H1_alu_out_sel[1]));


--H1L82 is controller:inst11|Mux~4871
--operation mode is normal

H1L82 = !K1_q[6] & !K1_q[5] & (C1_flag_c # !K1_q[4]);


--H1L71 is controller:inst11|en_pc~1003
--operation mode is normal

H1L71 = K1_q[7] & (H1L82 # K1_q[6] & H1_alu_out_sel[1]);


--H1L81 is controller:inst11|en_pc~1004
--operation mode is normal

H1L81 = J1_output[2] & (H1L91) # !J1_output[2] & H1L61 & (!H1L91 # !J1L2);


--H1L92 is controller:inst11|Mux~4872
--operation mode is normal

H1L92 = J1L2 # !J1L4 & !H1L62 # !J1_output[2];


--H1_offset[3] is controller:inst11|offset[3]
--operation mode is normal

H1_offset[3] = H1L92 & H1L45 & K1_q[3] # !H1L92 & (H1_offset[3]);


--H1L03 is controller:inst11|Mux~4873
--operation mode is normal

H1L03 = K1_q[5] & (!K1_q[4]);


--H1L13 is controller:inst11|Mux~4874
--operation mode is normal

H1L13 = K1_q[6] & (K1_q[7] & H1L03 # !J1L2);


--H1L23 is controller:inst11|Mux~4875
--operation mode is normal

H1L23 = K1_q[7] & (!K1_q[5]);


--H1L33 is controller:inst11|Mux~4876
--operation mode is normal

H1L33 = J1_output[2] & (H1L23 & !J1L2) # !J1_output[2] & H1L13;


--H1L43 is controller:inst11|Mux~4877
--operation mode is normal

H1L43 = J1L4 & J1L2 # !J1L4 & (J1_output[2] & (J1L2 # !H1L62) # !J1_output[2] & (H1L62));


--H1_alu_in_sel[0] is controller:inst11|alu_in_sel[0]
--operation mode is normal

H1_alu_in_sel[0] = H1L43 & H1L33 & !J1L4 # !H1L43 & (H1_alu_in_sel[0]);


--H1L53 is controller:inst11|Mux~4878
--operation mode is normal

H1L53 = K1_q[6] & (!K1_q[7]) # !K1_q[6] & (K1_q[5] & K1_q[4] & !K1_q[7] # !K1_q[5] & (K1_q[7]));


--H1L63 is controller:inst11|Mux~4879
--operation mode is normal

H1L63 = K1_q[7] & K1_q[6] & K1_q[5] & K1_q[4];


--H1L73 is controller:inst11|Mux~4880
--operation mode is normal

H1L73 = J1_output[2] & H1L53 # !J1_output[2] & (H1L63 & !J1L4);


--H1L83 is controller:inst11|Mux~4881
--operation mode is normal

H1L83 = J1_state.s5 # J1_state.s3 $ (!J1_state.s4 & J1_state.s0);


--H1_alu_in_sel[1] is controller:inst11|alu_in_sel[1]
--operation mode is normal

H1_alu_in_sel[1] = H1L43 & H1L73 & !H1L83 # !H1L43 & (H1_alu_in_sel[1]);


--H1L93 is controller:inst11|Mux~4882
--operation mode is normal

H1L93 = H1L62 & !J1_output[2] & (K1_q[5] $ K1_q[4]);


--H1L02 is controller:inst11|en_reg~612
--operation mode is normal

H1L02 = J1_output[2] & (K1_q[6] & H1_alu_out_sel[0] # !K1_q[7]);


--H1L12 is controller:inst11|en_reg~613
--operation mode is normal

H1L12 = !J1L4 & !J1L2 & (H1L93 # H1L02);


--H1L22 is controller:inst11|en_reg~614
--operation mode is normal

H1L22 = H1L12 # H1_alu_out_sel[0] & H1L32 & !J1_output[2];


--E1L2 is reg_mux:inst5|en_1~96
--operation mode is normal

E1L2 = H1_dest_reg[0] & H1L22 & (!H1_dest_reg[1]);


--H1L04 is controller:inst11|Mux~4883
--operation mode is normal

H1L04 = !J1L4 & (!K1_q[7] & !J1L2 # !J1_output[2]);


--H1_sour_reg[0] is controller:inst11|sour_reg[0]
--operation mode is normal

H1_sour_reg[0] = H1L92 & H1L04 & K1_q[0] # !H1L92 & (H1_sour_reg[0]);


--E1L3 is reg_mux:inst5|en_2~96
--operation mode is normal

E1L3 = H1_dest_reg[1] & H1L22 & (!H1_dest_reg[0]);


--H1_sour_reg[1] is controller:inst11|sour_reg[1]
--operation mode is normal

H1_sour_reg[1] = H1L92 & H1L04 & K1_q[1] # !H1L92 & (H1_sour_reg[1]);


--E1L1 is reg_mux:inst5|en_0~79
--operation mode is normal

E1L1 = !H1_dest_reg[0] & !H1_dest_reg[1] & (H1L22);


--E1L4 is reg_mux:inst5|en_3~95
--operation mode is normal

E1L4 = H1_dest_reg[0] & H1_dest_reg[1] & H1L22;


--H1L14 is controller:inst11|Mux~4884
--operation mode is normal

H1L14 = J1L2 & H1L55 # !J1L2 & (!H1L42 & !J1_output[2]);


--H1_alu_in_sel[2] is controller:inst11|alu_in_sel[2]
--operation mode is normal

H1_alu_in_sel[2] = H1L43 & H1L14 # !H1L43 & (H1_alu_in_sel[2]);


--H1_dest_reg[0] is controller:inst11|dest_reg[0]
--operation mode is normal

H1_dest_reg[0] = H1L92 & H1L04 & K1_q[2] # !H1L92 & (H1_dest_reg[0]);


--H1_dest_reg[1] is controller:inst11|dest_reg[1]
--operation mode is normal

H1_dest_reg[1] = H1L92 & H1L04 & K1_q[3] # !H1L92 & (H1_dest_reg[1]);


--D1L775 is dram:inst2|Mux~2173
--operation mode is normal

D1L775 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[21][7] # !N1_q[2] & (D1_mem[17][7]));


--D1L875 is dram:inst2|Mux~2174
--operation mode is normal

D1L875 = N1_q[1] & (D1L775 & (D1_mem[23][7]) # !D1L775 & D1_mem[19][7]) # !N1_q[1] & (D1L775);


--D1L975 is dram:inst2|Mux~2175
--operation mode is normal

D1L975 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[13][7] # !N1_q[2] & (D1_mem[9][7]));


--D1L085 is dram:inst2|Mux~2176
--operation mode is normal

D1L085 = N1_q[1] & (D1L975 & (D1_mem[15][7]) # !D1L975 & D1_mem[11][7]) # !N1_q[1] & (D1L975);


--D1L185 is dram:inst2|Mux~2177
--operation mode is normal

D1L185 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[5][7] # !N1_q[2] & (D1_mem[1][7]));


--D1L285 is dram:inst2|Mux~2178
--operation mode is normal

D1L285 = N1_q[1] & (D1L185 & (D1_mem[7][7]) # !D1L185 & D1_mem[3][7]) # !N1_q[1] & (D1L185);


--D1L385 is dram:inst2|Mux~2179
--operation mode is normal

D1L385 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L085 # !N1_q[3] & (D1L285));


--D1L485 is dram:inst2|Mux~2180
--operation mode is normal

D1L485 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[29][7] # !N1_q[2] & (D1_mem[25][7]));


--D1L585 is dram:inst2|Mux~2181
--operation mode is normal

D1L585 = N1_q[1] & (D1L485 & (D1_mem[31][7]) # !D1L485 & D1_mem[27][7]) # !N1_q[1] & (D1L485);


--D1L685 is dram:inst2|Mux~2182
--operation mode is normal

D1L685 = N1_q[4] & (D1L385 & (D1L585) # !D1L385 & D1L875) # !N1_q[4] & (D1L385);


--D1L785 is dram:inst2|Mux~2183
--operation mode is normal

D1L785 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[10][7] # !N1_q[3] & (D1_mem[2][7]));


--D1L885 is dram:inst2|Mux~2184
--operation mode is normal

D1L885 = N1_q[2] & (D1L785 & (D1_mem[14][7]) # !D1L785 & D1_mem[6][7]) # !N1_q[2] & (D1L785);


--D1L985 is dram:inst2|Mux~2185
--operation mode is normal

D1L985 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[24][7] # !N1_q[3] & (D1_mem[16][7]));


--D1L095 is dram:inst2|Mux~2186
--operation mode is normal

D1L095 = N1_q[2] & (D1L985 & (D1_mem[28][7]) # !D1L985 & D1_mem[20][7]) # !N1_q[2] & (D1L985);


--D1L195 is dram:inst2|Mux~2187
--operation mode is normal

D1L195 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[8][7] # !N1_q[3] & (D1_mem[0][7]));


--D1L295 is dram:inst2|Mux~2188
--operation mode is normal

D1L295 = N1_q[2] & (D1L195 & (D1_mem[12][7]) # !D1L195 & D1_mem[4][7]) # !N1_q[2] & (D1L195);


--D1L395 is dram:inst2|Mux~2189
--operation mode is normal

D1L395 = N1_q[1] & (N1_q[4]) # !N1_q[1] & (N1_q[4] & D1L095 # !N1_q[4] & (D1L295));


--D1L495 is dram:inst2|Mux~2190
--operation mode is normal

D1L495 = N1_q[3] & (N1_q[2]) # !N1_q[3] & (N1_q[2] & D1_mem[22][7] # !N1_q[2] & (D1_mem[18][7]));


--D1L595 is dram:inst2|Mux~2191
--operation mode is normal

D1L595 = N1_q[3] & (D1L495 & (D1_mem[30][7]) # !D1L495 & D1_mem[26][7]) # !N1_q[3] & (D1L495);


--D1L695 is dram:inst2|Mux~2192
--operation mode is normal

D1L695 = N1_q[1] & (D1L395 & (D1L595) # !D1L395 & D1L885) # !N1_q[1] & (D1L395);


--D1L795 is dram:inst2|Mux~2193
--operation mode is normal

D1L795 = N1_q[0] & D1L685 # !N1_q[0] & (D1L695);


--D1_data[7]$latch is dram:inst2|data[7]$latch
--operation mode is normal

D1_data[7]$latch = H1_wr & D1L795 # !H1_wr & (D1_data[7]$latch);


--D1L895 is dram:inst2|Mux~2194
--operation mode is normal

D1L895 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[19][6] # !N1_q[1] & (D1_mem[17][6]));


--D1L995 is dram:inst2|Mux~2195
--operation mode is normal

D1L995 = N1_q[3] & (D1L895 & (D1_mem[27][6]) # !D1L895 & D1_mem[25][6]) # !N1_q[3] & (D1L895);


--D1L006 is dram:inst2|Mux~2196
--operation mode is normal

D1L006 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[7][6] # !N1_q[1] & (D1_mem[5][6]));


--D1L106 is dram:inst2|Mux~2197
--operation mode is normal

D1L106 = N1_q[3] & (D1L006 & (D1_mem[15][6]) # !D1L006 & D1_mem[13][6]) # !N1_q[3] & (D1L006);


--D1L206 is dram:inst2|Mux~2198
--operation mode is normal

D1L206 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[3][6] # !N1_q[1] & (D1_mem[1][6]));


--D1L306 is dram:inst2|Mux~2199
--operation mode is normal

D1L306 = N1_q[3] & (D1L206 & (D1_mem[11][6]) # !D1L206 & D1_mem[9][6]) # !N1_q[3] & (D1L206);


--D1L406 is dram:inst2|Mux~2200
--operation mode is normal

D1L406 = N1_q[4] & (N1_q[2]) # !N1_q[4] & (N1_q[2] & D1L106 # !N1_q[2] & (D1L306));


--D1L506 is dram:inst2|Mux~2201
--operation mode is normal

D1L506 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[23][6] # !N1_q[1] & (D1_mem[21][6]));


--D1L606 is dram:inst2|Mux~2202
--operation mode is normal

D1L606 = N1_q[3] & (D1L506 & (D1_mem[31][6]) # !D1L506 & D1_mem[29][6]) # !N1_q[3] & (D1L506);


--D1L706 is dram:inst2|Mux~2203
--operation mode is normal

D1L706 = N1_q[4] & (D1L406 & (D1L606) # !D1L406 & D1L995) # !N1_q[4] & (D1L406);


--D1L806 is dram:inst2|Mux~2204
--operation mode is normal

D1L806 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[20][6] # !N1_q[2] & (D1_mem[16][6]));


--D1L906 is dram:inst2|Mux~2205
--operation mode is normal

D1L906 = N1_q[1] & (D1L806 & (D1_mem[22][6]) # !D1L806 & D1_mem[18][6]) # !N1_q[1] & (D1L806);


--D1L016 is dram:inst2|Mux~2206
--operation mode is normal

D1L016 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][6] # !N1_q[2] & (D1_mem[8][6]));


--D1L116 is dram:inst2|Mux~2207
--operation mode is normal

D1L116 = N1_q[1] & (D1L016 & (D1_mem[14][6]) # !D1L016 & D1_mem[10][6]) # !N1_q[1] & (D1L016);


--D1L216 is dram:inst2|Mux~2208
--operation mode is normal

D1L216 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[4][6] # !N1_q[2] & (D1_mem[0][6]));


--D1L316 is dram:inst2|Mux~2209
--operation mode is normal

D1L316 = N1_q[1] & (D1L216 & (D1_mem[6][6]) # !D1L216 & D1_mem[2][6]) # !N1_q[1] & (D1L216);


--D1L416 is dram:inst2|Mux~2210
--operation mode is normal

D1L416 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L116 # !N1_q[3] & (D1L316));


--D1L516 is dram:inst2|Mux~2211
--operation mode is normal

D1L516 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[28][6] # !N1_q[2] & (D1_mem[24][6]));


--D1L616 is dram:inst2|Mux~2212
--operation mode is normal

D1L616 = N1_q[1] & (D1L516 & (D1_mem[30][6]) # !D1L516 & D1_mem[26][6]) # !N1_q[1] & (D1L516);


--D1L716 is dram:inst2|Mux~2213
--operation mode is normal

D1L716 = N1_q[4] & (D1L416 & (D1L616) # !D1L416 & D1L906) # !N1_q[4] & (D1L416);


--D1L816 is dram:inst2|Mux~2214
--operation mode is normal

D1L816 = N1_q[0] & D1L706 # !N1_q[0] & (D1L716);


--D1_data[6]$latch is dram:inst2|data[6]$latch
--operation mode is normal

D1_data[6]$latch = H1_wr & D1L816 # !H1_wr & (D1_data[6]$latch);


--D1L916 is dram:inst2|Mux~2215
--operation mode is normal

D1L916 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[21][5] # !N1_q[2] & (D1_mem[17][5]));


--D1L026 is dram:inst2|Mux~2216
--operation mode is normal

D1L026 = N1_q[1] & (D1L916 & (D1_mem[23][5]) # !D1L916 & D1_mem[19][5]) # !N1_q[1] & (D1L916);


--D1L126 is dram:inst2|Mux~2217
--operation mode is normal

D1L126 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[13][5] # !N1_q[2] & (D1_mem[9][5]));


--D1L226 is dram:inst2|Mux~2218
--operation mode is normal

D1L226 = N1_q[1] & (D1L126 & (D1_mem[15][5]) # !D1L126 & D1_mem[11][5]) # !N1_q[1] & (D1L126);


--D1L326 is dram:inst2|Mux~2219
--operation mode is normal

D1L326 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[5][5] # !N1_q[2] & (D1_mem[1][5]));


--D1L426 is dram:inst2|Mux~2220
--operation mode is normal

D1L426 = N1_q[1] & (D1L326 & (D1_mem[7][5]) # !D1L326 & D1_mem[3][5]) # !N1_q[1] & (D1L326);


--D1L526 is dram:inst2|Mux~2221
--operation mode is normal

D1L526 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L226 # !N1_q[3] & (D1L426));


--D1L626 is dram:inst2|Mux~2222
--operation mode is normal

D1L626 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[29][5] # !N1_q[2] & (D1_mem[25][5]));


--D1L726 is dram:inst2|Mux~2223
--operation mode is normal

D1L726 = N1_q[1] & (D1L626 & (D1_mem[31][5]) # !D1L626 & D1_mem[27][5]) # !N1_q[1] & (D1L626);


--D1L826 is dram:inst2|Mux~2224
--operation mode is normal

D1L826 = N1_q[4] & (D1L526 & (D1L726) # !D1L526 & D1L026) # !N1_q[4] & (D1L526);


--D1L926 is dram:inst2|Mux~2225
--operation mode is normal

D1L926 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[24][5] # !N1_q[3] & (D1_mem[16][5]));


--D1L036 is dram:inst2|Mux~2226
--operation mode is normal

D1L036 = N1_q[2] & (D1L926 & (D1_mem[28][5]) # !D1L926 & D1_mem[20][5]) # !N1_q[2] & (D1L926);


--D1L136 is dram:inst2|Mux~2227
--operation mode is normal

D1L136 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[10][5] # !N1_q[3] & (D1_mem[2][5]));


--D1L236 is dram:inst2|Mux~2228
--operation mode is normal

D1L236 = N1_q[2] & (D1L136 & (D1_mem[14][5]) # !D1L136 & D1_mem[6][5]) # !N1_q[2] & (D1L136);


--D1L336 is dram:inst2|Mux~2229
--operation mode is normal

D1L336 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[8][5] # !N1_q[3] & (D1_mem[0][5]));


--D1L436 is dram:inst2|Mux~2230
--operation mode is normal

D1L436 = N1_q[2] & (D1L336 & (D1_mem[12][5]) # !D1L336 & D1_mem[4][5]) # !N1_q[2] & (D1L336);


--D1L536 is dram:inst2|Mux~2231
--operation mode is normal

D1L536 = N1_q[4] & (N1_q[1]) # !N1_q[4] & (N1_q[1] & D1L236 # !N1_q[1] & (D1L436));


--D1L636 is dram:inst2|Mux~2232
--operation mode is normal

D1L636 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[26][5] # !N1_q[3] & (D1_mem[18][5]));


--D1L736 is dram:inst2|Mux~2233
--operation mode is normal

D1L736 = N1_q[2] & (D1L636 & (D1_mem[30][5]) # !D1L636 & D1_mem[22][5]) # !N1_q[2] & (D1L636);


--D1L836 is dram:inst2|Mux~2234
--operation mode is normal

D1L836 = N1_q[4] & (D1L536 & (D1L736) # !D1L536 & D1L036) # !N1_q[4] & (D1L536);


--D1L936 is dram:inst2|Mux~2235
--operation mode is normal

D1L936 = N1_q[0] & D1L826 # !N1_q[0] & (D1L836);


--D1_data[5]$latch is dram:inst2|data[5]$latch
--operation mode is normal

D1_data[5]$latch = H1_wr & D1L936 # !H1_wr & (D1_data[5]$latch);


--H1L24 is controller:inst11|Mux~4885
--operation mode is normal

H1L24 = H1L65 & (K1_q[6] $ K1_q[4]);


--H1_alu_func[0] is controller:inst11|alu_func[0]
--operation mode is normal

H1_alu_func[0] = H1L92 & H1L24 # !H1L92 & (H1_alu_func[0]);


--H1L34 is controller:inst11|Mux~4886
--operation mode is normal

H1L34 = H1L65 & (K1_q[6] & (K1_q[5] # K1_q[4]) # !K1_q[6] & K1_q[5] & K1_q[4]);


--H1_alu_func[2] is controller:inst11|alu_func[2]
--operation mode is normal

H1_alu_func[2] = H1L92 & H1L34 # !H1L92 & (H1_alu_func[2]);


--H1L44 is controller:inst11|Mux~4887
--operation mode is normal

H1L44 = H1L65 & (K1_q[5] $ (!K1_q[4] & K1_q[6]));


--H1_alu_func[1] is controller:inst11|alu_func[1]
--operation mode is normal

H1_alu_func[1] = H1L92 & H1L44 # !H1L92 & (H1_alu_func[1]);


--B1L61 is alu:inst|add~4447
--operation mode is arithmetic

B1L61_carry_eqn = B1L12;
B1L61 = G1L85 $ G1L82 $ B1L61_carry_eqn;

--B1L71 is alu:inst|add~4449
--operation mode is arithmetic

B1L71 = CARRY(G1L85 & G1L82 & !B1L12 # !G1L85 & (G1L82 # !B1L12));


--B1L81 is alu:inst|add~4452
--operation mode is normal

B1L81 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L82) # !H1_alu_func[1] & B1L61) # !H1_alu_func[0] & (G1L82);


--B1L91 is alu:inst|add~4453
--operation mode is normal

B1L91 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L85;


--D1L046 is dram:inst2|Mux~2236
--operation mode is normal

D1L046 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][4] # !N1_q[3] & (D1_mem[5][4]));


--D1L146 is dram:inst2|Mux~2237
--operation mode is normal

D1L146 = N1_q[4] & (D1L046 & (D1_mem[29][4]) # !D1L046 & D1_mem[21][4]) # !N1_q[4] & (D1L046);


--D1L246 is dram:inst2|Mux~2238
--operation mode is normal

D1L246 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][4] # !N1_q[3] & (D1_mem[3][4]));


--D1L346 is dram:inst2|Mux~2239
--operation mode is normal

D1L346 = N1_q[4] & (D1L246 & (D1_mem[27][4]) # !D1L246 & D1_mem[19][4]) # !N1_q[4] & (D1L246);


--D1L446 is dram:inst2|Mux~2240
--operation mode is normal

D1L446 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][4] # !N1_q[3] & (D1_mem[1][4]));


--D1L546 is dram:inst2|Mux~2241
--operation mode is normal

D1L546 = N1_q[4] & (D1L446 & (D1_mem[25][4]) # !D1L446 & D1_mem[17][4]) # !N1_q[4] & (D1L446);


--D1L646 is dram:inst2|Mux~2242
--operation mode is normal

D1L646 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1L346 # !N1_q[1] & (D1L546));


--D1L746 is dram:inst2|Mux~2243
--operation mode is normal

D1L746 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][4] # !N1_q[3] & (D1_mem[7][4]));


--D1L846 is dram:inst2|Mux~2244
--operation mode is normal

D1L846 = N1_q[4] & (D1L746 & (D1_mem[31][4]) # !D1L746 & D1_mem[23][4]) # !N1_q[4] & (D1L746);


--D1L946 is dram:inst2|Mux~2245
--operation mode is normal

D1L946 = N1_q[2] & (D1L646 & (D1L846) # !D1L646 & D1L146) # !N1_q[2] & (D1L646);


--D1L056 is dram:inst2|Mux~2246
--operation mode is normal

D1L056 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[18][4] # !N1_q[1] & (D1_mem[16][4]));


--D1L156 is dram:inst2|Mux~2247
--operation mode is normal

D1L156 = N1_q[3] & (D1L056 & (D1_mem[26][4]) # !D1L056 & D1_mem[24][4]) # !N1_q[3] & (D1L056);


--D1L256 is dram:inst2|Mux~2248
--operation mode is normal

D1L256 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[6][4] # !N1_q[1] & (D1_mem[4][4]));


--D1L356 is dram:inst2|Mux~2249
--operation mode is normal

D1L356 = N1_q[3] & (D1L256 & (D1_mem[14][4]) # !D1L256 & D1_mem[12][4]) # !N1_q[3] & (D1L256);


--D1L456 is dram:inst2|Mux~2250
--operation mode is normal

D1L456 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[2][4] # !N1_q[1] & (D1_mem[0][4]));


--D1L556 is dram:inst2|Mux~2251
--operation mode is normal

D1L556 = N1_q[3] & (D1L456 & (D1_mem[10][4]) # !D1L456 & D1_mem[8][4]) # !N1_q[3] & (D1L456);


--D1L656 is dram:inst2|Mux~2252
--operation mode is normal

D1L656 = N1_q[4] & (N1_q[2]) # !N1_q[4] & (N1_q[2] & D1L356 # !N1_q[2] & (D1L556));


--D1L756 is dram:inst2|Mux~2253
--operation mode is normal

D1L756 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[22][4] # !N1_q[1] & (D1_mem[20][4]));


--D1L856 is dram:inst2|Mux~2254
--operation mode is normal

D1L856 = N1_q[3] & (D1L756 & (D1_mem[30][4]) # !D1L756 & D1_mem[28][4]) # !N1_q[3] & (D1L756);


--D1L956 is dram:inst2|Mux~2255
--operation mode is normal

D1L956 = N1_q[4] & (D1L656 & (D1L856) # !D1L656 & D1L156) # !N1_q[4] & (D1L656);


--D1L066 is dram:inst2|Mux~2256
--operation mode is normal

D1L066 = N1_q[0] & D1L946 # !N1_q[0] & (D1L956);


--D1_data[4]$latch is dram:inst2|data[4]$latch
--operation mode is normal

D1_data[4]$latch = H1_wr & D1L066 # !H1_wr & (D1_data[4]$latch);


--B1L02 is alu:inst|add~4454
--operation mode is arithmetic

B1L02_carry_eqn = B1L52;
B1L02 = G1L55 $ G1L42 $ !B1L02_carry_eqn;

--B1L12 is alu:inst|add~4456
--operation mode is arithmetic

B1L12 = CARRY(G1L55 & (!B1L52 # !G1L42) # !G1L55 & !G1L42 & !B1L52);


--B1L22 is alu:inst|add~4459
--operation mode is normal

B1L22 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L42) # !H1_alu_func[1] & B1L02) # !H1_alu_func[0] & (G1L42);


--B1L32 is alu:inst|add~4460
--operation mode is normal

B1L32 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L55;


--D1L166 is dram:inst2|Mux~2257
--operation mode is normal

D1L166 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][3] # !N1_q[3] & (D1_mem[3][3]));


--D1L266 is dram:inst2|Mux~2258
--operation mode is normal

D1L266 = N1_q[4] & (D1L166 & (D1_mem[27][3]) # !D1L166 & D1_mem[19][3]) # !N1_q[4] & (D1L166);


--D1L366 is dram:inst2|Mux~2259
--operation mode is normal

D1L366 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][3] # !N1_q[3] & (D1_mem[5][3]));


--D1L466 is dram:inst2|Mux~2260
--operation mode is normal

D1L466 = N1_q[4] & (D1L366 & (D1_mem[29][3]) # !D1L366 & D1_mem[21][3]) # !N1_q[4] & (D1L366);


--D1L566 is dram:inst2|Mux~2261
--operation mode is normal

D1L566 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][3] # !N1_q[3] & (D1_mem[1][3]));


--D1L666 is dram:inst2|Mux~2262
--operation mode is normal

D1L666 = N1_q[4] & (D1L566 & (D1_mem[25][3]) # !D1L566 & D1_mem[17][3]) # !N1_q[4] & (D1L566);


--D1L766 is dram:inst2|Mux~2263
--operation mode is normal

D1L766 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L466 # !N1_q[2] & (D1L666));


--D1L866 is dram:inst2|Mux~2264
--operation mode is normal

D1L866 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][3] # !N1_q[3] & (D1_mem[7][3]));


--D1L966 is dram:inst2|Mux~2265
--operation mode is normal

D1L966 = N1_q[4] & (D1L866 & (D1_mem[31][3]) # !D1L866 & D1_mem[23][3]) # !N1_q[4] & (D1L866);


--D1L076 is dram:inst2|Mux~2266
--operation mode is normal

D1L076 = N1_q[1] & (D1L766 & (D1L966) # !D1L766 & D1L266) # !N1_q[1] & (D1L766);


--D1L176 is dram:inst2|Mux~2267
--operation mode is normal

D1L176 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[18][3] # !N1_q[1] & (D1_mem[16][3]));


--D1L276 is dram:inst2|Mux~2268
--operation mode is normal

D1L276 = N1_q[2] & (D1L176 & (D1_mem[22][3]) # !D1L176 & D1_mem[20][3]) # !N1_q[2] & (D1L176);


--D1L376 is dram:inst2|Mux~2269
--operation mode is normal

D1L376 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][3] # !N1_q[2] & (D1_mem[8][3]));


--D1L476 is dram:inst2|Mux~2270
--operation mode is normal

D1L476 = N1_q[1] & (D1L376 & (D1_mem[14][3]) # !D1L376 & D1_mem[10][3]) # !N1_q[1] & (D1L376);


--D1L576 is dram:inst2|Mux~2271
--operation mode is normal

D1L576 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[2][3] # !N1_q[1] & (D1_mem[0][3]));


--D1L676 is dram:inst2|Mux~2272
--operation mode is normal

D1L676 = N1_q[2] & (D1L576 & (D1_mem[6][3]) # !D1L576 & D1_mem[4][3]) # !N1_q[2] & (D1L576);


--D1L776 is dram:inst2|Mux~2273
--operation mode is normal

D1L776 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L476 # !N1_q[3] & (D1L676));


--D1L876 is dram:inst2|Mux~2274
--operation mode is normal

D1L876 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[26][3] # !N1_q[1] & (D1_mem[24][3]));


--D1L976 is dram:inst2|Mux~2275
--operation mode is normal

D1L976 = N1_q[2] & (D1L876 & (D1_mem[30][3]) # !D1L876 & D1_mem[28][3]) # !N1_q[2] & (D1L876);


--D1L086 is dram:inst2|Mux~2276
--operation mode is normal

D1L086 = N1_q[4] & (D1L776 & (D1L976) # !D1L776 & D1L276) # !N1_q[4] & (D1L776);


--D1L186 is dram:inst2|Mux~2277
--operation mode is normal

D1L186 = N1_q[0] & D1L076 # !N1_q[0] & (D1L086);


--D1_data[3]$latch is dram:inst2|data[3]$latch
--operation mode is normal

D1_data[3]$latch = H1_wr & D1L186 # !H1_wr & (D1_data[3]$latch);


--B1L42 is alu:inst|add~4461
--operation mode is arithmetic

B1L42_carry_eqn = B1L92;
B1L42 = G1L25 $ G1L02 $ B1L42_carry_eqn;

--B1L52 is alu:inst|add~4463
--operation mode is arithmetic

B1L52 = CARRY(G1L25 & G1L02 & !B1L92 # !G1L25 & (G1L02 # !B1L92));


--B1L62 is alu:inst|add~4466
--operation mode is normal

B1L62 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L02) # !H1_alu_func[1] & B1L42) # !H1_alu_func[0] & (G1L02);


--B1L72 is alu:inst|add~4467
--operation mode is normal

B1L72 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L25;


--D1L286 is dram:inst2|Mux~2278
--operation mode is normal

D1L286 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][2] # !N1_q[3] & (D1_mem[5][2]));


--D1L386 is dram:inst2|Mux~2279
--operation mode is normal

D1L386 = N1_q[4] & (D1L286 & (D1_mem[29][2]) # !D1L286 & D1_mem[21][2]) # !N1_q[4] & (D1L286);


--D1L486 is dram:inst2|Mux~2280
--operation mode is normal

D1L486 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][2] # !N1_q[3] & (D1_mem[3][2]));


--D1L586 is dram:inst2|Mux~2281
--operation mode is normal

D1L586 = N1_q[4] & (D1L486 & (D1_mem[27][2]) # !D1L486 & D1_mem[19][2]) # !N1_q[4] & (D1L486);


--D1L686 is dram:inst2|Mux~2282
--operation mode is normal

D1L686 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][2] # !N1_q[3] & (D1_mem[1][2]));


--D1L786 is dram:inst2|Mux~2283
--operation mode is normal

D1L786 = N1_q[4] & (D1L686 & (D1_mem[25][2]) # !D1L686 & D1_mem[17][2]) # !N1_q[4] & (D1L686);


--D1L886 is dram:inst2|Mux~2284
--operation mode is normal

D1L886 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1L586 # !N1_q[1] & (D1L786));


--D1L986 is dram:inst2|Mux~2285
--operation mode is normal

D1L986 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][2] # !N1_q[3] & (D1_mem[7][2]));


--D1L096 is dram:inst2|Mux~2286
--operation mode is normal

D1L096 = N1_q[4] & (D1L986 & (D1_mem[31][2]) # !D1L986 & D1_mem[23][2]) # !N1_q[4] & (D1L986);


--D1L196 is dram:inst2|Mux~2287
--operation mode is normal

D1L196 = N1_q[2] & (D1L886 & (D1L096) # !D1L886 & D1L386) # !N1_q[2] & (D1L886);


--D1L296 is dram:inst2|Mux~2288
--operation mode is normal

D1L296 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[20][2] # !N1_q[2] & (D1_mem[16][2]));


--D1L396 is dram:inst2|Mux~2289
--operation mode is normal

D1L396 = N1_q[1] & (D1L296 & (D1_mem[22][2]) # !D1L296 & D1_mem[18][2]) # !N1_q[1] & (D1L296);


--D1L496 is dram:inst2|Mux~2290
--operation mode is normal

D1L496 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[10][2] # !N1_q[1] & (D1_mem[8][2]));


--D1L596 is dram:inst2|Mux~2291
--operation mode is normal

D1L596 = N1_q[2] & (D1L496 & (D1_mem[14][2]) # !D1L496 & D1_mem[12][2]) # !N1_q[2] & (D1L496);


--D1L696 is dram:inst2|Mux~2292
--operation mode is normal

D1L696 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[2][2] # !N1_q[1] & (D1_mem[0][2]));


--D1L796 is dram:inst2|Mux~2293
--operation mode is normal

D1L796 = N1_q[2] & (D1L696 & (D1_mem[6][2]) # !D1L696 & D1_mem[4][2]) # !N1_q[2] & (D1L696);


--D1L896 is dram:inst2|Mux~2294
--operation mode is normal

D1L896 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L596 # !N1_q[3] & (D1L796));


--D1L996 is dram:inst2|Mux~2295
--operation mode is normal

D1L996 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[28][2] # !N1_q[2] & (D1_mem[24][2]));


--D1L007 is dram:inst2|Mux~2296
--operation mode is normal

D1L007 = N1_q[1] & (D1L996 & (D1_mem[30][2]) # !D1L996 & D1_mem[26][2]) # !N1_q[1] & (D1L996);


--D1L107 is dram:inst2|Mux~2297
--operation mode is normal

D1L107 = N1_q[4] & (D1L896 & (D1L007) # !D1L896 & D1L396) # !N1_q[4] & (D1L896);


--D1L207 is dram:inst2|Mux~2298
--operation mode is normal

D1L207 = N1_q[0] & D1L196 # !N1_q[0] & (D1L107);


--D1_data[2]$latch is dram:inst2|data[2]$latch
--operation mode is normal

D1_data[2]$latch = H1_wr & D1L207 # !H1_wr & (D1_data[2]$latch);


--B1L82 is alu:inst|add~4468
--operation mode is arithmetic

B1L82_carry_eqn = B1L33;
B1L82 = G1L94 $ G1L61 $ !B1L82_carry_eqn;

--B1L92 is alu:inst|add~4470
--operation mode is arithmetic

B1L92 = CARRY(G1L94 & (!B1L33 # !G1L61) # !G1L94 & !G1L61 & !B1L33);


--B1L03 is alu:inst|add~4473
--operation mode is normal

B1L03 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L61) # !H1_alu_func[1] & B1L82) # !H1_alu_func[0] & (G1L61);


--B1L13 is alu:inst|add~4474
--operation mode is normal

B1L13 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L94;


--H1_offset[2] is controller:inst11|offset[2]
--operation mode is normal

H1_offset[2] = H1L92 & H1L45 & K1_q[2] # !H1L92 & (H1_offset[2]);


--D1L307 is dram:inst2|Mux~2299
--operation mode is normal

D1L307 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[25][1] # !N1_q[3] & (D1_mem[17][1]));


--D1L407 is dram:inst2|Mux~2300
--operation mode is normal

D1L407 = N1_q[2] & (D1L307 & (D1_mem[29][1]) # !D1L307 & D1_mem[21][1]) # !N1_q[2] & (D1L307);


--D1L507 is dram:inst2|Mux~2301
--operation mode is normal

D1L507 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[11][1] # !N1_q[3] & (D1_mem[3][1]));


--D1L607 is dram:inst2|Mux~2302
--operation mode is normal

D1L607 = N1_q[2] & (D1L507 & (D1_mem[15][1]) # !D1L507 & D1_mem[7][1]) # !N1_q[2] & (D1L507);


--D1L707 is dram:inst2|Mux~2303
--operation mode is normal

D1L707 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[9][1] # !N1_q[3] & (D1_mem[1][1]));


--D1L807 is dram:inst2|Mux~2304
--operation mode is normal

D1L807 = N1_q[2] & (D1L707 & (D1_mem[13][1]) # !D1L707 & D1_mem[5][1]) # !N1_q[2] & (D1L707);


--D1L907 is dram:inst2|Mux~2305
--operation mode is normal

D1L907 = N1_q[4] & (N1_q[1]) # !N1_q[4] & (N1_q[1] & D1L607 # !N1_q[1] & (D1L807));


--D1L017 is dram:inst2|Mux~2306
--operation mode is normal

D1L017 = N1_q[2] & (N1_q[3]) # !N1_q[2] & (N1_q[3] & D1_mem[27][1] # !N1_q[3] & (D1_mem[19][1]));


--D1L117 is dram:inst2|Mux~2307
--operation mode is normal

D1L117 = N1_q[2] & (D1L017 & (D1_mem[31][1]) # !D1L017 & D1_mem[23][1]) # !N1_q[2] & (D1L017);


--D1L217 is dram:inst2|Mux~2308
--operation mode is normal

D1L217 = N1_q[4] & (D1L907 & (D1L117) # !D1L907 & D1L407) # !N1_q[4] & (D1L907);


--D1L317 is dram:inst2|Mux~2309
--operation mode is normal

D1L317 = N1_q[1] & (N1_q[3]) # !N1_q[1] & (N1_q[3] & D1_mem[24][1] # !N1_q[3] & (D1_mem[16][1]));


--D1L417 is dram:inst2|Mux~2310
--operation mode is normal

D1L417 = N1_q[1] & (D1L317 & (D1_mem[26][1]) # !D1L317 & D1_mem[18][1]) # !N1_q[1] & (D1L317);


--D1L517 is dram:inst2|Mux~2311
--operation mode is normal

D1L517 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[6][1] # !N1_q[1] & (D1_mem[4][1]));


--D1L617 is dram:inst2|Mux~2312
--operation mode is normal

D1L617 = N1_q[3] & (D1L517 & (D1_mem[14][1]) # !D1L517 & D1_mem[12][1]) # !N1_q[3] & (D1L517);


--D1L717 is dram:inst2|Mux~2313
--operation mode is normal

D1L717 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[2][1] # !N1_q[1] & (D1_mem[0][1]));


--D1L817 is dram:inst2|Mux~2314
--operation mode is normal

D1L817 = N1_q[3] & (D1L717 & (D1_mem[10][1]) # !D1L717 & D1_mem[8][1]) # !N1_q[3] & (D1L717);


--D1L917 is dram:inst2|Mux~2315
--operation mode is normal

D1L917 = N1_q[4] & (N1_q[2]) # !N1_q[4] & (N1_q[2] & D1L617 # !N1_q[2] & (D1L817));


--D1L027 is dram:inst2|Mux~2316
--operation mode is normal

D1L027 = N1_q[3] & (N1_q[1]) # !N1_q[3] & (N1_q[1] & D1_mem[22][1] # !N1_q[1] & (D1_mem[20][1]));


--D1L127 is dram:inst2|Mux~2317
--operation mode is normal

D1L127 = N1_q[3] & (D1L027 & (D1_mem[30][1]) # !D1L027 & D1_mem[28][1]) # !N1_q[3] & (D1L027);


--D1L227 is dram:inst2|Mux~2318
--operation mode is normal

D1L227 = N1_q[4] & (D1L917 & (D1L127) # !D1L917 & D1L417) # !N1_q[4] & (D1L917);


--D1L327 is dram:inst2|Mux~2319
--operation mode is normal

D1L327 = N1_q[0] & D1L217 # !N1_q[0] & (D1L227);


--D1_data[1]$latch is dram:inst2|data[1]$latch
--operation mode is normal

D1_data[1]$latch = H1_wr & D1L327 # !H1_wr & (D1_data[1]$latch);


--B1L23 is alu:inst|add~4475
--operation mode is arithmetic

B1L23_carry_eqn = B1L73;
B1L23 = G1L64 $ G1L21 $ B1L23_carry_eqn;

--B1L33 is alu:inst|add~4477
--operation mode is arithmetic

B1L33 = CARRY(G1L64 & G1L21 & !B1L73 # !G1L64 & (G1L21 # !B1L73));


--B1L43 is alu:inst|add~4480
--operation mode is normal

B1L43 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L21) # !H1_alu_func[1] & B1L23) # !H1_alu_func[0] & (G1L21);


--B1L53 is alu:inst|add~4481
--operation mode is normal

B1L53 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L64;


--H1_offset[1] is controller:inst11|offset[1]
--operation mode is normal

H1_offset[1] = H1L92 & H1L45 & K1_q[1] # !H1L92 & (H1_offset[1]);


--D1L427 is dram:inst2|Mux~2320
--operation mode is normal

D1L427 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][0] # !N1_q[3] & (D1_mem[3][0]));


--D1L527 is dram:inst2|Mux~2321
--operation mode is normal

D1L527 = N1_q[4] & (D1L427 & (D1_mem[27][0]) # !D1L427 & D1_mem[19][0]) # !N1_q[4] & (D1L427);


--D1L627 is dram:inst2|Mux~2322
--operation mode is normal

D1L627 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][0] # !N1_q[3] & (D1_mem[5][0]));


--D1L727 is dram:inst2|Mux~2323
--operation mode is normal

D1L727 = N1_q[4] & (D1L627 & (D1_mem[29][0]) # !D1L627 & D1_mem[21][0]) # !N1_q[4] & (D1L627);


--D1L827 is dram:inst2|Mux~2324
--operation mode is normal

D1L827 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][0] # !N1_q[3] & (D1_mem[1][0]));


--D1L927 is dram:inst2|Mux~2325
--operation mode is normal

D1L927 = N1_q[4] & (D1L827 & (D1_mem[25][0]) # !D1L827 & D1_mem[17][0]) # !N1_q[4] & (D1L827);


--D1L037 is dram:inst2|Mux~2326
--operation mode is normal

D1L037 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L727 # !N1_q[2] & (D1L927));


--D1L137 is dram:inst2|Mux~2327
--operation mode is normal

D1L137 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][0] # !N1_q[3] & (D1_mem[7][0]));


--D1L237 is dram:inst2|Mux~2328
--operation mode is normal

D1L237 = N1_q[4] & (D1L137 & (D1_mem[31][0]) # !D1L137 & D1_mem[23][0]) # !N1_q[4] & (D1L137);


--D1L337 is dram:inst2|Mux~2329
--operation mode is normal

D1L337 = N1_q[1] & (D1L037 & (D1L237) # !D1L037 & D1L527) # !N1_q[1] & (D1L037);


--D1L437 is dram:inst2|Mux~2330
--operation mode is normal

D1L437 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[18][0] # !N1_q[1] & (D1_mem[16][0]));


--D1L537 is dram:inst2|Mux~2331
--operation mode is normal

D1L537 = N1_q[2] & (D1L437 & (D1_mem[22][0]) # !D1L437 & D1_mem[20][0]) # !N1_q[2] & (D1L437);


--D1L637 is dram:inst2|Mux~2332
--operation mode is normal

D1L637 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][0] # !N1_q[2] & (D1_mem[8][0]));


--D1L737 is dram:inst2|Mux~2333
--operation mode is normal

D1L737 = N1_q[1] & (D1L637 & (D1_mem[14][0]) # !D1L637 & D1_mem[10][0]) # !N1_q[1] & (D1L637);


--D1L837 is dram:inst2|Mux~2334
--operation mode is normal

D1L837 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[4][0] # !N1_q[2] & (D1_mem[0][0]));


--D1L937 is dram:inst2|Mux~2335
--operation mode is normal

D1L937 = N1_q[1] & (D1L837 & (D1_mem[6][0]) # !D1L837 & D1_mem[2][0]) # !N1_q[1] & (D1L837);


--D1L047 is dram:inst2|Mux~2336
--operation mode is normal

D1L047 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L737 # !N1_q[3] & (D1L937));


--D1L147 is dram:inst2|Mux~2337
--operation mode is normal

D1L147 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[26][0] # !N1_q[1] & (D1_mem[24][0]));


--D1L247 is dram:inst2|Mux~2338
--operation mode is normal

D1L247 = N1_q[2] & (D1L147 & (D1_mem[30][0]) # !D1L147 & D1_mem[28][0]) # !N1_q[2] & (D1L147);


--D1L347 is dram:inst2|Mux~2339
--operation mode is normal

D1L347 = N1_q[4] & (D1L047 & (D1L247) # !D1L047 & D1L537) # !N1_q[4] & (D1L047);


--D1L447 is dram:inst2|Mux~2340
--operation mode is normal

D1L447 = N1_q[0] & D1L337 # !N1_q[0] & (D1L347);


--D1_data[0]$latch is dram:inst2|data[0]$latch
--operation mode is normal

D1_data[0]$latch = H1_wr & D1L447 # !H1_wr & (D1_data[0]$latch);


--B1L63 is alu:inst|add~4482
--operation mode is arithmetic

B1L63_carry_eqn = B1L64;
B1L63 = G1L24 $ G1L8 $ !B1L63_carry_eqn;

--B1L73 is alu:inst|add~4484
--operation mode is arithmetic

B1L73 = CARRY(G1L24 & (!B1L64 # !G1L8) # !G1L24 & !G1L8 & !B1L64);


--B1L83 is alu:inst|add~4487
--operation mode is normal

B1L83 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L8) # !H1_alu_func[1] & B1L63) # !H1_alu_func[0] & (G1L8);


--B1L93 is alu:inst|add~4488
--operation mode is normal

B1L93 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L24;


--H1_offset[0] is controller:inst11|offset[0]
--operation mode is normal

H1_offset[0] = H1L92 & H1L45 & K1_q[0] # !H1L92 & (H1_offset[0]);


--H1L54 is controller:inst11|Mux~4888
--operation mode is normal

H1L54 = J1L2 # K1_q[7] & !H1L42 # !J1_output[2];


--H1_sst[1] is controller:inst11|sst[1]
--operation mode is normal

H1_sst[1] = H1L92 & H1L54 # !H1L92 & (H1_sst[1]);


--B1L09 is alu:inst|LessThan~222
--operation mode is arithmetic

B1L09 = CARRY(G1L82 & G1L85 & !B1L49 # !G1L82 & (G1L85 # !B1L49));


--B1L04 is alu:inst|add~4489
--operation mode is normal

B1L04_carry_eqn = B1L15;
B1L04 = G1L53 $ (B1L04_carry_eqn);


--B1L29 is alu:inst|LessThan~227
--operation mode is arithmetic

B1L29 = CARRY(B1L05 & G1L85 & !B1L69 # !B1L05 & (G1L85 # !B1L69));


--H1L64 is controller:inst11|Mux~4889
--operation mode is normal

H1L64 = J1L2 # K1_q[7] & !H1L03 # !J1_output[2];


--H1_sst[0] is controller:inst11|sst[0]
--operation mode is normal

H1_sst[0] = H1L92 & H1L64 # !H1L92 & (H1_sst[0]);


--J1_state.s2 is timer:inst12|state.s2
--operation mode is normal

J1_state.s2_lut_out = J1_state.s1;
J1_state.s2 = DFFEAS(J1_state.s2_lut_out, clk, reset, , , , , , );


--B1L14 is alu:inst|add~4494
--operation mode is normal

B1L14_carry_eqn = B1L71;
B1L14 = G1L36 $ G1L53 $ !B1L14_carry_eqn;


--B1L24 is alu:inst|add~4499
--operation mode is normal

B1L24 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L53) # !H1_alu_func[1] & B1L14) # !H1_alu_func[0] & (G1L53);


--B1L34 is alu:inst|add~4500
--operation mode is normal

B1L34 = H1_alu_func[0] & (!H1_alu_func[1]) # !H1_alu_func[0] & G1L36;


--H1L74 is controller:inst11|Mux~4890
--operation mode is normal

H1L74 = K1_q[6] & K1_q[5] & J1_output[2] & !J1L2;


--H1L84 is controller:inst11|Mux~4891
--operation mode is normal

H1L84 = J1L2 & (J1_output[2] # H1L62 # J1L4) # !J1L2 & !J1L4 & (!H1L62 # !J1_output[2]);


--H1_sci[1] is controller:inst11|sci[1]
--operation mode is normal

H1_sci[1] = H1L84 & H1L74 # !H1L84 & (H1_sci[1]);


--H1_sci[0] is controller:inst11|sci[0]
--operation mode is normal

H1_sci[0] = H1L84 & H1L55 & J1L2 # !H1L84 & (H1_sci[0]);


--H1L94 is controller:inst11|Mux~4892
--operation mode is normal

H1L94 = J1L2 & !J1L4 & (K1_q[5] # J1_output[2]);


--H1L05 is controller:inst11|Mux~4893
--operation mode is normal

H1L05 = J1L2 & (J1_output[2] # H1L62 # J1L4) # !J1L2 & (!J1L4);


--H1_rec[1] is controller:inst11|rec[1]
--operation mode is normal

H1_rec[1] = H1L05 & !H1L94 # !H1L05 & (H1_rec[1]);


--H1_rec[0] is controller:inst11|rec[0]
--operation mode is normal

H1_rec[0] = H1L05 & H1L75 & J1L2 # !H1L05 & (H1_rec[0]);


--B1L44 is alu:inst|add~4501
--operation mode is normal

B1L44 = H1_alu_func[0] & (M1L1 & !H1_alu_func[1]) # !H1_alu_func[0] & G1L93;


--B1L54 is alu:inst|add~4502
--operation mode is arithmetic

B1L54 = G1L93 $ G1L4;

--B1L64 is alu:inst|add~4504
--operation mode is arithmetic

B1L64 = CARRY(G1L4 # !G1L93);


--B1L74 is alu:inst|add~4507
--operation mode is normal

B1L74 = H1_alu_func[0] & (H1_alu_func[1] & (!G1L4) # !H1_alu_func[1] & B1L54) # !H1_alu_func[0] & (G1L4);


--B1L94 is alu:inst|add~4510
--operation mode is arithmetic

B1L94 = CARRY(B1L25 & !B1L35);


--H1L15 is controller:inst11|Mux~4894
--operation mode is normal

H1L15 = J1_output[2] & !K1_q[6] & (C1_flag_c # !K1_q[4]) # !J1_output[2] & (!K1_q[4] & K1_q[6]);


--H1L25 is controller:inst11|Mux~4895
--operation mode is normal

H1L25 = J1L2 & (H1L55) # !J1L2 & H1L23 & (H1L15);


--H1_alu_out_sel[1] is controller:inst11|alu_out_sel[1]
--operation mode is normal

H1_alu_out_sel[1] = H1L43 & H1L25 # !H1L43 & (H1_alu_out_sel[1]);


--H1L35 is controller:inst11|Mux~4896
--operation mode is normal

H1L35 = H1L93 # J1_output[2] & (!K1_q[7]);


--H1_alu_out_sel[0] is controller:inst11|alu_out_sel[0]
--operation mode is normal

H1_alu_out_sel[0] = H1L43 & H1L35 & !J1L2 # !H1L43 & (H1_alu_out_sel[0]);


--D1L71 is dram:inst2|Decoder~241
--operation mode is normal

D1L71 = N1_q[0] & N1_q[1] & !N1_q[2] & !N1_q[3];


--D1L319 is dram:inst2|process0~3938
--operation mode is normal

D1L319 = N1_q[4] & D1L71 & (!H1_wr);


--D1L419 is dram:inst2|process0~3939
--operation mode is normal

D1L419 = N1_q[4] & D1L71 & !H1_wr # !reset;


--D1_mem[19][7] is dram:inst2|mem[19][7]
--operation mode is normal

D1_mem[19][7] = D1L419 & D1L319 & D1_data[7]$latch # !D1L419 & (D1_mem[19][7]);


--D1L81 is dram:inst2|Decoder~242
--operation mode is normal

D1L81 = N1_q[0] & !N1_q[1] & N1_q[2] & !N1_q[3];


--D1L519 is dram:inst2|process0~3940
--operation mode is normal

D1L519 = N1_q[4] & D1L81 & (!H1_wr);


--D1L619 is dram:inst2|process0~3941
--operation mode is normal

D1L619 = N1_q[4] & D1L81 & !H1_wr # !reset;


--D1_mem[21][7] is dram:inst2|mem[21][7]
--operation mode is normal

D1_mem[21][7] = D1L619 & D1L519 & D1_data[7]$latch # !D1L619 & (D1_mem[21][7]);


--D1L91 is dram:inst2|Decoder~243
--operation mode is normal

D1L91 = N1_q[0] & !N1_q[1] & !N1_q[2] & !N1_q[3];


--D1L719 is dram:inst2|process0~3942
--operation mode is normal

D1L719 = N1_q[4] & D1L91 & (!H1_wr);


--D1L819 is dram:inst2|process0~3943
--operation mode is normal

D1L819 = N1_q[4] & D1L91 & !H1_wr # !reset;


--D1_mem[17][7] is dram:inst2|mem[17][7]
--operation mode is normal

D1_mem[17][7] = D1L819 & D1L719 & D1_data[7]$latch # !D1L819 & (D1_mem[17][7]);


--D1L02 is dram:inst2|Decoder~244
--operation mode is normal

D1L02 = N1_q[0] & N1_q[1] & N1_q[2] & !N1_q[3];


--D1L919 is dram:inst2|process0~3944
--operation mode is normal

D1L919 = N1_q[4] & D1L02 & (!H1_wr);


--D1L029 is dram:inst2|process0~3945
--operation mode is normal

D1L029 = N1_q[4] & D1L02 & !H1_wr # !reset;


--D1_mem[23][7] is dram:inst2|mem[23][7]
--operation mode is normal

D1_mem[23][7] = D1L029 & D1L919 & D1_data[7]$latch # !D1L029 & (D1_mem[23][7]);


--D1L12 is dram:inst2|Decoder~245
--operation mode is normal

D1L12 = N1_q[0] & N1_q[1] & !N1_q[2] & N1_q[3];


--D1L129 is dram:inst2|process0~3946
--operation mode is normal

D1L129 = D1L12 & (!H1_wr & !N1_q[4]);


--D1L229 is dram:inst2|process0~3947
--operation mode is normal

D1L229 = D1L12 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[11][7] is dram:inst2|mem[11][7]
--operation mode is normal

D1_mem[11][7] = D1L229 & D1L129 & D1_data[7]$latch # !D1L229 & (D1_mem[11][7]);


--D1L22 is dram:inst2|Decoder~246
--operation mode is normal

D1L22 = N1_q[0] & !N1_q[1] & N1_q[2] & N1_q[3];


--D1L329 is dram:inst2|process0~3948
--operation mode is normal

D1L329 = D1L22 & (!H1_wr & !N1_q[4]);


--D1L429 is dram:inst2|process0~3949
--operation mode is normal

D1L429 = D1L22 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[13][7] is dram:inst2|mem[13][7]
--operation mode is normal

D1_mem[13][7] = D1L429 & D1L329 & D1_data[7]$latch # !D1L429 & (D1_mem[13][7]);


--D1L32 is dram:inst2|Decoder~247
--operation mode is normal

D1L32 = N1_q[0] & !N1_q[1] & !N1_q[2] & N1_q[3];


--D1L529 is dram:inst2|process0~3950
--operation mode is normal

D1L529 = D1L32 & (!H1_wr & !N1_q[4]);


--D1L629 is dram:inst2|process0~3951
--operation mode is normal

D1L629 = D1L32 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[9][7] is dram:inst2|mem[9][7]
--operation mode is normal

D1_mem[9][7] = D1L629 & D1L529 & D1_data[7]$latch # !D1L629 & (D1_mem[9][7]);


--D1L42 is dram:inst2|Decoder~248
--operation mode is normal

D1L42 = N1_q[0] & N1_q[1] & N1_q[2] & N1_q[3];


--D1L729 is dram:inst2|process0~3952
--operation mode is normal

D1L729 = D1L42 & (!H1_wr & !N1_q[4]);


--D1L829 is dram:inst2|process0~3953
--operation mode is normal

D1L829 = D1L42 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[15][7] is dram:inst2|mem[15][7]
--operation mode is normal

D1_mem[15][7] = D1L829 & D1L729 & D1_data[7]$latch # !D1L829 & (D1_mem[15][7]);


--D1L929 is dram:inst2|process0~3954
--operation mode is normal

D1L929 = D1L71 & (!H1_wr & !N1_q[4]);


--D1L039 is dram:inst2|process0~3955
--operation mode is normal

D1L039 = D1L71 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[3][7] is dram:inst2|mem[3][7]
--operation mode is normal

D1_mem[3][7] = D1L039 & D1L929 & D1_data[7]$latch # !D1L039 & (D1_mem[3][7]);


--D1L139 is dram:inst2|process0~3956
--operation mode is normal

D1L139 = D1L81 & (!H1_wr & !N1_q[4]);


--D1L239 is dram:inst2|process0~3957
--operation mode is normal

D1L239 = D1L81 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[5][7] is dram:inst2|mem[5][7]
--operation mode is normal

D1_mem[5][7] = D1L239 & D1L139 & D1_data[7]$latch # !D1L239 & (D1_mem[5][7]);


--D1L339 is dram:inst2|process0~3958
--operation mode is normal

D1L339 = D1L91 & (!H1_wr & !N1_q[4]);


--D1L439 is dram:inst2|process0~3959
--operation mode is normal

D1L439 = D1L91 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[1][7] is dram:inst2|mem[1][7]
--operation mode is normal

D1_mem[1][7] = D1L439 & D1L339 & D1_data[7]$latch # !D1L439 & (D1_mem[1][7]);


--D1L539 is dram:inst2|process0~3960
--operation mode is normal

D1L539 = D1L02 & (!H1_wr & !N1_q[4]);


--D1L639 is dram:inst2|process0~3961
--operation mode is normal

D1L639 = D1L02 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[7][7] is dram:inst2|mem[7][7]
--operation mode is normal

D1_mem[7][7] = D1L639 & D1L539 & D1_data[7]$latch # !D1L639 & (D1_mem[7][7]);


--D1L739 is dram:inst2|process0~3962
--operation mode is normal

D1L739 = N1_q[4] & D1L12 & (!H1_wr);


--D1L839 is dram:inst2|process0~3963
--operation mode is normal

D1L839 = N1_q[4] & D1L12 & !H1_wr # !reset;


--D1_mem[27][7] is dram:inst2|mem[27][7]
--operation mode is normal

D1_mem[27][7] = D1L839 & D1L739 & D1_data[7]$latch # !D1L839 & (D1_mem[27][7]);


--D1L939 is dram:inst2|process0~3964
--operation mode is normal

D1L939 = N1_q[4] & D1L22 & (!H1_wr);


--D1L049 is dram:inst2|process0~3965
--operation mode is normal

D1L049 = N1_q[4] & D1L22 & !H1_wr # !reset;


--D1_mem[29][7] is dram:inst2|mem[29][7]
--operation mode is normal

D1_mem[29][7] = D1L049 & D1L939 & D1_data[7]$latch # !D1L049 & (D1_mem[29][7]);


--D1L149 is dram:inst2|process0~3966
--operation mode is normal

D1L149 = N1_q[4] & D1L32 & (!H1_wr);


--D1L249 is dram:inst2|process0~3967
--operation mode is normal

D1L249 = N1_q[4] & D1L32 & !H1_wr # !reset;


--D1_mem[25][7] is dram:inst2|mem[25][7]
--operation mode is normal

D1_mem[25][7] = D1L249 & D1L149 & D1_data[7]$latch # !D1L249 & (D1_mem[25][7]);


--D1L349 is dram:inst2|process0~3968
--operation mode is normal

D1L349 = N1_q[4] & D1L42 & (!H1_wr);


--D1L449 is dram:inst2|process0~3969
--operation mode is normal

D1L449 = N1_q[4] & D1L42 & !H1_wr # !reset;


--D1_mem[31][7] is dram:inst2|mem[31][7]
--operation mode is normal

D1_mem[31][7] = D1L449 & D1L349 & D1_data[7]$latch # !D1L449 & (D1_mem[31][7]);


--D1L52 is dram:inst2|Decoder~249
--operation mode is normal

D1L52 = !N1_q[0] & N1_q[1] & N1_q[2] & !N1_q[3];


--D1L549 is dram:inst2|process0~3970
--operation mode is normal

D1L549 = D1L52 & (!H1_wr & !N1_q[4]);


--D1L649 is dram:inst2|process0~3971
--operation mode is normal

D1L649 = D1L52 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[6][7] is dram:inst2|mem[6][7]
--operation mode is normal

D1_mem[6][7] = D1L649 & D1L549 & D1_data[7]$latch # !D1L649 & (D1_mem[6][7]);


--D1L62 is dram:inst2|Decoder~250
--operation mode is normal

D1L62 = !N1_q[0] & N1_q[1] & !N1_q[2] & N1_q[3];


--D1L749 is dram:inst2|process0~3972
--operation mode is normal

D1L749 = D1L62 & (!H1_wr & !N1_q[4]);


--D1L849 is dram:inst2|process0~3973
--operation mode is normal

D1L849 = D1L62 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[10][7] is dram:inst2|mem[10][7]
--operation mode is normal

D1_mem[10][7] = D1L849 & (D1_data[7]$latch # !D1L749) # !D1L849 & (D1_mem[10][7]);


--D1L72 is dram:inst2|Decoder~251
--operation mode is normal

D1L72 = !N1_q[0] & N1_q[1] & !N1_q[2] & !N1_q[3];


--D1L949 is dram:inst2|process0~3974
--operation mode is normal

D1L949 = D1L72 & (!H1_wr & !N1_q[4]);


--D1L059 is dram:inst2|process0~3975
--operation mode is normal

D1L059 = D1L72 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[2][7] is dram:inst2|mem[2][7]
--operation mode is normal

D1_mem[2][7] = D1L059 & (D1_data[7]$latch # !D1L949) # !D1L059 & (D1_mem[2][7]);


--D1L82 is dram:inst2|Decoder~252
--operation mode is normal

D1L82 = !N1_q[0] & N1_q[1] & N1_q[2] & N1_q[3];


--D1L159 is dram:inst2|process0~3976
--operation mode is normal

D1L159 = D1L82 & (!H1_wr & !N1_q[4]);


--D1L259 is dram:inst2|process0~3977
--operation mode is normal

D1L259 = D1L82 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[14][7] is dram:inst2|mem[14][7]
--operation mode is normal

D1_mem[14][7] = D1L259 & D1L159 & D1_data[7]$latch # !D1L259 & (D1_mem[14][7]);


--D1L92 is dram:inst2|Decoder~253
--operation mode is normal

D1L92 = !N1_q[0] & !N1_q[1] & N1_q[2] & !N1_q[3];


--D1L359 is dram:inst2|process0~3978
--operation mode is normal

D1L359 = N1_q[4] & D1L92 & (!H1_wr);


--D1L459 is dram:inst2|process0~3979
--operation mode is normal

D1L459 = N1_q[4] & D1L92 & !H1_wr # !reset;


--D1_mem[20][7] is dram:inst2|mem[20][7]
--operation mode is normal

D1_mem[20][7] = D1L459 & D1L359 & D1_data[7]$latch # !D1L459 & (D1_mem[20][7]);


--D1L03 is dram:inst2|Decoder~254
--operation mode is normal

D1L03 = !N1_q[0] & !N1_q[1] & !N1_q[2] & N1_q[3];


--D1L559 is dram:inst2|process0~3980
--operation mode is normal

D1L559 = N1_q[4] & D1L03 & (!H1_wr);


--D1L659 is dram:inst2|process0~3981
--operation mode is normal

D1L659 = N1_q[4] & D1L03 & !H1_wr # !reset;


--D1_mem[24][7] is dram:inst2|mem[24][7]
--operation mode is normal

D1_mem[24][7] = D1L659 & D1L559 & D1_data[7]$latch # !D1L659 & (D1_mem[24][7]);


--D1L13 is dram:inst2|Decoder~255
--operation mode is normal

D1L13 = !N1_q[0] & !N1_q[1] & !N1_q[2] & !N1_q[3];


--D1L759 is dram:inst2|process0~3982
--operation mode is normal

D1L759 = N1_q[4] & D1L13 & (!H1_wr);


--D1L859 is dram:inst2|process0~3983
--operation mode is normal

D1L859 = N1_q[4] & D1L13 & !H1_wr # !reset;


--D1_mem[16][7] is dram:inst2|mem[16][7]
--operation mode is normal

D1_mem[16][7] = D1L859 & D1L759 & D1_data[7]$latch # !D1L859 & (D1_mem[16][7]);


--D1L23 is dram:inst2|Decoder~256
--operation mode is normal

D1L23 = !N1_q[0] & !N1_q[1] & N1_q[2] & N1_q[3];


--D1L959 is dram:inst2|process0~3984
--operation mode is normal

D1L959 = N1_q[4] & D1L23 & (!H1_wr);


--D1L069 is dram:inst2|process0~3985
--operation mode is normal

D1L069 = N1_q[4] & D1L23 & !H1_wr # !reset;


--D1_mem[28][7] is dram:inst2|mem[28][7]
--operation mode is normal

D1_mem[28][7] = D1L069 & D1L959 & D1_data[7]$latch # !D1L069 & (D1_mem[28][7]);


--D1L169 is dram:inst2|process0~3986
--operation mode is normal

D1L169 = D1L92 & (!H1_wr & !N1_q[4]);


--D1L269 is dram:inst2|process0~3987
--operation mode is normal

D1L269 = D1L92 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[4][7] is dram:inst2|mem[4][7]
--operation mode is normal

D1_mem[4][7] = D1L269 & D1L169 & D1_data[7]$latch # !D1L269 & (D1_mem[4][7]);


--D1L369 is dram:inst2|process0~3988
--operation mode is normal

D1L369 = D1L03 & (!H1_wr & !N1_q[4]);


--D1L469 is dram:inst2|process0~3989
--operation mode is normal

D1L469 = D1L03 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[8][7] is dram:inst2|mem[8][7]
--operation mode is normal

D1_mem[8][7] = D1L469 & (D1_data[7]$latch # !D1L369) # !D1L469 & (D1_mem[8][7]);


--D1L569 is dram:inst2|process0~3990
--operation mode is normal

D1L569 = D1L13 & (!H1_wr & !N1_q[4]);


--D1L669 is dram:inst2|process0~3991
--operation mode is normal

D1L669 = D1L13 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[0][7] is dram:inst2|mem[0][7]
--operation mode is normal

D1_mem[0][7] = D1L669 & (D1_data[7]$latch # !D1L569) # !D1L669 & (D1_mem[0][7]);


--D1L769 is dram:inst2|process0~3992
--operation mode is normal

D1L769 = D1L23 & (!H1_wr & !N1_q[4]);


--D1L869 is dram:inst2|process0~3993
--operation mode is normal

D1L869 = D1L23 & !H1_wr & !N1_q[4] # !reset;


--D1_mem[12][7] is dram:inst2|mem[12][7]
--operation mode is normal

D1_mem[12][7] = D1L869 & D1L769 & D1_data[7]$latch # !D1L869 & (D1_mem[12][7]);


--D1L969 is dram:inst2|process0~3994
--operation mode is normal

D1L969 = N1_q[4] & D1L62 & (!H1_wr);


--D1L079 is dram:inst2|process0~3995
--operation mode is normal

D1L079 = N1_q[4] & D1L62 & !H1_wr # !reset;


--D1_mem[26][7] is dram:inst2|mem[26][7]
--operation mode is normal

D1_mem[26][7] = D1L079 & D1L969 & D1_data[7]$latch # !D1L079 & (D1_mem[26][7]);


--D1L179 is dram:inst2|process0~3996
--operation mode is normal

D1L179 = N1_q[4] & D1L52 & (!H1_wr);


--D1L279 is dram:inst2|process0~3997
--operation mode is normal

D1L279 = N1_q[4] & D1L52 & !H1_wr # !reset;


--D1_mem[22][7] is dram:inst2|mem[22][7]
--operation mode is normal

D1_mem[22][7] = D1L279 & D1L179 & D1_data[7]$latch # !D1L279 & (D1_mem[22][7]);


--D1L379 is dram:inst2|process0~3998
--operation mode is normal

D1L379 = N1_q[4] & D1L72 & (!H1_wr);


--D1L479 is dram:inst2|process0~3999
--operation mode is normal

D1L479 = N1_q[4] & D1L72 & !H1_wr # !reset;


--D1_mem[18][7] is dram:inst2|mem[18][7]
--operation mode is normal

D1_mem[18][7] = D1L479 & D1L379 & D1_data[7]$latch # !D1L479 & (D1_mem[18][7]);


--D1L579 is dram:inst2|process0~4000
--operation mode is normal

D1L579 = N1_q[4] & D1L82 & (!H1_wr);


--D1L679 is dram:inst2|process0~4001
--operation mode is normal

D1L679 = N1_q[4] & D1L82 & !H1_wr # !reset;


--D1_mem[30][7] is dram:inst2|mem[30][7]
--operation mode is normal

D1_mem[30][7] = D1L679 & D1L579 & D1_data[7]$latch # !D1L679 & (D1_mem[30][7]);


--D1_mem[25][6] is dram:inst2|mem[25][6]
--operation mode is normal

D1_mem[25][6] = D1L249 & D1L149 & D1_data[6]$latch # !D1L249 & (D1_mem[25][6]);


--D1_mem[19][6] is dram:inst2|mem[19][6]
--operation mode is normal

D1_mem[19][6] = D1L419 & D1L319 & D1_data[6]$latch # !D1L419 & (D1_mem[19][6]);


--D1_mem[17][6] is dram:inst2|mem[17][6]
--operation mode is normal

D1_mem[17][6] = D1L819 & D1L719 & D1_data[6]$latch # !D1L819 & (D1_mem[17][6]);


--D1_mem[27][6] is dram:inst2|mem[27][6]
--operation mode is normal

D1_mem[27][6] = D1L839 & D1L739 & D1_data[6]$latch # !D1L839 & (D1_mem[27][6]);


--D1_mem[13][6] is dram:inst2|mem[13][6]
--operation mode is normal

D1_mem[13][6] = D1L429 & D1L329 & D1_data[6]$latch # !D1L429 & (D1_mem[13][6]);


--D1_mem[7][6] is dram:inst2|mem[7][6]
--operation mode is normal

D1_mem[7][6] = D1L639 & (D1_data[6]$latch # !D1L539) # !D1L639 & (D1_mem[7][6]);


--D1_mem[5][6] is dram:inst2|mem[5][6]
--operation mode is normal

D1_mem[5][6] = D1L239 & D1L139 & D1_data[6]$latch # !D1L239 & (D1_mem[5][6]);


--D1_mem[15][6] is dram:inst2|mem[15][6]
--operation mode is normal

D1_mem[15][6] = D1L829 & D1L729 & D1_data[6]$latch # !D1L829 & (D1_mem[15][6]);


--D1_mem[9][6] is dram:inst2|mem[9][6]
--operation mode is normal

D1_mem[9][6] = D1L629 & (D1_data[6]$latch # !D1L529) # !D1L629 & (D1_mem[9][6]);


--D1_mem[3][6] is dram:inst2|mem[3][6]
--operation mode is normal

D1_mem[3][6] = D1L039 & D1L929 & D1_data[6]$latch # !D1L039 & (D1_mem[3][6]);


--D1_mem[1][6] is dram:inst2|mem[1][6]
--operation mode is normal

D1_mem[1][6] = D1L439 & D1L339 & D1_data[6]$latch # !D1L439 & (D1_mem[1][6]);


--D1_mem[11][6] is dram:inst2|mem[11][6]
--operation mode is normal

D1_mem[11][6] = D1L229 & (D1_data[6]$latch # !D1L129) # !D1L229 & (D1_mem[11][6]);


--D1_mem[29][6] is dram:inst2|mem[29][6]
--operation mode is normal

D1_mem[29][6] = D1L049 & D1L939 & D1_data[6]$latch # !D1L049 & (D1_mem[29][6]);


--D1_mem[23][6] is dram:inst2|mem[23][6]
--operation mode is normal

D1_mem[23][6] = D1L029 & D1L919 & D1_data[6]$latch # !D1L029 & (D1_mem[23][6]);


--D1_mem[21][6] is dram:inst2|mem[21][6]
--operation mode is normal

D1_mem[21][6] = D1L619 & D1L519 & D1_data[6]$latch # !D1L619 & (D1_mem[21][6]);


--D1_mem[31][6] is dram:inst2|mem[31][6]
--operation mode is normal

D1_mem[31][6] = D1L449 & D1L349 & D1_data[6]$latch # !D1L449 & (D1_mem[31][6]);


--D1_mem[18][6] is dram:inst2|mem[18][6]
--operation mode is normal

D1_mem[18][6] = D1L479 & D1L379 & D1_data[6]$latch # !D1L479 & (D1_mem[18][6]);


--D1_mem[20][6] is dram:inst2|mem[20][6]
--operation mode is normal

D1_mem[20][6] = D1L459 & D1L359 & D1_data[6]$latch # !D1L459 & (D1_mem[20][6]);


--D1_mem[16][6] is dram:inst2|mem[16][6]
--operation mode is normal

D1_mem[16][6] = D1L859 & D1L759 & D1_data[6]$latch # !D1L859 & (D1_mem[16][6]);


--D1_mem[22][6] is dram:inst2|mem[22][6]
--operation mode is normal

D1_mem[22][6] = D1L279 & D1L179 & D1_data[6]$latch # !D1L279 & (D1_mem[22][6]);


--D1_mem[10][6] is dram:inst2|mem[10][6]
--operation mode is normal

D1_mem[10][6] = D1L849 & D1L749 & D1_data[6]$latch # !D1L849 & (D1_mem[10][6]);


--D1_mem[12][6] is dram:inst2|mem[12][6]
--operation mode is normal

D1_mem[12][6] = D1L869 & D1L769 & D1_data[6]$latch # !D1L869 & (D1_mem[12][6]);


--D1_mem[8][6] is dram:inst2|mem[8][6]
--operation mode is normal

D1_mem[8][6] = D1L469 & D1L369 & D1_data[6]$latch # !D1L469 & (D1_mem[8][6]);


--D1_mem[14][6] is dram:inst2|mem[14][6]
--operation mode is normal

D1_mem[14][6] = D1L259 & D1L159 & D1_data[6]$latch # !D1L259 & (D1_mem[14][6]);


--D1_mem[2][6] is dram:inst2|mem[2][6]
--operation mode is normal

D1_mem[2][6] = D1L059 & (D1_data[6]$latch # !D1L949) # !D1L059 & (D1_mem[2][6]);


--D1_mem[4][6] is dram:inst2|mem[4][6]
--operation mode is normal

D1_mem[4][6] = D1L269 & D1L169 & D1_data[6]$latch # !D1L269 & (D1_mem[4][6]);


--D1_mem[0][6] is dram:inst2|mem[0][6]
--operation mode is normal

D1_mem[0][6] = D1L669 & (D1_data[6]$latch # !D1L569) # !D1L669 & (D1_mem[0][6]);


--D1_mem[6][6] is dram:inst2|mem[6][6]
--operation mode is normal

D1_mem[6][6] = D1L649 & (D1_data[6]$latch # !D1L549) # !D1L649 & (D1_mem[6][6]);


--D1_mem[26][6] is dram:inst2|mem[26][6]
--operation mode is normal

D1_mem[26][6] = D1L079 & D1L969 & D1_data[6]$latch # !D1L079 & (D1_mem[26][6]);


--D1_mem[28][6] is dram:inst2|mem[28][6]
--operation mode is normal

D1_mem[28][6] = D1L069 & D1L959 & D1_data[6]$latch # !D1L069 & (D1_mem[28][6]);


--D1_mem[24][6] is dram:inst2|mem[24][6]
--operation mode is normal

D1_mem[24][6] = D1L659 & D1L559 & D1_data[6]$latch # !D1L659 & (D1_mem[24][6]);


--D1_mem[30][6] is dram:inst2|mem[30][6]
--operation mode is normal

D1_mem[30][6] = D1L679 & D1L579 & D1_data[6]$latch # !D1L679 & (D1_mem[30][6]);


--D1_mem[19][5] is dram:inst2|mem[19][5]
--operation mode is normal

D1_mem[19][5] = D1L419 & D1L319 & D1_data[5]$latch # !D1L419 & (D1_mem[19][5]);


--D1_mem[21][5] is dram:inst2|mem[21][5]
--operation mode is normal

D1_mem[21][5] = D1L619 & D1L519 & D1_data[5]$latch # !D1L619 & (D1_mem[21][5]);


--D1_mem[17][5] is dram:inst2|mem[17][5]
--operation mode is normal

D1_mem[17][5] = D1L819 & D1L719 & D1_data[5]$latch # !D1L819 & (D1_mem[17][5]);


--D1_mem[23][5] is dram:inst2|mem[23][5]
--operation mode is normal

D1_mem[23][5] = D1L029 & D1L919 & D1_data[5]$latch # !D1L029 & (D1_mem[23][5]);


--D1_mem[11][5] is dram:inst2|mem[11][5]
--operation mode is normal

D1_mem[11][5] = D1L229 & (D1_data[5]$latch # !D1L129) # !D1L229 & (D1_mem[11][5]);


--D1_mem[13][5] is dram:inst2|mem[13][5]
--operation mode is normal

D1_mem[13][5] = D1L429 & D1L329 & D1_data[5]$latch # !D1L429 & (D1_mem[13][5]);


--D1_mem[9][5] is dram:inst2|mem[9][5]
--operation mode is normal

D1_mem[9][5] = D1L629 & (D1_data[5]$latch # !D1L529) # !D1L629 & (D1_mem[9][5]);


--D1_mem[15][5] is dram:inst2|mem[15][5]
--operation mode is normal

D1_mem[15][5] = D1L829 & D1L729 & D1_data[5]$latch # !D1L829 & (D1_mem[15][5]);


--D1_mem[3][5] is dram:inst2|mem[3][5]
--operation mode is normal

D1_mem[3][5] = D1L039 & D1L929 & D1_data[5]$latch # !D1L039 & (D1_mem[3][5]);


--D1_mem[5][5] is dram:inst2|mem[5][5]
--operation mode is normal

D1_mem[5][5] = D1L239 & (D1_data[5]$latch # !D1L139) # !D1L239 & (D1_mem[5][5]);


--D1_mem[1][5] is dram:inst2|mem[1][5]
--operation mode is normal

D1_mem[1][5] = D1L439 & D1L339 & D1_data[5]$latch # !D1L439 & (D1_mem[1][5]);


--D1_mem[7][5] is dram:inst2|mem[7][5]
--operation mode is normal

D1_mem[7][5] = D1L639 & D1L539 & D1_data[5]$latch # !D1L639 & (D1_mem[7][5]);


--D1_mem[27][5] is dram:inst2|mem[27][5]
--operation mode is normal

D1_mem[27][5] = D1L839 & D1L739 & D1_data[5]$latch # !D1L839 & (D1_mem[27][5]);


--D1_mem[29][5] is dram:inst2|mem[29][5]
--operation mode is normal

D1_mem[29][5] = D1L049 & D1L939 & D1_data[5]$latch # !D1L049 & (D1_mem[29][5]);


--D1_mem[25][5] is dram:inst2|mem[25][5]
--operation mode is normal

D1_mem[25][5] = D1L249 & D1L149 & D1_data[5]$latch # !D1L249 & (D1_mem[25][5]);


--D1_mem[31][5] is dram:inst2|mem[31][5]
--operation mode is normal

D1_mem[31][5] = D1L449 & D1L349 & D1_data[5]$latch # !D1L449 & (D1_mem[31][5]);


--D1_mem[20][5] is dram:inst2|mem[20][5]
--operation mode is normal

D1_mem[20][5] = D1L459 & D1L359 & D1_data[5]$latch # !D1L459 & (D1_mem[20][5]);


--D1_mem[24][5] is dram:inst2|mem[24][5]
--operation mode is normal

D1_mem[24][5] = D1L659 & D1L559 & D1_data[5]$latch # !D1L659 & (D1_mem[24][5]);


--D1_mem[16][5] is dram:inst2|mem[16][5]
--operation mode is normal

D1_mem[16][5] = D1L859 & D1L759 & D1_data[5]$latch # !D1L859 & (D1_mem[16][5]);


--D1_mem[28][5] is dram:inst2|mem[28][5]
--operation mode is normal

D1_mem[28][5] = D1L069 & D1L959 & D1_data[5]$latch # !D1L069 & (D1_mem[28][5]);


--D1_mem[6][5] is dram:inst2|mem[6][5]
--operation mode is normal

D1_mem[6][5] = D1L649 & D1L549 & D1_data[5]$latch # !D1L649 & (D1_mem[6][5]);


--D1_mem[10][5] is dram:inst2|mem[10][5]
--operation mode is normal

D1_mem[10][5] = D1L849 & (D1_data[5]$latch # !D1L749) # !D1L849 & (D1_mem[10][5]);


--D1_mem[2][5] is dram:inst2|mem[2][5]
--operation mode is normal

D1_mem[2][5] = D1L059 & D1L949 & D1_data[5]$latch # !D1L059 & (D1_mem[2][5]);


--D1_mem[14][5] is dram:inst2|mem[14][5]
--operation mode is normal

D1_mem[14][5] = D1L259 & D1L159 & D1_data[5]$latch # !D1L259 & (D1_mem[14][5]);


--D1_mem[4][5] is dram:inst2|mem[4][5]
--operation mode is normal

D1_mem[4][5] = D1L269 & (D1_data[5]$latch # !D1L169) # !D1L269 & (D1_mem[4][5]);


--D1_mem[8][5] is dram:inst2|mem[8][5]
--operation mode is normal

D1_mem[8][5] = D1L469 & (D1_data[5]$latch # !D1L369) # !D1L469 & (D1_mem[8][5]);


--D1_mem[0][5] is dram:inst2|mem[0][5]
--operation mode is normal

D1_mem[0][5] = D1L669 & D1L569 & D1_data[5]$latch # !D1L669 & (D1_mem[0][5]);


--D1_mem[12][5] is dram:inst2|mem[12][5]
--operation mode is normal

D1_mem[12][5] = D1L869 & D1L769 & D1_data[5]$latch # !D1L869 & (D1_mem[12][5]);


--D1_mem[22][5] is dram:inst2|mem[22][5]
--operation mode is normal

D1_mem[22][5] = D1L279 & D1L179 & D1_data[5]$latch # !D1L279 & (D1_mem[22][5]);


--D1_mem[26][5] is dram:inst2|mem[26][5]
--operation mode is normal

D1_mem[26][5] = D1L079 & D1L969 & D1_data[5]$latch # !D1L079 & (D1_mem[26][5]);


--D1_mem[18][5] is dram:inst2|mem[18][5]
--operation mode is normal

D1_mem[18][5] = D1L479 & D1L379 & D1_data[5]$latch # !D1L479 & (D1_mem[18][5]);


--D1_mem[30][5] is dram:inst2|mem[30][5]
--operation mode is normal

D1_mem[30][5] = D1L679 & D1L579 & D1_data[5]$latch # !D1L679 & (D1_mem[30][5]);


--D1_mem[21][4] is dram:inst2|mem[21][4]
--operation mode is normal

D1_mem[21][4] = D1L619 & D1L519 & D1_data[4]$latch # !D1L619 & (D1_mem[21][4]);


--D1_mem[13][4] is dram:inst2|mem[13][4]
--operation mode is normal

D1_mem[13][4] = D1L429 & D1L329 & D1_data[4]$latch # !D1L429 & (D1_mem[13][4]);


--D1_mem[5][4] is dram:inst2|mem[5][4]
--operation mode is normal

D1_mem[5][4] = D1L239 & (D1_data[4]$latch # !D1L139) # !D1L239 & (D1_mem[5][4]);


--D1_mem[29][4] is dram:inst2|mem[29][4]
--operation mode is normal

D1_mem[29][4] = D1L049 & D1L939 & D1_data[4]$latch # !D1L049 & (D1_mem[29][4]);


--D1_mem[19][4] is dram:inst2|mem[19][4]
--operation mode is normal

D1_mem[19][4] = D1L419 & D1L319 & D1_data[4]$latch # !D1L419 & (D1_mem[19][4]);


--D1_mem[11][4] is dram:inst2|mem[11][4]
--operation mode is normal

D1_mem[11][4] = D1L229 & (D1_data[4]$latch # !D1L129) # !D1L229 & (D1_mem[11][4]);


--D1_mem[3][4] is dram:inst2|mem[3][4]
--operation mode is normal

D1_mem[3][4] = D1L039 & D1L929 & D1_data[4]$latch # !D1L039 & (D1_mem[3][4]);


--D1_mem[27][4] is dram:inst2|mem[27][4]
--operation mode is normal

D1_mem[27][4] = D1L839 & D1L739 & D1_data[4]$latch # !D1L839 & (D1_mem[27][4]);


--D1_mem[17][4] is dram:inst2|mem[17][4]
--operation mode is normal

D1_mem[17][4] = D1L819 & D1L719 & D1_data[4]$latch # !D1L819 & (D1_mem[17][4]);


--D1_mem[9][4] is dram:inst2|mem[9][4]
--operation mode is normal

D1_mem[9][4] = D1L629 & D1L529 & D1_data[4]$latch # !D1L629 & (D1_mem[9][4]);


--D1_mem[1][4] is dram:inst2|mem[1][4]
--operation mode is normal

D1_mem[1][4] = D1L439 & (D1_data[4]$latch # !D1L339) # !D1L439 & (D1_mem[1][4]);


--D1_mem[25][4] is dram:inst2|mem[25][4]
--operation mode is normal

D1_mem[25][4] = D1L249 & D1L149 & D1_data[4]$latch # !D1L249 & (D1_mem[25][4]);


--D1_mem[23][4] is dram:inst2|mem[23][4]
--operation mode is normal

D1_mem[23][4] = D1L029 & D1L919 & D1_data[4]$latch # !D1L029 & (D1_mem[23][4]);


--D1_mem[15][4] is dram:inst2|mem[15][4]
--operation mode is normal

D1_mem[15][4] = D1L829 & D1L729 & D1_data[4]$latch # !D1L829 & (D1_mem[15][4]);


--D1_mem[7][4] is dram:inst2|mem[7][4]
--operation mode is normal

D1_mem[7][4] = D1L639 & (D1_data[4]$latch # !D1L539) # !D1L639 & (D1_mem[7][4]);


--D1_mem[31][4] is dram:inst2|mem[31][4]
--operation mode is normal

D1_mem[31][4] = D1L449 & D1L349 & D1_data[4]$latch # !D1L449 & (D1_mem[31][4]);


--D1_mem[24][4] is dram:inst2|mem[24][4]
--operation mode is normal

D1_mem[24][4] = D1L659 & D1L559 & D1_data[4]$latch # !D1L659 & (D1_mem[24][4]);


--D1_mem[18][4] is dram:inst2|mem[18][4]
--operation mode is normal

D1_mem[18][4] = D1L479 & D1L379 & D1_data[4]$latch # !D1L479 & (D1_mem[18][4]);


--D1_mem[16][4] is dram:inst2|mem[16][4]
--operation mode is normal

D1_mem[16][4] = D1L859 & D1L759 & D1_data[4]$latch # !D1L859 & (D1_mem[16][4]);


--D1_mem[26][4] is dram:inst2|mem[26][4]
--operation mode is normal

D1_mem[26][4] = D1L079 & D1L969 & D1_data[4]$latch # !D1L079 & (D1_mem[26][4]);


--D1_mem[12][4] is dram:inst2|mem[12][4]
--operation mode is normal

D1_mem[12][4] = D1L869 & D1L769 & D1_data[4]$latch # !D1L869 & (D1_mem[12][4]);


--D1_mem[6][4] is dram:inst2|mem[6][4]
--operation mode is normal

D1_mem[6][4] = D1L649 & D1L549 & D1_data[4]$latch # !D1L649 & (D1_mem[6][4]);


--D1_mem[4][4] is dram:inst2|mem[4][4]
--operation mode is normal

D1_mem[4][4] = D1L269 & (D1_data[4]$latch # !D1L169) # !D1L269 & (D1_mem[4][4]);


--D1_mem[14][4] is dram:inst2|mem[14][4]
--operation mode is normal

D1_mem[14][4] = D1L259 & D1L159 & D1_data[4]$latch # !D1L259 & (D1_mem[14][4]);


--D1_mem[8][4] is dram:inst2|mem[8][4]
--operation mode is normal

D1_mem[8][4] = D1L469 & D1L369 & D1_data[4]$latch # !D1L469 & (D1_mem[8][4]);


--D1_mem[2][4] is dram:inst2|mem[2][4]
--operation mode is normal

D1_mem[2][4] = D1L059 & (D1_data[4]$latch # !D1L949) # !D1L059 & (D1_mem[2][4]);


--D1_mem[0][4] is dram:inst2|mem[0][4]
--operation mode is normal

D1_mem[0][4] = D1L669 & (D1_data[4]$latch # !D1L569) # !D1L669 & (D1_mem[0][4]);


--D1_mem[10][4] is dram:inst2|mem[10][4]
--operation mode is normal

D1_mem[10][4] = D1L849 & D1L749 & D1_data[4]$latch # !D1L849 & (D1_mem[10][4]);


--D1_mem[28][4] is dram:inst2|mem[28][4]
--operation mode is normal

D1_mem[28][4] = D1L069 & D1L959 & D1_data[4]$latch # !D1L069 & (D1_mem[28][4]);


--D1_mem[22][4] is dram:inst2|mem[22][4]
--operation mode is normal

D1_mem[22][4] = D1L279 & D1L179 & D1_data[4]$latch # !D1L279 & (D1_mem[22][4]);


--D1_mem[20][4] is dram:inst2|mem[20][4]
--operation mode is normal

D1_mem[20][4] = D1L459 & D1L359 & D1_data[4]$latch # !D1L459 & (D1_mem[20][4]);


--D1_mem[30][4] is dram:inst2|mem[30][4]
--operation mode is normal

D1_mem[30][4] = D1L679 & D1L579 & D1_data[4]$latch # !D1L679 & (D1_mem[30][4]);


--D1_mem[19][3] is dram:inst2|mem[19][3]
--operation mode is normal

D1_mem[19][3] = D1L419 & D1L319 & D1_data[3]$latch # !D1L419 & (D1_mem[19][3]);


--D1_mem[11][3] is dram:inst2|mem[11][3]
--operation mode is normal

D1_mem[11][3] = D1L229 & D1L129 & D1_data[3]$latch # !D1L229 & (D1_mem[11][3]);


--D1_mem[3][3] is dram:inst2|mem[3][3]
--operation mode is normal

D1_mem[3][3] = D1L039 & D1L929 & D1_data[3]$latch # !D1L039 & (D1_mem[3][3]);


--D1_mem[27][3] is dram:inst2|mem[27][3]
--operation mode is normal

D1_mem[27][3] = D1L839 & D1L739 & D1_data[3]$latch # !D1L839 & (D1_mem[27][3]);


--D1_mem[21][3] is dram:inst2|mem[21][3]
--operation mode is normal

D1_mem[21][3] = D1L619 & D1L519 & D1_data[3]$latch # !D1L619 & (D1_mem[21][3]);


--D1_mem[13][3] is dram:inst2|mem[13][3]
--operation mode is normal

D1_mem[13][3] = D1L429 & D1L329 & D1_data[3]$latch # !D1L429 & (D1_mem[13][3]);


--D1_mem[5][3] is dram:inst2|mem[5][3]
--operation mode is normal

D1_mem[5][3] = D1L239 & D1L139 & D1_data[3]$latch # !D1L239 & (D1_mem[5][3]);


--D1_mem[29][3] is dram:inst2|mem[29][3]
--operation mode is normal

D1_mem[29][3] = D1L049 & D1L939 & D1_data[3]$latch # !D1L049 & (D1_mem[29][3]);


--D1_mem[17][3] is dram:inst2|mem[17][3]
--operation mode is normal

D1_mem[17][3] = D1L819 & D1L719 & D1_data[3]$latch # !D1L819 & (D1_mem[17][3]);


--D1_mem[9][3] is dram:inst2|mem[9][3]
--operation mode is normal

D1_mem[9][3] = D1L629 & D1L529 & D1_data[3]$latch # !D1L629 & (D1_mem[9][3]);


--D1_mem[1][3] is dram:inst2|mem[1][3]
--operation mode is normal

D1_mem[1][3] = D1L439 & (D1_data[3]$latch # !D1L339) # !D1L439 & (D1_mem[1][3]);


--D1_mem[25][3] is dram:inst2|mem[25][3]
--operation mode is normal

D1_mem[25][3] = D1L249 & D1L149 & D1_data[3]$latch # !D1L249 & (D1_mem[25][3]);


--D1_mem[23][3] is dram:inst2|mem[23][3]
--operation mode is normal

D1_mem[23][3] = D1L029 & D1L919 & D1_data[3]$latch # !D1L029 & (D1_mem[23][3]);


--D1_mem[15][3] is dram:inst2|mem[15][3]
--operation mode is normal

D1_mem[15][3] = D1L829 & D1L729 & D1_data[3]$latch # !D1L829 & (D1_mem[15][3]);


--D1_mem[7][3] is dram:inst2|mem[7][3]
--operation mode is normal

D1_mem[7][3] = D1L639 & D1L539 & D1_data[3]$latch # !D1L639 & (D1_mem[7][3]);


--D1_mem[31][3] is dram:inst2|mem[31][3]
--operation mode is normal

D1_mem[31][3] = D1L449 & D1L349 & D1_data[3]$latch # !D1L449 & (D1_mem[31][3]);


--D1_mem[20][3] is dram:inst2|mem[20][3]
--operation mode is normal

D1_mem[20][3] = D1L459 & D1L359 & D1_data[3]$latch # !D1L459 & (D1_mem[20][3]);


--D1_mem[18][3] is dram:inst2|mem[18][3]
--operation mode is normal

D1_mem[18][3] = D1L479 & D1L379 & D1_data[3]$latch # !D1L479 & (D1_mem[18][3]);


--D1_mem[16][3] is dram:inst2|mem[16][3]
--operation mode is normal

D1_mem[16][3] = D1L859 & D1L759 & D1_data[3]$latch # !D1L859 & (D1_mem[16][3]);


--D1_mem[22][3] is dram:inst2|mem[22][3]
--operation mode is normal

D1_mem[22][3] = D1L279 & D1L179 & D1_data[3]$latch # !D1L279 & (D1_mem[22][3]);


--D1_mem[10][3] is dram:inst2|mem[10][3]
--operation mode is normal

D1_mem[10][3] = D1L849 & D1L749 & D1_data[3]$latch # !D1L849 & (D1_mem[10][3]);


--D1_mem[12][3] is dram:inst2|mem[12][3]
--operation mode is normal

D1_mem[12][3] = D1L869 & D1L769 & D1_data[3]$latch # !D1L869 & (D1_mem[12][3]);


--D1_mem[8][3] is dram:inst2|mem[8][3]
--operation mode is normal

D1_mem[8][3] = D1L469 & D1L369 & D1_data[3]$latch # !D1L469 & (D1_mem[8][3]);


--D1_mem[14][3] is dram:inst2|mem[14][3]
--operation mode is normal

D1_mem[14][3] = D1L259 & D1L159 & D1_data[3]$latch # !D1L259 & (D1_mem[14][3]);


--D1_mem[4][3] is dram:inst2|mem[4][3]
--operation mode is normal

D1_mem[4][3] = D1L269 & D1L169 & D1_data[3]$latch # !D1L269 & (D1_mem[4][3]);


--D1_mem[2][3] is dram:inst2|mem[2][3]
--operation mode is normal

D1_mem[2][3] = D1L059 & D1L949 & D1_data[3]$latch # !D1L059 & (D1_mem[2][3]);


--D1_mem[0][3] is dram:inst2|mem[0][3]
--operation mode is normal

D1_mem[0][3] = D1L669 & D1L569 & D1_data[3]$latch # !D1L669 & (D1_mem[0][3]);


--D1_mem[6][3] is dram:inst2|mem[6][3]
--operation mode is normal

D1_mem[6][3] = D1L649 & D1L549 & D1_data[3]$latch # !D1L649 & (D1_mem[6][3]);


--D1_mem[28][3] is dram:inst2|mem[28][3]
--operation mode is normal

D1_mem[28][3] = D1L069 & D1L959 & D1_data[3]$latch # !D1L069 & (D1_mem[28][3]);


--D1_mem[26][3] is dram:inst2|mem[26][3]
--operation mode is normal

D1_mem[26][3] = D1L079 & D1L969 & D1_data[3]$latch # !D1L079 & (D1_mem[26][3]);


--D1_mem[24][3] is dram:inst2|mem[24][3]
--operation mode is normal

D1_mem[24][3] = D1L659 & D1L559 & D1_data[3]$latch # !D1L659 & (D1_mem[24][3]);


--D1_mem[30][3] is dram:inst2|mem[30][3]
--operation mode is normal

D1_mem[30][3] = D1L679 & D1L579 & D1_data[3]$latch # !D1L679 & (D1_mem[30][3]);


--D1_mem[21][2] is dram:inst2|mem[21][2]
--operation mode is normal

D1_mem[21][2] = D1L619 & D1L519 & D1_data[2]$latch # !D1L619 & (D1_mem[21][2]);


--D1_mem[13][2] is dram:inst2|mem[13][2]
--operation mode is normal

D1_mem[13][2] = D1L429 & D1L329 & D1_data[2]$latch # !D1L429 & (D1_mem[13][2]);


--D1_mem[5][2] is dram:inst2|mem[5][2]
--operation mode is normal

D1_mem[5][2] = D1L239 & (D1_data[2]$latch # !D1L139) # !D1L239 & (D1_mem[5][2]);


--D1_mem[29][2] is dram:inst2|mem[29][2]
--operation mode is normal

D1_mem[29][2] = D1L049 & D1L939 & D1_data[2]$latch # !D1L049 & (D1_mem[29][2]);


--D1_mem[19][2] is dram:inst2|mem[19][2]
--operation mode is normal

D1_mem[19][2] = D1L419 & D1L319 & D1_data[2]$latch # !D1L419 & (D1_mem[19][2]);


--D1_mem[11][2] is dram:inst2|mem[11][2]
--operation mode is normal

D1_mem[11][2] = D1L229 & (D1_data[2]$latch # !D1L129) # !D1L229 & (D1_mem[11][2]);


--D1_mem[3][2] is dram:inst2|mem[3][2]
--operation mode is normal

D1_mem[3][2] = D1L039 & (D1_data[2]$latch # !D1L929) # !D1L039 & (D1_mem[3][2]);


--D1_mem[27][2] is dram:inst2|mem[27][2]
--operation mode is normal

D1_mem[27][2] = D1L839 & D1L739 & D1_data[2]$latch # !D1L839 & (D1_mem[27][2]);


--D1_mem[17][2] is dram:inst2|mem[17][2]
--operation mode is normal

D1_mem[17][2] = D1L819 & D1L719 & D1_data[2]$latch # !D1L819 & (D1_mem[17][2]);


--D1_mem[9][2] is dram:inst2|mem[9][2]
--operation mode is normal

D1_mem[9][2] = D1L629 & D1L529 & D1_data[2]$latch # !D1L629 & (D1_mem[9][2]);


--D1_mem[1][2] is dram:inst2|mem[1][2]
--operation mode is normal

D1_mem[1][2] = D1L439 & D1L339 & D1_data[2]$latch # !D1L439 & (D1_mem[1][2]);


--D1_mem[25][2] is dram:inst2|mem[25][2]
--operation mode is normal

D1_mem[25][2] = D1L249 & D1L149 & D1_data[2]$latch # !D1L249 & (D1_mem[25][2]);


--D1_mem[23][2] is dram:inst2|mem[23][2]
--operation mode is normal

D1_mem[23][2] = D1L029 & D1L919 & D1_data[2]$latch # !D1L029 & (D1_mem[23][2]);


--D1_mem[15][2] is dram:inst2|mem[15][2]
--operation mode is normal

D1_mem[15][2] = D1L829 & D1L729 & D1_data[2]$latch # !D1L829 & (D1_mem[15][2]);


--D1_mem[7][2] is dram:inst2|mem[7][2]
--operation mode is normal

D1_mem[7][2] = D1L639 & (D1_data[2]$latch # !D1L539) # !D1L639 & (D1_mem[7][2]);


--D1_mem[31][2] is dram:inst2|mem[31][2]
--operation mode is normal

D1_mem[31][2] = D1L449 & D1L349 & D1_data[2]$latch # !D1L449 & (D1_mem[31][2]);


--D1_mem[18][2] is dram:inst2|mem[18][2]
--operation mode is normal

D1_mem[18][2] = D1L479 & D1L379 & D1_data[2]$latch # !D1L479 & (D1_mem[18][2]);


--D1_mem[20][2] is dram:inst2|mem[20][2]
--operation mode is normal

D1_mem[20][2] = D1L459 & D1L359 & D1_data[2]$latch # !D1L459 & (D1_mem[20][2]);


--D1_mem[16][2] is dram:inst2|mem[16][2]
--operation mode is normal

D1_mem[16][2] = D1L859 & D1L759 & D1_data[2]$latch # !D1L859 & (D1_mem[16][2]);


--D1_mem[22][2] is dram:inst2|mem[22][2]
--operation mode is normal

D1_mem[22][2] = D1L279 & D1L179 & D1_data[2]$latch # !D1L279 & (D1_mem[22][2]);


--D1_mem[12][2] is dram:inst2|mem[12][2]
--operation mode is normal

D1_mem[12][2] = D1L869 & D1L769 & D1_data[2]$latch # !D1L869 & (D1_mem[12][2]);


--D1_mem[10][2] is dram:inst2|mem[10][2]
--operation mode is normal

D1_mem[10][2] = D1L849 & D1L749 & D1_data[2]$latch # !D1L849 & (D1_mem[10][2]);


--D1_mem[8][2] is dram:inst2|mem[8][2]
--operation mode is normal

D1_mem[8][2] = D1L469 & D1L369 & D1_data[2]$latch # !D1L469 & (D1_mem[8][2]);


--D1_mem[14][2] is dram:inst2|mem[14][2]
--operation mode is normal

D1_mem[14][2] = D1L259 & D1L159 & D1_data[2]$latch # !D1L259 & (D1_mem[14][2]);


--D1_mem[4][2] is dram:inst2|mem[4][2]
--operation mode is normal

D1_mem[4][2] = D1L269 & D1L169 & D1_data[2]$latch # !D1L269 & (D1_mem[4][2]);


--D1_mem[2][2] is dram:inst2|mem[2][2]
--operation mode is normal

D1_mem[2][2] = D1L059 & (D1_data[2]$latch # !D1L949) # !D1L059 & (D1_mem[2][2]);


--D1_mem[0][2] is dram:inst2|mem[0][2]
--operation mode is normal

D1_mem[0][2] = D1L669 & D1L569 & D1_data[2]$latch # !D1L669 & (D1_mem[0][2]);


--D1_mem[6][2] is dram:inst2|mem[6][2]
--operation mode is normal

D1_mem[6][2] = D1L649 & D1L549 & D1_data[2]$latch # !D1L649 & (D1_mem[6][2]);


--D1_mem[26][2] is dram:inst2|mem[26][2]
--operation mode is normal

D1_mem[26][2] = D1L079 & D1L969 & D1_data[2]$latch # !D1L079 & (D1_mem[26][2]);


--D1_mem[28][2] is dram:inst2|mem[28][2]
--operation mode is normal

D1_mem[28][2] = D1L069 & D1L959 & D1_data[2]$latch # !D1L069 & (D1_mem[28][2]);


--D1_mem[24][2] is dram:inst2|mem[24][2]
--operation mode is normal

D1_mem[24][2] = D1L659 & D1L559 & D1_data[2]$latch # !D1L659 & (D1_mem[24][2]);


--D1_mem[30][2] is dram:inst2|mem[30][2]
--operation mode is normal

D1_mem[30][2] = D1L679 & D1L579 & D1_data[2]$latch # !D1L679 & (D1_mem[30][2]);


--D1_mem[21][1] is dram:inst2|mem[21][1]
--operation mode is normal

D1_mem[21][1] = D1L619 & D1L519 & D1_data[1]$latch # !D1L619 & (D1_mem[21][1]);


--D1_mem[25][1] is dram:inst2|mem[25][1]
--operation mode is normal

D1_mem[25][1] = D1L249 & D1L149 & D1_data[1]$latch # !D1L249 & (D1_mem[25][1]);


--D1_mem[17][1] is dram:inst2|mem[17][1]
--operation mode is normal

D1_mem[17][1] = D1L819 & D1L719 & D1_data[1]$latch # !D1L819 & (D1_mem[17][1]);


--D1_mem[29][1] is dram:inst2|mem[29][1]
--operation mode is normal

D1_mem[29][1] = D1L049 & D1L939 & D1_data[1]$latch # !D1L049 & (D1_mem[29][1]);


--D1_mem[7][1] is dram:inst2|mem[7][1]
--operation mode is normal

D1_mem[7][1] = D1L639 & D1L539 & D1_data[1]$latch # !D1L639 & (D1_mem[7][1]);


--D1_mem[11][1] is dram:inst2|mem[11][1]
--operation mode is normal

D1_mem[11][1] = D1L229 & D1L129 & D1_data[1]$latch # !D1L229 & (D1_mem[11][1]);


--D1_mem[3][1] is dram:inst2|mem[3][1]
--operation mode is normal

D1_mem[3][1] = D1L039 & (D1_data[1]$latch # !D1L929) # !D1L039 & (D1_mem[3][1]);


--D1_mem[15][1] is dram:inst2|mem[15][1]
--operation mode is normal

D1_mem[15][1] = D1L829 & D1L729 & D1_data[1]$latch # !D1L829 & (D1_mem[15][1]);


--D1_mem[5][1] is dram:inst2|mem[5][1]
--operation mode is normal

D1_mem[5][1] = D1L239 & D1L139 & D1_data[1]$latch # !D1L239 & (D1_mem[5][1]);


--D1_mem[9][1] is dram:inst2|mem[9][1]
--operation mode is normal

D1_mem[9][1] = D1L629 & D1L529 & D1_data[1]$latch # !D1L629 & (D1_mem[9][1]);


--D1_mem[1][1] is dram:inst2|mem[1][1]
--operation mode is normal

D1_mem[1][1] = D1L439 & D1L339 & D1_data[1]$latch # !D1L439 & (D1_mem[1][1]);


--D1_mem[13][1] is dram:inst2|mem[13][1]
--operation mode is normal

D1_mem[13][1] = D1L429 & D1L329 & D1_data[1]$latch # !D1L429 & (D1_mem[13][1]);


--D1_mem[23][1] is dram:inst2|mem[23][1]
--operation mode is normal

D1_mem[23][1] = D1L029 & D1L919 & D1_data[1]$latch # !D1L029 & (D1_mem[23][1]);


--D1_mem[27][1] is dram:inst2|mem[27][1]
--operation mode is normal

D1_mem[27][1] = D1L839 & D1L739 & D1_data[1]$latch # !D1L839 & (D1_mem[27][1]);


--D1_mem[19][1] is dram:inst2|mem[19][1]
--operation mode is normal

D1_mem[19][1] = D1L419 & D1L319 & D1_data[1]$latch # !D1L419 & (D1_mem[19][1]);


--D1_mem[31][1] is dram:inst2|mem[31][1]
--operation mode is normal

D1_mem[31][1] = D1L449 & D1L349 & D1_data[1]$latch # !D1L449 & (D1_mem[31][1]);


--D1_mem[18][1] is dram:inst2|mem[18][1]
--operation mode is normal

D1_mem[18][1] = D1L479 & D1L379 & D1_data[1]$latch # !D1L479 & (D1_mem[18][1]);


--D1_mem[24][1] is dram:inst2|mem[24][1]
--operation mode is normal

D1_mem[24][1] = D1L659 & D1L559 & D1_data[1]$latch # !D1L659 & (D1_mem[24][1]);


--D1_mem[16][1] is dram:inst2|mem[16][1]
--operation mode is normal

D1_mem[16][1] = D1L859 & D1L759 & D1_data[1]$latch # !D1L859 & (D1_mem[16][1]);


--D1_mem[26][1] is dram:inst2|mem[26][1]
--operation mode is normal

D1_mem[26][1] = D1L079 & D1L969 & D1_data[1]$latch # !D1L079 & (D1_mem[26][1]);


--D1_mem[12][1] is dram:inst2|mem[12][1]
--operation mode is normal

D1_mem[12][1] = D1L869 & D1L769 & D1_data[1]$latch # !D1L869 & (D1_mem[12][1]);


--D1_mem[6][1] is dram:inst2|mem[6][1]
--operation mode is normal

D1_mem[6][1] = D1L649 & D1L549 & D1_data[1]$latch # !D1L649 & (D1_mem[6][1]);


--D1_mem[4][1] is dram:inst2|mem[4][1]
--operation mode is normal

D1_mem[4][1] = D1L269 & D1L169 & D1_data[1]$latch # !D1L269 & (D1_mem[4][1]);


--D1_mem[14][1] is dram:inst2|mem[14][1]
--operation mode is normal

D1_mem[14][1] = D1L259 & D1L159 & D1_data[1]$latch # !D1L259 & (D1_mem[14][1]);


--D1_mem[8][1] is dram:inst2|mem[8][1]
--operation mode is normal

D1_mem[8][1] = D1L469 & D1L369 & D1_data[1]$latch # !D1L469 & (D1_mem[8][1]);


--D1_mem[2][1] is dram:inst2|mem[2][1]
--operation mode is normal

D1_mem[2][1] = D1L059 & D1L949 & D1_data[1]$latch # !D1L059 & (D1_mem[2][1]);


--D1_mem[0][1] is dram:inst2|mem[0][1]
--operation mode is normal

D1_mem[0][1] = D1L669 & D1L569 & D1_data[1]$latch # !D1L669 & (D1_mem[0][1]);


--D1_mem[10][1] is dram:inst2|mem[10][1]
--operation mode is normal

D1_mem[10][1] = D1L849 & D1L749 & D1_data[1]$latch # !D1L849 & (D1_mem[10][1]);


--D1_mem[28][1] is dram:inst2|mem[28][1]
--operation mode is normal

D1_mem[28][1] = D1L069 & D1L959 & D1_data[1]$latch # !D1L069 & (D1_mem[28][1]);


--D1_mem[22][1] is dram:inst2|mem[22][1]
--operation mode is normal

D1_mem[22][1] = D1L279 & D1L179 & D1_data[1]$latch # !D1L279 & (D1_mem[22][1]);


--D1_mem[20][1] is dram:inst2|mem[20][1]
--operation mode is normal

D1_mem[20][1] = D1L459 & D1L359 & D1_data[1]$latch # !D1L459 & (D1_mem[20][1]);


--D1_mem[30][1] is dram:inst2|mem[30][1]
--operation mode is normal

D1_mem[30][1] = D1L679 & D1L579 & D1_data[1]$latch # !D1L679 & (D1_mem[30][1]);


--D1_mem[19][0] is dram:inst2|mem[19][0]
--operation mode is normal

D1_mem[19][0] = D1L419 & D1L319 & D1_data[0]$latch # !D1L419 & (D1_mem[19][0]);


--D1_mem[11][0] is dram:inst2|mem[11][0]
--operation mode is normal

D1_mem[11][0] = D1L229 & D1L129 & D1_data[0]$latch # !D1L229 & (D1_mem[11][0]);


--D1_mem[3][0] is dram:inst2|mem[3][0]
--operation mode is normal

D1_mem[3][0] = D1L039 & D1L929 & D1_data[0]$latch # !D1L039 & (D1_mem[3][0]);


--D1_mem[27][0] is dram:inst2|mem[27][0]
--operation mode is normal

D1_mem[27][0] = D1L839 & D1L739 & D1_data[0]$latch # !D1L839 & (D1_mem[27][0]);


--D1_mem[21][0] is dram:inst2|mem[21][0]
--operation mode is normal

D1_mem[21][0] = D1L619 & D1L519 & D1_data[0]$latch # !D1L619 & (D1_mem[21][0]);


--D1_mem[13][0] is dram:inst2|mem[13][0]
--operation mode is normal

D1_mem[13][0] = D1L429 & D1L329 & D1_data[0]$latch # !D1L429 & (D1_mem[13][0]);


--D1_mem[5][0] is dram:inst2|mem[5][0]
--operation mode is normal

D1_mem[5][0] = D1L239 & D1L139 & D1_data[0]$latch # !D1L239 & (D1_mem[5][0]);


--D1_mem[29][0] is dram:inst2|mem[29][0]
--operation mode is normal

D1_mem[29][0] = D1L049 & D1L939 & D1_data[0]$latch # !D1L049 & (D1_mem[29][0]);


--D1_mem[17][0] is dram:inst2|mem[17][0]
--operation mode is normal

D1_mem[17][0] = D1L819 & D1L719 & D1_data[0]$latch # !D1L819 & (D1_mem[17][0]);


--D1_mem[9][0] is dram:inst2|mem[9][0]
--operation mode is normal

D1_mem[9][0] = D1L629 & D1L529 & D1_data[0]$latch # !D1L629 & (D1_mem[9][0]);


--D1_mem[1][0] is dram:inst2|mem[1][0]
--operation mode is normal

D1_mem[1][0] = D1L439 & (D1_data[0]$latch # !D1L339) # !D1L439 & (D1_mem[1][0]);


--D1_mem[25][0] is dram:inst2|mem[25][0]
--operation mode is normal

D1_mem[25][0] = D1L249 & D1L149 & D1_data[0]$latch # !D1L249 & (D1_mem[25][0]);


--D1_mem[23][0] is dram:inst2|mem[23][0]
--operation mode is normal

D1_mem[23][0] = D1L029 & D1L919 & D1_data[0]$latch # !D1L029 & (D1_mem[23][0]);


--D1_mem[15][0] is dram:inst2|mem[15][0]
--operation mode is normal

D1_mem[15][0] = D1L829 & D1L729 & D1_data[0]$latch # !D1L829 & (D1_mem[15][0]);


--D1_mem[7][0] is dram:inst2|mem[7][0]
--operation mode is normal

D1_mem[7][0] = D1L639 & D1L539 & D1_data[0]$latch # !D1L639 & (D1_mem[7][0]);


--D1_mem[31][0] is dram:inst2|mem[31][0]
--operation mode is normal

D1_mem[31][0] = D1L449 & D1L349 & D1_data[0]$latch # !D1L449 & (D1_mem[31][0]);


--D1_mem[20][0] is dram:inst2|mem[20][0]
--operation mode is normal

D1_mem[20][0] = D1L459 & D1L359 & D1_data[0]$latch # !D1L459 & (D1_mem[20][0]);


--D1_mem[18][0] is dram:inst2|mem[18][0]
--operation mode is normal

D1_mem[18][0] = D1L479 & D1L379 & D1_data[0]$latch # !D1L479 & (D1_mem[18][0]);


--D1_mem[16][0] is dram:inst2|mem[16][0]
--operation mode is normal

D1_mem[16][0] = D1L859 & D1L759 & D1_data[0]$latch # !D1L859 & (D1_mem[16][0]);


--D1_mem[22][0] is dram:inst2|mem[22][0]
--operation mode is normal

D1_mem[22][0] = D1L279 & D1L179 & D1_data[0]$latch # !D1L279 & (D1_mem[22][0]);


--D1_mem[10][0] is dram:inst2|mem[10][0]
--operation mode is normal

D1_mem[10][0] = D1L849 & D1L749 & D1_data[0]$latch # !D1L849 & (D1_mem[10][0]);


--D1_mem[12][0] is dram:inst2|mem[12][0]
--operation mode is normal

D1_mem[12][0] = D1L869 & D1L769 & D1_data[0]$latch # !D1L869 & (D1_mem[12][0]);


--D1_mem[8][0] is dram:inst2|mem[8][0]
--operation mode is normal

D1_mem[8][0] = D1L469 & D1L369 & D1_data[0]$latch # !D1L469 & (D1_mem[8][0]);


--D1_mem[14][0] is dram:inst2|mem[14][0]
--operation mode is normal

D1_mem[14][0] = D1L259 & D1L159 & D1_data[0]$latch # !D1L259 & (D1_mem[14][0]);


--D1_mem[2][0] is dram:inst2|mem[2][0]
--operation mode is normal

D1_mem[2][0] = D1L059 & D1L949 & D1_data[0]$latch # !D1L059 & (D1_mem[2][0]);


--D1_mem[4][0] is dram:inst2|mem[4][0]
--operation mode is normal

D1_mem[4][0] = D1L269 & D1L169 & D1_data[0]$latch # !D1L269 & (D1_mem[4][0]);


--D1_mem[0][0] is dram:inst2|mem[0][0]
--operation mode is normal

D1_mem[0][0] = D1L669 & D1L569 & D1_data[0]$latch # !D1L669 & (D1_mem[0][0]);


--D1_mem[6][0] is dram:inst2|mem[6][0]
--operation mode is normal

D1_mem[6][0] = D1L649 & D1L549 & D1_data[0]$latch # !D1L649 & (D1_mem[6][0]);


--D1_mem[28][0] is dram:inst2|mem[28][0]
--operation mode is normal

D1_mem[28][0] = D1L069 & D1L959 & D1_data[0]$latch # !D1L069 & (D1_mem[28][0]);


--D1_mem[26][0] is dram:inst2|mem[26][0]
--operation mode is normal

D1_mem[26][0] = D1L079 & D1L969 & D1_data[0]$latch # !D1L079 & (D1_mem[26][0]);


--D1_mem[24][0] is dram:inst2|mem[24][0]
--operation mode is normal

D1_mem[24][0] = D1L659 & D1L559 & D1_data[0]$latch # !D1L659 & (D1_mem[24][0]);


--D1_mem[30][0] is dram:inst2|mem[30][0]
--operation mode is normal

D1_mem[30][0] = D1L679 & D1L579 & D1_data[0]$latch # !D1L679 & (D1_mem[30][0]);


--B1L49 is alu:inst|LessThan~232
--operation mode is arithmetic

B1L49 = CARRY(G1L42 & (!B1L89 # !G1L55) # !G1L42 & !G1L55 & !B1L89);


--B1L05 is alu:inst|add~4513
--operation mode is arithmetic

B1L05_carry_eqn = B1L55;
B1L05 = G1L82 $ (!B1L05_carry_eqn);

--B1L15 is alu:inst|add~4515
--operation mode is arithmetic

B1L15 = CARRY(!B1L55 # !G1L82);


--B1L69 is alu:inst|LessThan~237
--operation mode is arithmetic

B1L69 = CARRY(B1L45 & (!B1L001 # !G1L55) # !B1L45 & !G1L55 & !B1L001);


--B1L25 is alu:inst|add~4518
--operation mode is normal

B1L25 = H1_alu_func[0] # H1_sci[0] & (!H1_sci[1]) # !H1_sci[0] & C1_flag_c & H1_sci[1];


--B1L35 is alu:inst|add~4519
--operation mode is normal

B1L35 = H1_alu_func[1] & (!H1_alu_func[0]);


--D1L547 is dram:inst2|Mux~2341
--operation mode is normal

D1L547 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][15] # !N1_q[3] & (D1_mem[5][15]));


--D1L647 is dram:inst2|Mux~2342
--operation mode is normal

D1L647 = N1_q[4] & (D1L547 & (D1_mem[29][15]) # !D1L547 & D1_mem[21][15]) # !N1_q[4] & (D1L547);


--D1L747 is dram:inst2|Mux~2343
--operation mode is normal

D1L747 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][15] # !N1_q[3] & (D1_mem[3][15]));


--D1L847 is dram:inst2|Mux~2344
--operation mode is normal

D1L847 = N1_q[4] & (D1L747 & (D1_mem[27][15]) # !D1L747 & D1_mem[19][15]) # !N1_q[4] & (D1L747);


--D1L947 is dram:inst2|Mux~2345
--operation mode is normal

D1L947 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][15] # !N1_q[3] & (D1_mem[1][15]));


--D1L057 is dram:inst2|Mux~2346
--operation mode is normal

D1L057 = N1_q[4] & (D1L947 & (D1_mem[25][15]) # !D1L947 & D1_mem[17][15]) # !N1_q[4] & (D1L947);


--D1L157 is dram:inst2|Mux~2347
--operation mode is normal

D1L157 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1L847 # !N1_q[1] & (D1L057));


--D1L257 is dram:inst2|Mux~2348
--operation mode is normal

D1L257 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][15] # !N1_q[3] & (D1_mem[7][15]));


--D1L357 is dram:inst2|Mux~2349
--operation mode is normal

D1L357 = N1_q[4] & (D1L257 & (D1_mem[31][15]) # !D1L257 & D1_mem[23][15]) # !N1_q[4] & (D1L257);


--D1L457 is dram:inst2|Mux~2350
--operation mode is normal

D1L457 = N1_q[2] & (D1L157 & (D1L357) # !D1L157 & D1L647) # !N1_q[2] & (D1L157);


--D1L557 is dram:inst2|Mux~2351
--operation mode is normal

D1L557 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[20][15] # !N1_q[2] & (D1_mem[16][15]));


--D1L657 is dram:inst2|Mux~2352
--operation mode is normal

D1L657 = N1_q[1] & (D1L557 & (D1_mem[22][15]) # !D1L557 & D1_mem[18][15]) # !N1_q[1] & (D1L557);


--D1L757 is dram:inst2|Mux~2353
--operation mode is normal

D1L757 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[10][15] # !N1_q[1] & (D1_mem[8][15]));


--D1L857 is dram:inst2|Mux~2354
--operation mode is normal

D1L857 = N1_q[2] & (D1L757 & (D1_mem[14][15]) # !D1L757 & D1_mem[12][15]) # !N1_q[2] & (D1L757);


--D1L957 is dram:inst2|Mux~2355
--operation mode is normal

D1L957 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[2][15] # !N1_q[1] & (D1_mem[0][15]));


--D1L067 is dram:inst2|Mux~2356
--operation mode is normal

D1L067 = N1_q[2] & (D1L957 & (D1_mem[6][15]) # !D1L957 & D1_mem[4][15]) # !N1_q[2] & (D1L957);


--D1L167 is dram:inst2|Mux~2357
--operation mode is normal

D1L167 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L857 # !N1_q[3] & (D1L067));


--D1L267 is dram:inst2|Mux~2358
--operation mode is normal

D1L267 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[28][15] # !N1_q[2] & (D1_mem[24][15]));


--D1L367 is dram:inst2|Mux~2359
--operation mode is normal

D1L367 = N1_q[1] & (D1L267 & (D1_mem[30][15]) # !D1L267 & D1_mem[26][15]) # !N1_q[1] & (D1L267);


--D1L467 is dram:inst2|Mux~2360
--operation mode is normal

D1L467 = N1_q[4] & (D1L167 & (D1L367) # !D1L167 & D1L657) # !N1_q[4] & (D1L167);


--D1L567 is dram:inst2|Mux~2361
--operation mode is normal

D1L567 = N1_q[0] & D1L457 # !N1_q[0] & (D1L467);


--D1_data[15]$latch is dram:inst2|data[15]$latch
--operation mode is normal

D1_data[15]$latch = H1_wr & D1L567 # !H1_wr & (D1_data[15]$latch);


--D1L667 is dram:inst2|Mux~2362
--operation mode is normal

D1L667 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][14] # !N1_q[3] & (D1_mem[3][14]));


--D1L767 is dram:inst2|Mux~2363
--operation mode is normal

D1L767 = N1_q[4] & (D1L667 & (D1_mem[27][14]) # !D1L667 & D1_mem[19][14]) # !N1_q[4] & (D1L667);


--D1L867 is dram:inst2|Mux~2364
--operation mode is normal

D1L867 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[21][14] # !N1_q[4] & (D1_mem[5][14]));


--D1L967 is dram:inst2|Mux~2365
--operation mode is normal

D1L967 = N1_q[3] & (D1L867 & (D1_mem[29][14]) # !D1L867 & D1_mem[13][14]) # !N1_q[3] & (D1L867);


--D1L077 is dram:inst2|Mux~2366
--operation mode is normal

D1L077 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][14] # !N1_q[3] & (D1_mem[1][14]));


--D1L177 is dram:inst2|Mux~2367
--operation mode is normal

D1L177 = N1_q[4] & (D1L077 & (D1_mem[25][14]) # !D1L077 & D1_mem[17][14]) # !N1_q[4] & (D1L077);


--D1L277 is dram:inst2|Mux~2368
--operation mode is normal

D1L277 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L967 # !N1_q[2] & (D1L177));


--D1L377 is dram:inst2|Mux~2369
--operation mode is normal

D1L377 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[23][14] # !N1_q[4] & (D1_mem[7][14]));


--D1L477 is dram:inst2|Mux~2370
--operation mode is normal

D1L477 = N1_q[3] & (D1L377 & (D1_mem[31][14]) # !D1L377 & D1_mem[15][14]) # !N1_q[3] & (D1L377);


--D1L577 is dram:inst2|Mux~2371
--operation mode is normal

D1L577 = N1_q[1] & (D1L277 & (D1L477) # !D1L277 & D1L767) # !N1_q[1] & (D1L277);


--D1L677 is dram:inst2|Mux~2372
--operation mode is normal

D1L677 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][14] # !N1_q[2] & (D1_mem[8][14]));


--D1L777 is dram:inst2|Mux~2373
--operation mode is normal

D1L777 = N1_q[1] & (D1L677 & (D1_mem[14][14]) # !D1L677 & D1_mem[10][14]) # !N1_q[1] & (D1L677);


--D1L877 is dram:inst2|Mux~2374
--operation mode is normal

D1L877 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[18][14] # !N1_q[1] & (D1_mem[16][14]));


--D1L977 is dram:inst2|Mux~2375
--operation mode is normal

D1L977 = N1_q[2] & (D1L877 & (D1_mem[22][14]) # !D1L877 & D1_mem[20][14]) # !N1_q[2] & (D1L877);


--D1L087 is dram:inst2|Mux~2376
--operation mode is normal

D1L087 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[4][14] # !N1_q[2] & (D1_mem[0][14]));


--D1L187 is dram:inst2|Mux~2377
--operation mode is normal

D1L187 = N1_q[1] & (D1L087 & (D1_mem[6][14]) # !D1L087 & D1_mem[2][14]) # !N1_q[1] & (D1L087);


--D1L287 is dram:inst2|Mux~2378
--operation mode is normal

D1L287 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1L977 # !N1_q[4] & (D1L187));


--D1L387 is dram:inst2|Mux~2379
--operation mode is normal

D1L387 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[26][14] # !N1_q[1] & (D1_mem[24][14]));


--D1L487 is dram:inst2|Mux~2380
--operation mode is normal

D1L487 = N1_q[2] & (D1L387 & (D1_mem[30][14]) # !D1L387 & D1_mem[28][14]) # !N1_q[2] & (D1L387);


--D1L587 is dram:inst2|Mux~2381
--operation mode is normal

D1L587 = N1_q[3] & (D1L287 & (D1L487) # !D1L287 & D1L777) # !N1_q[3] & (D1L287);


--D1L687 is dram:inst2|Mux~2382
--operation mode is normal

D1L687 = N1_q[0] & D1L577 # !N1_q[0] & (D1L587);


--D1_data[14]$latch is dram:inst2|data[14]$latch
--operation mode is normal

D1_data[14]$latch = H1_wr & D1L687 # !H1_wr & (D1_data[14]$latch);


--D1L787 is dram:inst2|Mux~2383
--operation mode is normal

D1L787 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][13] # !N1_q[3] & (D1_mem[5][13]));


--D1L887 is dram:inst2|Mux~2384
--operation mode is normal

D1L887 = N1_q[4] & (D1L787 & (D1_mem[29][13]) # !D1L787 & D1_mem[21][13]) # !N1_q[4] & (D1L787);


--D1L987 is dram:inst2|Mux~2385
--operation mode is normal

D1L987 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[19][13] # !N1_q[4] & (D1_mem[3][13]));


--D1L097 is dram:inst2|Mux~2386
--operation mode is normal

D1L097 = N1_q[3] & (D1L987 & (D1_mem[27][13]) # !D1L987 & D1_mem[11][13]) # !N1_q[3] & (D1L987);


--D1L197 is dram:inst2|Mux~2387
--operation mode is normal

D1L197 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[17][13] # !N1_q[4] & (D1_mem[1][13]));


--D1L297 is dram:inst2|Mux~2388
--operation mode is normal

D1L297 = N1_q[3] & (D1L197 & (D1_mem[25][13]) # !D1L197 & D1_mem[9][13]) # !N1_q[3] & (D1L197);


--D1L397 is dram:inst2|Mux~2389
--operation mode is normal

D1L397 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1L097 # !N1_q[1] & (D1L297));


--D1L497 is dram:inst2|Mux~2390
--operation mode is normal

D1L497 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][13] # !N1_q[3] & (D1_mem[7][13]));


--D1L597 is dram:inst2|Mux~2391
--operation mode is normal

D1L597 = N1_q[4] & (D1L497 & (D1_mem[31][13]) # !D1L497 & D1_mem[23][13]) # !N1_q[4] & (D1L497);


--D1L697 is dram:inst2|Mux~2392
--operation mode is normal

D1L697 = N1_q[2] & (D1L397 & (D1L597) # !D1L397 & D1L887) # !N1_q[2] & (D1L397);


--D1L797 is dram:inst2|Mux~2393
--operation mode is normal

D1L797 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[20][13] # !N1_q[2] & (D1_mem[16][13]));


--D1L897 is dram:inst2|Mux~2394
--operation mode is normal

D1L897 = N1_q[1] & (D1L797 & (D1_mem[22][13]) # !D1L797 & D1_mem[18][13]) # !N1_q[1] & (D1L797);


--D1L997 is dram:inst2|Mux~2395
--operation mode is normal

D1L997 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[10][13] # !N1_q[1] & (D1_mem[8][13]));


--D1L008 is dram:inst2|Mux~2396
--operation mode is normal

D1L008 = N1_q[2] & (D1L997 & (D1_mem[14][13]) # !D1L997 & D1_mem[12][13]) # !N1_q[2] & (D1L997);


--D1L108 is dram:inst2|Mux~2397
--operation mode is normal

D1L108 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[2][13] # !N1_q[1] & (D1_mem[0][13]));


--D1L208 is dram:inst2|Mux~2398
--operation mode is normal

D1L208 = N1_q[2] & (D1L108 & (D1_mem[6][13]) # !D1L108 & D1_mem[4][13]) # !N1_q[2] & (D1L108);


--D1L308 is dram:inst2|Mux~2399
--operation mode is normal

D1L308 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L008 # !N1_q[3] & (D1L208));


--D1L408 is dram:inst2|Mux~2400
--operation mode is normal

D1L408 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[28][13] # !N1_q[2] & (D1_mem[24][13]));


--D1L508 is dram:inst2|Mux~2401
--operation mode is normal

D1L508 = N1_q[1] & (D1L408 & (D1_mem[30][13]) # !D1L408 & D1_mem[26][13]) # !N1_q[1] & (D1L408);


--D1L608 is dram:inst2|Mux~2402
--operation mode is normal

D1L608 = N1_q[4] & (D1L308 & (D1L508) # !D1L308 & D1L897) # !N1_q[4] & (D1L308);


--D1L708 is dram:inst2|Mux~2403
--operation mode is normal

D1L708 = N1_q[0] & D1L697 # !N1_q[0] & (D1L608);


--D1_data[13]$latch is dram:inst2|data[13]$latch
--operation mode is normal

D1_data[13]$latch = H1_wr & D1L708 # !H1_wr & (D1_data[13]$latch);


--D1L808 is dram:inst2|Mux~2404
--operation mode is normal

D1L808 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][12] # !N1_q[3] & (D1_mem[3][12]));


--D1L908 is dram:inst2|Mux~2405
--operation mode is normal

D1L908 = N1_q[4] & (D1L808 & (D1_mem[27][12]) # !D1L808 & D1_mem[19][12]) # !N1_q[4] & (D1L808);


--D1L018 is dram:inst2|Mux~2406
--operation mode is normal

D1L018 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[21][12] # !N1_q[4] & (D1_mem[5][12]));


--D1L118 is dram:inst2|Mux~2407
--operation mode is normal

D1L118 = N1_q[3] & (D1L018 & (D1_mem[29][12]) # !D1L018 & D1_mem[13][12]) # !N1_q[3] & (D1L018);


--D1L218 is dram:inst2|Mux~2408
--operation mode is normal

D1L218 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][12] # !N1_q[3] & (D1_mem[1][12]));


--D1L318 is dram:inst2|Mux~2409
--operation mode is normal

D1L318 = N1_q[4] & (D1L218 & (D1_mem[25][12]) # !D1L218 & D1_mem[17][12]) # !N1_q[4] & (D1L218);


--D1L418 is dram:inst2|Mux~2410
--operation mode is normal

D1L418 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L118 # !N1_q[2] & (D1L318));


--D1L518 is dram:inst2|Mux~2411
--operation mode is normal

D1L518 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[23][12] # !N1_q[4] & (D1_mem[7][12]));


--D1L618 is dram:inst2|Mux~2412
--operation mode is normal

D1L618 = N1_q[3] & (D1L518 & (D1_mem[31][12]) # !D1L518 & D1_mem[15][12]) # !N1_q[3] & (D1L518);


--D1L718 is dram:inst2|Mux~2413
--operation mode is normal

D1L718 = N1_q[1] & (D1L418 & (D1L618) # !D1L418 & D1L908) # !N1_q[1] & (D1L418);


--D1L818 is dram:inst2|Mux~2414
--operation mode is normal

D1L818 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][12] # !N1_q[2] & (D1_mem[8][12]));


--D1L918 is dram:inst2|Mux~2415
--operation mode is normal

D1L918 = N1_q[1] & (D1L818 & (D1_mem[14][12]) # !D1L818 & D1_mem[10][12]) # !N1_q[1] & (D1L818);


--D1L028 is dram:inst2|Mux~2416
--operation mode is normal

D1L028 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[18][12] # !N1_q[1] & (D1_mem[16][12]));


--D1L128 is dram:inst2|Mux~2417
--operation mode is normal

D1L128 = N1_q[2] & (D1L028 & (D1_mem[22][12]) # !D1L028 & D1_mem[20][12]) # !N1_q[2] & (D1L028);


--D1L228 is dram:inst2|Mux~2418
--operation mode is normal

D1L228 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[4][12] # !N1_q[2] & (D1_mem[0][12]));


--D1L328 is dram:inst2|Mux~2419
--operation mode is normal

D1L328 = N1_q[1] & (D1L228 & (D1_mem[6][12]) # !D1L228 & D1_mem[2][12]) # !N1_q[1] & (D1L228);


--D1L428 is dram:inst2|Mux~2420
--operation mode is normal

D1L428 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1L128 # !N1_q[4] & (D1L328));


--D1L528 is dram:inst2|Mux~2421
--operation mode is normal

D1L528 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[26][12] # !N1_q[1] & (D1_mem[24][12]));


--D1L628 is dram:inst2|Mux~2422
--operation mode is normal

D1L628 = N1_q[2] & (D1L528 & (D1_mem[30][12]) # !D1L528 & D1_mem[28][12]) # !N1_q[2] & (D1L528);


--D1L728 is dram:inst2|Mux~2423
--operation mode is normal

D1L728 = N1_q[3] & (D1L428 & (D1L628) # !D1L428 & D1L918) # !N1_q[3] & (D1L428);


--D1L828 is dram:inst2|Mux~2424
--operation mode is normal

D1L828 = N1_q[0] & D1L718 # !N1_q[0] & (D1L728);


--D1_data[12]$latch is dram:inst2|data[12]$latch
--operation mode is normal

D1_data[12]$latch = H1_wr & D1L828 # !H1_wr & (D1_data[12]$latch);


--D1L928 is dram:inst2|Mux~2425
--operation mode is normal

D1L928 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][11] # !N1_q[3] & (D1_mem[5][11]));


--D1L038 is dram:inst2|Mux~2426
--operation mode is normal

D1L038 = N1_q[4] & (D1L928 & (D1_mem[29][11]) # !D1L928 & D1_mem[21][11]) # !N1_q[4] & (D1L928);


--D1L138 is dram:inst2|Mux~2427
--operation mode is normal

D1L138 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[19][11] # !N1_q[4] & (D1_mem[3][11]));


--D1L238 is dram:inst2|Mux~2428
--operation mode is normal

D1L238 = N1_q[3] & (D1L138 & (D1_mem[27][11]) # !D1L138 & D1_mem[11][11]) # !N1_q[3] & (D1L138);


--D1L338 is dram:inst2|Mux~2429
--operation mode is normal

D1L338 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[17][11] # !N1_q[4] & (D1_mem[1][11]));


--D1L438 is dram:inst2|Mux~2430
--operation mode is normal

D1L438 = N1_q[3] & (D1L338 & (D1_mem[25][11]) # !D1L338 & D1_mem[9][11]) # !N1_q[3] & (D1L338);


--D1L538 is dram:inst2|Mux~2431
--operation mode is normal

D1L538 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1L238 # !N1_q[1] & (D1L438));


--D1L638 is dram:inst2|Mux~2432
--operation mode is normal

D1L638 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][11] # !N1_q[3] & (D1_mem[7][11]));


--D1L738 is dram:inst2|Mux~2433
--operation mode is normal

D1L738 = N1_q[4] & (D1L638 & (D1_mem[31][11]) # !D1L638 & D1_mem[23][11]) # !N1_q[4] & (D1L638);


--D1L838 is dram:inst2|Mux~2434
--operation mode is normal

D1L838 = N1_q[2] & (D1L538 & (D1L738) # !D1L538 & D1L038) # !N1_q[2] & (D1L538);


--D1L938 is dram:inst2|Mux~2435
--operation mode is normal

D1L938 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[20][11] # !N1_q[2] & (D1_mem[16][11]));


--D1L048 is dram:inst2|Mux~2436
--operation mode is normal

D1L048 = N1_q[1] & (D1L938 & (D1_mem[22][11]) # !D1L938 & D1_mem[18][11]) # !N1_q[1] & (D1L938);


--D1L148 is dram:inst2|Mux~2437
--operation mode is normal

D1L148 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[10][11] # !N1_q[1] & (D1_mem[8][11]));


--D1L248 is dram:inst2|Mux~2438
--operation mode is normal

D1L248 = N1_q[2] & (D1L148 & (D1_mem[14][11]) # !D1L148 & D1_mem[12][11]) # !N1_q[2] & (D1L148);


--D1L348 is dram:inst2|Mux~2439
--operation mode is normal

D1L348 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[2][11] # !N1_q[1] & (D1_mem[0][11]));


--D1L448 is dram:inst2|Mux~2440
--operation mode is normal

D1L448 = N1_q[2] & (D1L348 & (D1_mem[6][11]) # !D1L348 & D1_mem[4][11]) # !N1_q[2] & (D1L348);


--D1L548 is dram:inst2|Mux~2441
--operation mode is normal

D1L548 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L248 # !N1_q[3] & (D1L448));


--D1L648 is dram:inst2|Mux~2442
--operation mode is normal

D1L648 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[28][11] # !N1_q[2] & (D1_mem[24][11]));


--D1L748 is dram:inst2|Mux~2443
--operation mode is normal

D1L748 = N1_q[1] & (D1L648 & (D1_mem[30][11]) # !D1L648 & D1_mem[26][11]) # !N1_q[1] & (D1L648);


--D1L848 is dram:inst2|Mux~2444
--operation mode is normal

D1L848 = N1_q[4] & (D1L548 & (D1L748) # !D1L548 & D1L048) # !N1_q[4] & (D1L548);


--D1L948 is dram:inst2|Mux~2445
--operation mode is normal

D1L948 = N1_q[0] & D1L838 # !N1_q[0] & (D1L848);


--D1_data[11]$latch is dram:inst2|data[11]$latch
--operation mode is normal

D1_data[11]$latch = H1_wr & D1L948 # !H1_wr & (D1_data[11]$latch);


--D1L058 is dram:inst2|Mux~2446
--operation mode is normal

D1L058 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][10] # !N1_q[3] & (D1_mem[3][10]));


--D1L158 is dram:inst2|Mux~2447
--operation mode is normal

D1L158 = N1_q[4] & (D1L058 & (D1_mem[27][10]) # !D1L058 & D1_mem[19][10]) # !N1_q[4] & (D1L058);


--D1L258 is dram:inst2|Mux~2448
--operation mode is normal

D1L258 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[21][10] # !N1_q[4] & (D1_mem[5][10]));


--D1L358 is dram:inst2|Mux~2449
--operation mode is normal

D1L358 = N1_q[3] & (D1L258 & (D1_mem[29][10]) # !D1L258 & D1_mem[13][10]) # !N1_q[3] & (D1L258);


--D1L458 is dram:inst2|Mux~2450
--operation mode is normal

D1L458 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][10] # !N1_q[3] & (D1_mem[1][10]));


--D1L558 is dram:inst2|Mux~2451
--operation mode is normal

D1L558 = N1_q[4] & (D1L458 & (D1_mem[25][10]) # !D1L458 & D1_mem[17][10]) # !N1_q[4] & (D1L458);


--D1L658 is dram:inst2|Mux~2452
--operation mode is normal

D1L658 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L358 # !N1_q[2] & (D1L558));


--D1L758 is dram:inst2|Mux~2453
--operation mode is normal

D1L758 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[23][10] # !N1_q[4] & (D1_mem[7][10]));


--D1L858 is dram:inst2|Mux~2454
--operation mode is normal

D1L858 = N1_q[3] & (D1L758 & (D1_mem[31][10]) # !D1L758 & D1_mem[15][10]) # !N1_q[3] & (D1L758);


--D1L958 is dram:inst2|Mux~2455
--operation mode is normal

D1L958 = N1_q[1] & (D1L658 & (D1L858) # !D1L658 & D1L158) # !N1_q[1] & (D1L658);


--D1L068 is dram:inst2|Mux~2456
--operation mode is normal

D1L068 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][10] # !N1_q[2] & (D1_mem[8][10]));


--D1L168 is dram:inst2|Mux~2457
--operation mode is normal

D1L168 = N1_q[1] & (D1L068 & (D1_mem[14][10]) # !D1L068 & D1_mem[10][10]) # !N1_q[1] & (D1L068);


--D1L268 is dram:inst2|Mux~2458
--operation mode is normal

D1L268 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[18][10] # !N1_q[1] & (D1_mem[16][10]));


--D1L368 is dram:inst2|Mux~2459
--operation mode is normal

D1L368 = N1_q[2] & (D1L268 & (D1_mem[22][10]) # !D1L268 & D1_mem[20][10]) # !N1_q[2] & (D1L268);


--D1L468 is dram:inst2|Mux~2460
--operation mode is normal

D1L468 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[4][10] # !N1_q[2] & (D1_mem[0][10]));


--D1L568 is dram:inst2|Mux~2461
--operation mode is normal

D1L568 = N1_q[1] & (D1L468 & (D1_mem[6][10]) # !D1L468 & D1_mem[2][10]) # !N1_q[1] & (D1L468);


--D1L668 is dram:inst2|Mux~2462
--operation mode is normal

D1L668 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1L368 # !N1_q[4] & (D1L568));


--D1L768 is dram:inst2|Mux~2463
--operation mode is normal

D1L768 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[26][10] # !N1_q[1] & (D1_mem[24][10]));


--D1L868 is dram:inst2|Mux~2464
--operation mode is normal

D1L868 = N1_q[2] & (D1L768 & (D1_mem[30][10]) # !D1L768 & D1_mem[28][10]) # !N1_q[2] & (D1L768);


--D1L968 is dram:inst2|Mux~2465
--operation mode is normal

D1L968 = N1_q[3] & (D1L668 & (D1L868) # !D1L668 & D1L168) # !N1_q[3] & (D1L668);


--D1L078 is dram:inst2|Mux~2466
--operation mode is normal

D1L078 = N1_q[0] & D1L958 # !N1_q[0] & (D1L968);


--D1_data[10]$latch is dram:inst2|data[10]$latch
--operation mode is normal

D1_data[10]$latch = H1_wr & D1L078 # !H1_wr & (D1_data[10]$latch);


--D1L178 is dram:inst2|Mux~2467
--operation mode is normal

D1L178 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[13][9] # !N1_q[3] & (D1_mem[5][9]));


--D1L278 is dram:inst2|Mux~2468
--operation mode is normal

D1L278 = N1_q[4] & (D1L178 & (D1_mem[29][9]) # !D1L178 & D1_mem[21][9]) # !N1_q[4] & (D1L178);


--D1L378 is dram:inst2|Mux~2469
--operation mode is normal

D1L378 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[19][9] # !N1_q[4] & (D1_mem[3][9]));


--D1L478 is dram:inst2|Mux~2470
--operation mode is normal

D1L478 = N1_q[3] & (D1L378 & (D1_mem[27][9]) # !D1L378 & D1_mem[11][9]) # !N1_q[3] & (D1L378);


--D1L578 is dram:inst2|Mux~2471
--operation mode is normal

D1L578 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[17][9] # !N1_q[4] & (D1_mem[1][9]));


--D1L678 is dram:inst2|Mux~2472
--operation mode is normal

D1L678 = N1_q[3] & (D1L578 & (D1_mem[25][9]) # !D1L578 & D1_mem[9][9]) # !N1_q[3] & (D1L578);


--D1L778 is dram:inst2|Mux~2473
--operation mode is normal

D1L778 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1L478 # !N1_q[1] & (D1L678));


--D1L878 is dram:inst2|Mux~2474
--operation mode is normal

D1L878 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[15][9] # !N1_q[3] & (D1_mem[7][9]));


--D1L978 is dram:inst2|Mux~2475
--operation mode is normal

D1L978 = N1_q[4] & (D1L878 & (D1_mem[31][9]) # !D1L878 & D1_mem[23][9]) # !N1_q[4] & (D1L878);


--D1L088 is dram:inst2|Mux~2476
--operation mode is normal

D1L088 = N1_q[2] & (D1L778 & (D1L978) # !D1L778 & D1L278) # !N1_q[2] & (D1L778);


--D1L188 is dram:inst2|Mux~2477
--operation mode is normal

D1L188 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[20][9] # !N1_q[2] & (D1_mem[16][9]));


--D1L288 is dram:inst2|Mux~2478
--operation mode is normal

D1L288 = N1_q[1] & (D1L188 & (D1_mem[22][9]) # !D1L188 & D1_mem[18][9]) # !N1_q[1] & (D1L188);


--D1L388 is dram:inst2|Mux~2479
--operation mode is normal

D1L388 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[10][9] # !N1_q[1] & (D1_mem[8][9]));


--D1L488 is dram:inst2|Mux~2480
--operation mode is normal

D1L488 = N1_q[2] & (D1L388 & (D1_mem[14][9]) # !D1L388 & D1_mem[12][9]) # !N1_q[2] & (D1L388);


--D1L588 is dram:inst2|Mux~2481
--operation mode is normal

D1L588 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[2][9] # !N1_q[1] & (D1_mem[0][9]));


--D1L688 is dram:inst2|Mux~2482
--operation mode is normal

D1L688 = N1_q[2] & (D1L588 & (D1_mem[6][9]) # !D1L588 & D1_mem[4][9]) # !N1_q[2] & (D1L588);


--D1L788 is dram:inst2|Mux~2483
--operation mode is normal

D1L788 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1L488 # !N1_q[3] & (D1L688));


--D1L888 is dram:inst2|Mux~2484
--operation mode is normal

D1L888 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[28][9] # !N1_q[2] & (D1_mem[24][9]));


--D1L988 is dram:inst2|Mux~2485
--operation mode is normal

D1L988 = N1_q[1] & (D1L888 & (D1_mem[30][9]) # !D1L888 & D1_mem[26][9]) # !N1_q[1] & (D1L888);


--D1L098 is dram:inst2|Mux~2486
--operation mode is normal

D1L098 = N1_q[4] & (D1L788 & (D1L988) # !D1L788 & D1L288) # !N1_q[4] & (D1L788);


--D1L198 is dram:inst2|Mux~2487
--operation mode is normal

D1L198 = N1_q[0] & D1L088 # !N1_q[0] & (D1L098);


--D1_data[9]$latch is dram:inst2|data[9]$latch
--operation mode is normal

D1_data[9]$latch = H1_wr & D1L198 # !H1_wr & (D1_data[9]$latch);


--D1L298 is dram:inst2|Mux~2488
--operation mode is normal

D1L298 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[11][8] # !N1_q[3] & (D1_mem[3][8]));


--D1L398 is dram:inst2|Mux~2489
--operation mode is normal

D1L398 = N1_q[4] & (D1L298 & (D1_mem[27][8]) # !D1L298 & D1_mem[19][8]) # !N1_q[4] & (D1L298);


--D1L498 is dram:inst2|Mux~2490
--operation mode is normal

D1L498 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[21][8] # !N1_q[4] & (D1_mem[5][8]));


--D1L598 is dram:inst2|Mux~2491
--operation mode is normal

D1L598 = N1_q[3] & (D1L498 & (D1_mem[29][8]) # !D1L498 & D1_mem[13][8]) # !N1_q[3] & (D1L498);


--D1L698 is dram:inst2|Mux~2492
--operation mode is normal

D1L698 = N1_q[4] & (N1_q[3]) # !N1_q[4] & (N1_q[3] & D1_mem[9][8] # !N1_q[3] & (D1_mem[1][8]));


--D1L798 is dram:inst2|Mux~2493
--operation mode is normal

D1L798 = N1_q[4] & (D1L698 & (D1_mem[25][8]) # !D1L698 & D1_mem[17][8]) # !N1_q[4] & (D1L698);


--D1L898 is dram:inst2|Mux~2494
--operation mode is normal

D1L898 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1L598 # !N1_q[2] & (D1L798));


--D1L998 is dram:inst2|Mux~2495
--operation mode is normal

D1L998 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1_mem[23][8] # !N1_q[4] & (D1_mem[7][8]));


--D1L009 is dram:inst2|Mux~2496
--operation mode is normal

D1L009 = N1_q[3] & (D1L998 & (D1_mem[31][8]) # !D1L998 & D1_mem[15][8]) # !N1_q[3] & (D1L998);


--D1L109 is dram:inst2|Mux~2497
--operation mode is normal

D1L109 = N1_q[1] & (D1L898 & (D1L009) # !D1L898 & D1L398) # !N1_q[1] & (D1L898);


--D1L209 is dram:inst2|Mux~2498
--operation mode is normal

D1L209 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[12][8] # !N1_q[2] & (D1_mem[8][8]));


--D1L309 is dram:inst2|Mux~2499
--operation mode is normal

D1L309 = N1_q[1] & (D1L209 & (D1_mem[14][8]) # !D1L209 & D1_mem[10][8]) # !N1_q[1] & (D1L209);


--D1L409 is dram:inst2|Mux~2500
--operation mode is normal

D1L409 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[18][8] # !N1_q[1] & (D1_mem[16][8]));


--D1L509 is dram:inst2|Mux~2501
--operation mode is normal

D1L509 = N1_q[2] & (D1L409 & (D1_mem[22][8]) # !D1L409 & D1_mem[20][8]) # !N1_q[2] & (D1L409);


--D1L609 is dram:inst2|Mux~2502
--operation mode is normal

D1L609 = N1_q[1] & (N1_q[2]) # !N1_q[1] & (N1_q[2] & D1_mem[4][8] # !N1_q[2] & (D1_mem[0][8]));


--D1L709 is dram:inst2|Mux~2503
--operation mode is normal

D1L709 = N1_q[1] & (D1L609 & (D1_mem[6][8]) # !D1L609 & D1_mem[2][8]) # !N1_q[1] & (D1L609);


--D1L809 is dram:inst2|Mux~2504
--operation mode is normal

D1L809 = N1_q[3] & (N1_q[4]) # !N1_q[3] & (N1_q[4] & D1L509 # !N1_q[4] & (D1L709));


--D1L909 is dram:inst2|Mux~2505
--operation mode is normal

D1L909 = N1_q[2] & (N1_q[1]) # !N1_q[2] & (N1_q[1] & D1_mem[26][8] # !N1_q[1] & (D1_mem[24][8]));


--D1L019 is dram:inst2|Mux~2506
--operation mode is normal

D1L019 = N1_q[2] & (D1L909 & (D1_mem[30][8]) # !D1L909 & D1_mem[28][8]) # !N1_q[2] & (D1L909);


--D1L119 is dram:inst2|Mux~2507
--operation mode is normal

D1L119 = N1_q[3] & (D1L809 & (D1L019) # !D1L809 & D1L309) # !N1_q[3] & (D1L809);


--D1L219 is dram:inst2|Mux~2508
--operation mode is normal

D1L219 = N1_q[0] & D1L109 # !N1_q[0] & (D1L119);


--D1_data[8]$latch is dram:inst2|data[8]$latch
--operation mode is normal

D1_data[8]$latch = H1_wr & D1L219 # !H1_wr & (D1_data[8]$latch);


--B1L89 is alu:inst|LessThan~242
--operation mode is arithmetic

B1L89 = CARRY(G1L02 & G1L25 & !B1L201 # !G1L02 & (G1L25 # !B1L201));


--B1L45 is alu:inst|add~4520
--operation mode is arithmetic

B1L45_carry_eqn = B1L75;
B1L45 = G1L42 $ (B1L45_carry_eqn);

--B1L55 is alu:inst|add~4522
--operation mode is arithmetic

B1L55 = CARRY(G1L42 & (!B1L75));


--B1L001 is alu:inst|LessThan~247
--operation mode is arithmetic

B1L001 = CARRY(B1L65 & G1L25 & !B1L401 # !B1L65 & (G1L25 # !B1L401));


--D1_mem[21][15] is dram:inst2|mem[21][15]
--operation mode is normal

D1_mem[21][15] = D1L619 & D1_data[15]$latch & D1L519 # !D1L619 & (D1_mem[21][15]);


--D1_mem[13][15] is dram:inst2|mem[13][15]
--operation mode is normal

D1_mem[13][15] = D1L429 & D1_data[15]$latch & D1L329 # !D1L429 & (D1_mem[13][15]);


--D1_mem[5][15] is dram:inst2|mem[5][15]
--operation mode is normal

D1_mem[5][15] = D1L239 & D1_data[15]$latch & D1L139 # !D1L239 & (D1_mem[5][15]);


--D1_mem[29][15] is dram:inst2|mem[29][15]
--operation mode is normal

D1_mem[29][15] = D1L049 & D1_data[15]$latch & D1L939 # !D1L049 & (D1_mem[29][15]);


--D1_mem[19][15] is dram:inst2|mem[19][15]
--operation mode is normal

D1_mem[19][15] = D1L419 & D1_data[15]$latch & D1L319 # !D1L419 & (D1_mem[19][15]);


--D1_mem[11][15] is dram:inst2|mem[11][15]
--operation mode is normal

D1_mem[11][15] = D1L229 & D1_data[15]$latch & D1L129 # !D1L229 & (D1_mem[11][15]);


--D1_mem[3][15] is dram:inst2|mem[3][15]
--operation mode is normal

D1_mem[3][15] = D1L039 & D1_data[15]$latch & D1L929 # !D1L039 & (D1_mem[3][15]);


--D1_mem[27][15] is dram:inst2|mem[27][15]
--operation mode is normal

D1_mem[27][15] = D1L839 & D1_data[15]$latch & D1L739 # !D1L839 & (D1_mem[27][15]);


--D1_mem[17][15] is dram:inst2|mem[17][15]
--operation mode is normal

D1_mem[17][15] = D1L819 & D1_data[15]$latch & D1L719 # !D1L819 & (D1_mem[17][15]);


--D1_mem[9][15] is dram:inst2|mem[9][15]
--operation mode is normal

D1_mem[9][15] = D1L629 & D1_data[15]$latch & D1L529 # !D1L629 & (D1_mem[9][15]);


--D1_mem[1][15] is dram:inst2|mem[1][15]
--operation mode is normal

D1_mem[1][15] = D1L439 & D1_data[15]$latch & D1L339 # !D1L439 & (D1_mem[1][15]);


--D1_mem[25][15] is dram:inst2|mem[25][15]
--operation mode is normal

D1_mem[25][15] = D1L249 & D1_data[15]$latch & D1L149 # !D1L249 & (D1_mem[25][15]);


--D1_mem[23][15] is dram:inst2|mem[23][15]
--operation mode is normal

D1_mem[23][15] = D1L029 & D1_data[15]$latch & D1L919 # !D1L029 & (D1_mem[23][15]);


--D1_mem[15][15] is dram:inst2|mem[15][15]
--operation mode is normal

D1_mem[15][15] = D1L829 & D1_data[15]$latch & D1L729 # !D1L829 & (D1_mem[15][15]);


--D1_mem[7][15] is dram:inst2|mem[7][15]
--operation mode is normal

D1_mem[7][15] = D1L639 & D1_data[15]$latch & D1L539 # !D1L639 & (D1_mem[7][15]);


--D1_mem[31][15] is dram:inst2|mem[31][15]
--operation mode is normal

D1_mem[31][15] = D1L449 & D1_data[15]$latch & D1L349 # !D1L449 & (D1_mem[31][15]);


--D1_mem[18][15] is dram:inst2|mem[18][15]
--operation mode is normal

D1_mem[18][15] = D1L479 & D1_data[15]$latch & D1L379 # !D1L479 & (D1_mem[18][15]);


--D1_mem[20][15] is dram:inst2|mem[20][15]
--operation mode is normal

D1_mem[20][15] = D1L459 & D1_data[15]$latch & D1L359 # !D1L459 & (D1_mem[20][15]);


--D1_mem[16][15] is dram:inst2|mem[16][15]
--operation mode is normal

D1_mem[16][15] = D1L859 & D1_data[15]$latch & D1L759 # !D1L859 & (D1_mem[16][15]);


--D1_mem[22][15] is dram:inst2|mem[22][15]
--operation mode is normal

D1_mem[22][15] = D1L279 & D1_data[15]$latch & D1L179 # !D1L279 & (D1_mem[22][15]);


--D1_mem[12][15] is dram:inst2|mem[12][15]
--operation mode is normal

D1_mem[12][15] = D1L869 & D1_data[15]$latch & D1L769 # !D1L869 & (D1_mem[12][15]);


--D1_mem[10][15] is dram:inst2|mem[10][15]
--operation mode is normal

D1_mem[10][15] = D1L849 & D1_data[15]$latch & D1L749 # !D1L849 & (D1_mem[10][15]);


--D1_mem[8][15] is dram:inst2|mem[8][15]
--operation mode is normal

D1_mem[8][15] = D1L469 & D1_data[15]$latch & D1L369 # !D1L469 & (D1_mem[8][15]);


--D1_mem[14][15] is dram:inst2|mem[14][15]
--operation mode is normal

D1_mem[14][15] = D1L259 & D1_data[15]$latch & D1L159 # !D1L259 & (D1_mem[14][15]);


--D1_mem[4][15] is dram:inst2|mem[4][15]
--operation mode is normal

D1_mem[4][15] = D1L269 & D1_data[15]$latch & D1L169 # !D1L269 & (D1_mem[4][15]);


--D1_mem[2][15] is dram:inst2|mem[2][15]
--operation mode is normal

D1_mem[2][15] = D1L059 & D1_data[15]$latch & D1L949 # !D1L059 & (D1_mem[2][15]);


--D1_mem[0][15] is dram:inst2|mem[0][15]
--operation mode is normal

D1_mem[0][15] = D1L669 & D1_data[15]$latch & D1L569 # !D1L669 & (D1_mem[0][15]);


--D1_mem[6][15] is dram:inst2|mem[6][15]
--operation mode is normal

D1_mem[6][15] = D1L649 & D1_data[15]$latch & D1L549 # !D1L649 & (D1_mem[6][15]);


--D1_mem[26][15] is dram:inst2|mem[26][15]
--operation mode is normal

D1_mem[26][15] = D1L079 & D1_data[15]$latch & D1L969 # !D1L079 & (D1_mem[26][15]);


--D1_mem[28][15] is dram:inst2|mem[28][15]
--operation mode is normal

D1_mem[28][15] = D1L069 & D1_data[15]$latch & D1L959 # !D1L069 & (D1_mem[28][15]);


--D1_mem[24][15] is dram:inst2|mem[24][15]
--operation mode is normal

D1_mem[24][15] = D1L659 & D1_data[15]$latch & D1L559 # !D1L659 & (D1_mem[24][15]);


--D1_mem[30][15] is dram:inst2|mem[30][15]
--operation mode is normal

D1_mem[30][15] = D1L679 & D1_data[15]$latch & D1L579 # !D1L679 & (D1_mem[30][15]);


--D1_mem[19][14] is dram:inst2|mem[19][14]
--operation mode is normal

D1_mem[19][14] = D1L419 & D1_data[14]$latch & D1L319 # !D1L419 & (D1_mem[19][14]);


--D1_mem[11][14] is dram:inst2|mem[11][14]
--operation mode is normal

D1_mem[11][14] = D1L229 & D1_data[14]$latch & D1L129 # !D1L229 & (D1_mem[11][14]);


--D1_mem[3][14] is dram:inst2|mem[3][14]
--operation mode is normal

D1_mem[3][14] = D1L039 & D1_data[14]$latch & D1L929 # !D1L039 & (D1_mem[3][14]);


--D1_mem[27][14] is dram:inst2|mem[27][14]
--operation mode is normal

D1_mem[27][14] = D1L839 & D1_data[14]$latch & D1L739 # !D1L839 & (D1_mem[27][14]);


--D1_mem[13][14] is dram:inst2|mem[13][14]
--operation mode is normal

D1_mem[13][14] = D1L429 & D1_data[14]$latch & D1L329 # !D1L429 & (D1_mem[13][14]);


--D1_mem[21][14] is dram:inst2|mem[21][14]
--operation mode is normal

D1_mem[21][14] = D1L619 & D1_data[14]$latch & D1L519 # !D1L619 & (D1_mem[21][14]);


--D1_mem[5][14] is dram:inst2|mem[5][14]
--operation mode is normal

D1_mem[5][14] = D1L239 & D1_data[14]$latch & D1L139 # !D1L239 & (D1_mem[5][14]);


--D1_mem[29][14] is dram:inst2|mem[29][14]
--operation mode is normal

D1_mem[29][14] = D1L049 & D1_data[14]$latch & D1L939 # !D1L049 & (D1_mem[29][14]);


--D1_mem[17][14] is dram:inst2|mem[17][14]
--operation mode is normal

D1_mem[17][14] = D1L819 & D1_data[14]$latch & D1L719 # !D1L819 & (D1_mem[17][14]);


--D1_mem[9][14] is dram:inst2|mem[9][14]
--operation mode is normal

D1_mem[9][14] = D1L629 & D1_data[14]$latch & D1L529 # !D1L629 & (D1_mem[9][14]);


--D1_mem[1][14] is dram:inst2|mem[1][14]
--operation mode is normal

D1_mem[1][14] = D1L439 & D1_data[14]$latch & D1L339 # !D1L439 & (D1_mem[1][14]);


--D1_mem[25][14] is dram:inst2|mem[25][14]
--operation mode is normal

D1_mem[25][14] = D1L249 & D1_data[14]$latch & D1L149 # !D1L249 & (D1_mem[25][14]);


--D1_mem[15][14] is dram:inst2|mem[15][14]
--operation mode is normal

D1_mem[15][14] = D1L829 & D1_data[14]$latch & D1L729 # !D1L829 & (D1_mem[15][14]);


--D1_mem[23][14] is dram:inst2|mem[23][14]
--operation mode is normal

D1_mem[23][14] = D1L029 & D1_data[14]$latch & D1L919 # !D1L029 & (D1_mem[23][14]);


--D1_mem[7][14] is dram:inst2|mem[7][14]
--operation mode is normal

D1_mem[7][14] = D1L639 & D1_data[14]$latch & D1L539 # !D1L639 & (D1_mem[7][14]);


--D1_mem[31][14] is dram:inst2|mem[31][14]
--operation mode is normal

D1_mem[31][14] = D1L449 & D1_data[14]$latch & D1L349 # !D1L449 & (D1_mem[31][14]);


--D1_mem[10][14] is dram:inst2|mem[10][14]
--operation mode is normal

D1_mem[10][14] = D1L849 & D1_data[14]$latch & D1L749 # !D1L849 & (D1_mem[10][14]);


--D1_mem[12][14] is dram:inst2|mem[12][14]
--operation mode is normal

D1_mem[12][14] = D1L869 & D1_data[14]$latch & D1L769 # !D1L869 & (D1_mem[12][14]);


--D1_mem[8][14] is dram:inst2|mem[8][14]
--operation mode is normal

D1_mem[8][14] = D1L469 & D1_data[14]$latch & D1L369 # !D1L469 & (D1_mem[8][14]);


--D1_mem[14][14] is dram:inst2|mem[14][14]
--operation mode is normal

D1_mem[14][14] = D1L259 & D1_data[14]$latch & D1L159 # !D1L259 & (D1_mem[14][14]);


--D1_mem[20][14] is dram:inst2|mem[20][14]
--operation mode is normal

D1_mem[20][14] = D1L459 & D1_data[14]$latch & D1L359 # !D1L459 & (D1_mem[20][14]);


--D1_mem[18][14] is dram:inst2|mem[18][14]
--operation mode is normal

D1_mem[18][14] = D1L479 & D1_data[14]$latch & D1L379 # !D1L479 & (D1_mem[18][14]);


--D1_mem[16][14] is dram:inst2|mem[16][14]
--operation mode is normal

D1_mem[16][14] = D1L859 & D1_data[14]$latch & D1L759 # !D1L859 & (D1_mem[16][14]);


--D1_mem[22][14] is dram:inst2|mem[22][14]
--operation mode is normal

D1_mem[22][14] = D1L279 & D1_data[14]$latch & D1L179 # !D1L279 & (D1_mem[22][14]);


--D1_mem[2][14] is dram:inst2|mem[2][14]
--operation mode is normal

D1_mem[2][14] = D1L059 & D1_data[14]$latch & D1L949 # !D1L059 & (D1_mem[2][14]);


--D1_mem[4][14] is dram:inst2|mem[4][14]
--operation mode is normal

D1_mem[4][14] = D1L269 & D1_data[14]$latch & D1L169 # !D1L269 & (D1_mem[4][14]);


--D1_mem[0][14] is dram:inst2|mem[0][14]
--operation mode is normal

D1_mem[0][14] = D1L669 & D1_data[14]$latch & D1L569 # !D1L669 & (D1_mem[0][14]);


--D1_mem[6][14] is dram:inst2|mem[6][14]
--operation mode is normal

D1_mem[6][14] = D1L649 & D1_data[14]$latch & D1L549 # !D1L649 & (D1_mem[6][14]);


--D1_mem[28][14] is dram:inst2|mem[28][14]
--operation mode is normal

D1_mem[28][14] = D1L069 & D1_data[14]$latch & D1L959 # !D1L069 & (D1_mem[28][14]);


--D1_mem[26][14] is dram:inst2|mem[26][14]
--operation mode is normal

D1_mem[26][14] = D1L079 & D1_data[14]$latch & D1L969 # !D1L079 & (D1_mem[26][14]);


--D1_mem[24][14] is dram:inst2|mem[24][14]
--operation mode is normal

D1_mem[24][14] = D1L659 & D1_data[14]$latch & D1L559 # !D1L659 & (D1_mem[24][14]);


--D1_mem[30][14] is dram:inst2|mem[30][14]
--operation mode is normal

D1_mem[30][14] = D1L679 & D1_data[14]$latch & D1L579 # !D1L679 & (D1_mem[30][14]);


--D1_mem[21][13] is dram:inst2|mem[21][13]
--operation mode is normal

D1_mem[21][13] = D1L619 & D1_data[13]$latch & D1L519 # !D1L619 & (D1_mem[21][13]);


--D1_mem[13][13] is dram:inst2|mem[13][13]
--operation mode is normal

D1_mem[13][13] = D1L429 & D1_data[13]$latch & D1L329 # !D1L429 & (D1_mem[13][13]);


--D1_mem[5][13] is dram:inst2|mem[5][13]
--operation mode is normal

D1_mem[5][13] = D1L239 & D1_data[13]$latch & D1L139 # !D1L239 & (D1_mem[5][13]);


--D1_mem[29][13] is dram:inst2|mem[29][13]
--operation mode is normal

D1_mem[29][13] = D1L049 & D1_data[13]$latch & D1L939 # !D1L049 & (D1_mem[29][13]);


--D1_mem[11][13] is dram:inst2|mem[11][13]
--operation mode is normal

D1_mem[11][13] = D1L229 & D1_data[13]$latch & D1L129 # !D1L229 & (D1_mem[11][13]);


--D1_mem[19][13] is dram:inst2|mem[19][13]
--operation mode is normal

D1_mem[19][13] = D1L419 & D1_data[13]$latch & D1L319 # !D1L419 & (D1_mem[19][13]);


--D1_mem[3][13] is dram:inst2|mem[3][13]
--operation mode is normal

D1_mem[3][13] = D1L039 & D1_data[13]$latch & D1L929 # !D1L039 & (D1_mem[3][13]);


--D1_mem[27][13] is dram:inst2|mem[27][13]
--operation mode is normal

D1_mem[27][13] = D1L839 & D1_data[13]$latch & D1L739 # !D1L839 & (D1_mem[27][13]);


--D1_mem[9][13] is dram:inst2|mem[9][13]
--operation mode is normal

D1_mem[9][13] = D1L629 & D1_data[13]$latch & D1L529 # !D1L629 & (D1_mem[9][13]);


--D1_mem[17][13] is dram:inst2|mem[17][13]
--operation mode is normal

D1_mem[17][13] = D1L819 & D1_data[13]$latch & D1L719 # !D1L819 & (D1_mem[17][13]);


--D1_mem[1][13] is dram:inst2|mem[1][13]
--operation mode is normal

D1_mem[1][13] = D1L439 & D1_data[13]$latch & D1L339 # !D1L439 & (D1_mem[1][13]);


--D1_mem[25][13] is dram:inst2|mem[25][13]
--operation mode is normal

D1_mem[25][13] = D1L249 & D1_data[13]$latch & D1L149 # !D1L249 & (D1_mem[25][13]);


--D1_mem[23][13] is dram:inst2|mem[23][13]
--operation mode is normal

D1_mem[23][13] = D1L029 & D1_data[13]$latch & D1L919 # !D1L029 & (D1_mem[23][13]);


--D1_mem[15][13] is dram:inst2|mem[15][13]
--operation mode is normal

D1_mem[15][13] = D1L829 & D1_data[13]$latch & D1L729 # !D1L829 & (D1_mem[15][13]);


--D1_mem[7][13] is dram:inst2|mem[7][13]
--operation mode is normal

D1_mem[7][13] = D1L639 & D1_data[13]$latch & D1L539 # !D1L639 & (D1_mem[7][13]);


--D1_mem[31][13] is dram:inst2|mem[31][13]
--operation mode is normal

D1_mem[31][13] = D1L449 & D1_data[13]$latch & D1L349 # !D1L449 & (D1_mem[31][13]);


--D1_mem[18][13] is dram:inst2|mem[18][13]
--operation mode is normal

D1_mem[18][13] = D1L479 & D1_data[13]$latch & D1L379 # !D1L479 & (D1_mem[18][13]);


--D1_mem[20][13] is dram:inst2|mem[20][13]
--operation mode is normal

D1_mem[20][13] = D1L459 & D1_data[13]$latch & D1L359 # !D1L459 & (D1_mem[20][13]);


--D1_mem[16][13] is dram:inst2|mem[16][13]
--operation mode is normal

D1_mem[16][13] = D1L859 & D1_data[13]$latch & D1L759 # !D1L859 & (D1_mem[16][13]);


--D1_mem[22][13] is dram:inst2|mem[22][13]
--operation mode is normal

D1_mem[22][13] = D1L279 & D1_data[13]$latch & D1L179 # !D1L279 & (D1_mem[22][13]);


--D1_mem[12][13] is dram:inst2|mem[12][13]
--operation mode is normal

D1_mem[12][13] = D1L869 & D1_data[13]$latch & D1L769 # !D1L869 & (D1_mem[12][13]);


--D1_mem[10][13] is dram:inst2|mem[10][13]
--operation mode is normal

D1_mem[10][13] = D1L849 & D1_data[13]$latch & D1L749 # !D1L849 & (D1_mem[10][13]);


--D1_mem[8][13] is dram:inst2|mem[8][13]
--operation mode is normal

D1_mem[8][13] = D1L469 & D1_data[13]$latch & D1L369 # !D1L469 & (D1_mem[8][13]);


--D1_mem[14][13] is dram:inst2|mem[14][13]
--operation mode is normal

D1_mem[14][13] = D1L259 & D1_data[13]$latch & D1L159 # !D1L259 & (D1_mem[14][13]);


--D1_mem[4][13] is dram:inst2|mem[4][13]
--operation mode is normal

D1_mem[4][13] = D1L269 & D1_data[13]$latch & D1L169 # !D1L269 & (D1_mem[4][13]);


--D1_mem[2][13] is dram:inst2|mem[2][13]
--operation mode is normal

D1_mem[2][13] = D1L059 & D1_data[13]$latch & D1L949 # !D1L059 & (D1_mem[2][13]);


--D1_mem[0][13] is dram:inst2|mem[0][13]
--operation mode is normal

D1_mem[0][13] = D1L669 & D1_data[13]$latch & D1L569 # !D1L669 & (D1_mem[0][13]);


--D1_mem[6][13] is dram:inst2|mem[6][13]
--operation mode is normal

D1_mem[6][13] = D1L649 & D1_data[13]$latch & D1L549 # !D1L649 & (D1_mem[6][13]);


--D1_mem[26][13] is dram:inst2|mem[26][13]
--operation mode is normal

D1_mem[26][13] = D1L079 & D1_data[13]$latch & D1L969 # !D1L079 & (D1_mem[26][13]);


--D1_mem[28][13] is dram:inst2|mem[28][13]
--operation mode is normal

D1_mem[28][13] = D1L069 & D1_data[13]$latch & D1L959 # !D1L069 & (D1_mem[28][13]);


--D1_mem[24][13] is dram:inst2|mem[24][13]
--operation mode is normal

D1_mem[24][13] = D1L659 & D1_data[13]$latch & D1L559 # !D1L659 & (D1_mem[24][13]);


--D1_mem[30][13] is dram:inst2|mem[30][13]
--operation mode is normal

D1_mem[30][13] = D1L679 & D1_data[13]$latch & D1L579 # !D1L679 & (D1_mem[30][13]);


--D1_mem[19][12] is dram:inst2|mem[19][12]
--operation mode is normal

D1_mem[19][12] = D1L419 & D1_data[12]$latch & D1L319 # !D1L419 & (D1_mem[19][12]);


--D1_mem[11][12] is dram:inst2|mem[11][12]
--operation mode is normal

D1_mem[11][12] = D1L229 & D1_data[12]$latch & D1L129 # !D1L229 & (D1_mem[11][12]);


--D1_mem[3][12] is dram:inst2|mem[3][12]
--operation mode is normal

D1_mem[3][12] = D1L039 & D1_data[12]$latch & D1L929 # !D1L039 & (D1_mem[3][12]);


--D1_mem[27][12] is dram:inst2|mem[27][12]
--operation mode is normal

D1_mem[27][12] = D1L839 & D1_data[12]$latch & D1L739 # !D1L839 & (D1_mem[27][12]);


--D1_mem[13][12] is dram:inst2|mem[13][12]
--operation mode is normal

D1_mem[13][12] = D1L429 & D1_data[12]$latch & D1L329 # !D1L429 & (D1_mem[13][12]);


--D1_mem[21][12] is dram:inst2|mem[21][12]
--operation mode is normal

D1_mem[21][12] = D1L619 & D1_data[12]$latch & D1L519 # !D1L619 & (D1_mem[21][12]);


--D1_mem[5][12] is dram:inst2|mem[5][12]
--operation mode is normal

D1_mem[5][12] = D1L239 & D1_data[12]$latch & D1L139 # !D1L239 & (D1_mem[5][12]);


--D1_mem[29][12] is dram:inst2|mem[29][12]
--operation mode is normal

D1_mem[29][12] = D1L049 & D1_data[12]$latch & D1L939 # !D1L049 & (D1_mem[29][12]);


--D1_mem[17][12] is dram:inst2|mem[17][12]
--operation mode is normal

D1_mem[17][12] = D1L819 & D1_data[12]$latch & D1L719 # !D1L819 & (D1_mem[17][12]);


--D1_mem[9][12] is dram:inst2|mem[9][12]
--operation mode is normal

D1_mem[9][12] = D1L629 & D1_data[12]$latch & D1L529 # !D1L629 & (D1_mem[9][12]);


--D1_mem[1][12] is dram:inst2|mem[1][12]
--operation mode is normal

D1_mem[1][12] = D1L439 & D1_data[12]$latch & D1L339 # !D1L439 & (D1_mem[1][12]);


--D1_mem[25][12] is dram:inst2|mem[25][12]
--operation mode is normal

D1_mem[25][12] = D1L249 & D1_data[12]$latch & D1L149 # !D1L249 & (D1_mem[25][12]);


--D1_mem[15][12] is dram:inst2|mem[15][12]
--operation mode is normal

D1_mem[15][12] = D1L829 & D1_data[12]$latch & D1L729 # !D1L829 & (D1_mem[15][12]);


--D1_mem[23][12] is dram:inst2|mem[23][12]
--operation mode is normal

D1_mem[23][12] = D1L029 & D1_data[12]$latch & D1L919 # !D1L029 & (D1_mem[23][12]);


--D1_mem[7][12] is dram:inst2|mem[7][12]
--operation mode is normal

D1_mem[7][12] = D1L639 & D1_data[12]$latch & D1L539 # !D1L639 & (D1_mem[7][12]);


--D1_mem[31][12] is dram:inst2|mem[31][12]
--operation mode is normal

D1_mem[31][12] = D1L449 & D1_data[12]$latch & D1L349 # !D1L449 & (D1_mem[31][12]);


--D1_mem[10][12] is dram:inst2|mem[10][12]
--operation mode is normal

D1_mem[10][12] = D1L849 & D1_data[12]$latch & D1L749 # !D1L849 & (D1_mem[10][12]);


--D1_mem[12][12] is dram:inst2|mem[12][12]
--operation mode is normal

D1_mem[12][12] = D1L869 & D1_data[12]$latch & D1L769 # !D1L869 & (D1_mem[12][12]);


--D1_mem[8][12] is dram:inst2|mem[8][12]
--operation mode is normal

D1_mem[8][12] = D1L469 & D1_data[12]$latch & D1L369 # !D1L469 & (D1_mem[8][12]);


--D1_mem[14][12] is dram:inst2|mem[14][12]
--operation mode is normal

D1_mem[14][12] = D1L259 & D1_data[12]$latch & D1L159 # !D1L259 & (D1_mem[14][12]);


--D1_mem[20][12] is dram:inst2|mem[20][12]
--operation mode is normal

D1_mem[20][12] = D1L459 & D1_data[12]$latch & D1L359 # !D1L459 & (D1_mem[20][12]);


--D1_mem[18][12] is dram:inst2|mem[18][12]
--operation mode is normal

D1_mem[18][12] = D1L479 & D1_data[12]$latch & D1L379 # !D1L479 & (D1_mem[18][12]);


--D1_mem[16][12] is dram:inst2|mem[16][12]
--operation mode is normal

D1_mem[16][12] = D1L859 & D1_data[12]$latch & D1L759 # !D1L859 & (D1_mem[16][12]);


--D1_mem[22][12] is dram:inst2|mem[22][12]
--operation mode is normal

D1_mem[22][12] = D1L279 & D1_data[12]$latch & D1L179 # !D1L279 & (D1_mem[22][12]);


--D1_mem[2][12] is dram:inst2|mem[2][12]
--operation mode is normal

D1_mem[2][12] = D1L059 & D1_data[12]$latch & D1L949 # !D1L059 & (D1_mem[2][12]);


--D1_mem[4][12] is dram:inst2|mem[4][12]
--operation mode is normal

D1_mem[4][12] = D1L269 & D1_data[12]$latch & D1L169 # !D1L269 & (D1_mem[4][12]);


--D1_mem[0][12] is dram:inst2|mem[0][12]
--operation mode is normal

D1_mem[0][12] = D1L669 & D1_data[12]$latch & D1L569 # !D1L669 & (D1_mem[0][12]);


--D1_mem[6][12] is dram:inst2|mem[6][12]
--operation mode is normal

D1_mem[6][12] = D1L649 & D1_data[12]$latch & D1L549 # !D1L649 & (D1_mem[6][12]);


--D1_mem[28][12] is dram:inst2|mem[28][12]
--operation mode is normal

D1_mem[28][12] = D1L069 & D1_data[12]$latch & D1L959 # !D1L069 & (D1_mem[28][12]);


--D1_mem[26][12] is dram:inst2|mem[26][12]
--operation mode is normal

D1_mem[26][12] = D1L079 & D1_data[12]$latch & D1L969 # !D1L079 & (D1_mem[26][12]);


--D1_mem[24][12] is dram:inst2|mem[24][12]
--operation mode is normal

D1_mem[24][12] = D1L659 & D1_data[12]$latch & D1L559 # !D1L659 & (D1_mem[24][12]);


--D1_mem[30][12] is dram:inst2|mem[30][12]
--operation mode is normal

D1_mem[30][12] = D1L679 & D1_data[12]$latch & D1L579 # !D1L679 & (D1_mem[30][12]);


--D1_mem[21][11] is dram:inst2|mem[21][11]
--operation mode is normal

D1_mem[21][11] = D1L619 & D1_data[11]$latch & D1L519 # !D1L619 & (D1_mem[21][11]);


--D1_mem[13][11] is dram:inst2|mem[13][11]
--operation mode is normal

D1_mem[13][11] = D1L429 & D1_data[11]$latch & D1L329 # !D1L429 & (D1_mem[13][11]);


--D1_mem[5][11] is dram:inst2|mem[5][11]
--operation mode is normal

D1_mem[5][11] = D1L239 & D1_data[11]$latch & D1L139 # !D1L239 & (D1_mem[5][11]);


--D1_mem[29][11] is dram:inst2|mem[29][11]
--operation mode is normal

D1_mem[29][11] = D1L049 & D1_data[11]$latch & D1L939 # !D1L049 & (D1_mem[29][11]);


--D1_mem[11][11] is dram:inst2|mem[11][11]
--operation mode is normal

D1_mem[11][11] = D1L229 & D1_data[11]$latch & D1L129 # !D1L229 & (D1_mem[11][11]);


--D1_mem[19][11] is dram:inst2|mem[19][11]
--operation mode is normal

D1_mem[19][11] = D1L419 & D1_data[11]$latch & D1L319 # !D1L419 & (D1_mem[19][11]);


--D1_mem[3][11] is dram:inst2|mem[3][11]
--operation mode is normal

D1_mem[3][11] = D1L039 & D1_data[11]$latch & D1L929 # !D1L039 & (D1_mem[3][11]);


--D1_mem[27][11] is dram:inst2|mem[27][11]
--operation mode is normal

D1_mem[27][11] = D1L839 & D1_data[11]$latch & D1L739 # !D1L839 & (D1_mem[27][11]);


--D1_mem[9][11] is dram:inst2|mem[9][11]
--operation mode is normal

D1_mem[9][11] = D1L629 & D1_data[11]$latch & D1L529 # !D1L629 & (D1_mem[9][11]);


--D1_mem[17][11] is dram:inst2|mem[17][11]
--operation mode is normal

D1_mem[17][11] = D1L819 & D1_data[11]$latch & D1L719 # !D1L819 & (D1_mem[17][11]);


--D1_mem[1][11] is dram:inst2|mem[1][11]
--operation mode is normal

D1_mem[1][11] = D1L439 & D1_data[11]$latch & D1L339 # !D1L439 & (D1_mem[1][11]);


--D1_mem[25][11] is dram:inst2|mem[25][11]
--operation mode is normal

D1_mem[25][11] = D1L249 & D1_data[11]$latch & D1L149 # !D1L249 & (D1_mem[25][11]);


--D1_mem[23][11] is dram:inst2|mem[23][11]
--operation mode is normal

D1_mem[23][11] = D1L029 & D1_data[11]$latch & D1L919 # !D1L029 & (D1_mem[23][11]);


--D1_mem[15][11] is dram:inst2|mem[15][11]
--operation mode is normal

D1_mem[15][11] = D1L829 & D1_data[11]$latch & D1L729 # !D1L829 & (D1_mem[15][11]);


--D1_mem[7][11] is dram:inst2|mem[7][11]
--operation mode is normal

D1_mem[7][11] = D1L639 & D1_data[11]$latch & D1L539 # !D1L639 & (D1_mem[7][11]);


--D1_mem[31][11] is dram:inst2|mem[31][11]
--operation mode is normal

D1_mem[31][11] = D1L449 & D1_data[11]$latch & D1L349 # !D1L449 & (D1_mem[31][11]);


--D1_mem[18][11] is dram:inst2|mem[18][11]
--operation mode is normal

D1_mem[18][11] = D1L479 & D1_data[11]$latch & D1L379 # !D1L479 & (D1_mem[18][11]);


--D1_mem[20][11] is dram:inst2|mem[20][11]
--operation mode is normal

D1_mem[20][11] = D1L459 & D1_data[11]$latch & D1L359 # !D1L459 & (D1_mem[20][11]);


--D1_mem[16][11] is dram:inst2|mem[16][11]
--operation mode is normal

D1_mem[16][11] = D1L859 & D1_data[11]$latch & D1L759 # !D1L859 & (D1_mem[16][11]);


--D1_mem[22][11] is dram:inst2|mem[22][11]
--operation mode is normal

D1_mem[22][11] = D1L279 & D1_data[11]$latch & D1L179 # !D1L279 & (D1_mem[22][11]);


--D1_mem[12][11] is dram:inst2|mem[12][11]
--operation mode is normal

D1_mem[12][11] = D1L869 & D1_data[11]$latch & D1L769 # !D1L869 & (D1_mem[12][11]);


--D1_mem[10][11] is dram:inst2|mem[10][11]
--operation mode is normal

D1_mem[10][11] = D1L849 & D1_data[11]$latch & D1L749 # !D1L849 & (D1_mem[10][11]);


--D1_mem[8][11] is dram:inst2|mem[8][11]
--operation mode is normal

D1_mem[8][11] = D1L469 & D1_data[11]$latch & D1L369 # !D1L469 & (D1_mem[8][11]);


--D1_mem[14][11] is dram:inst2|mem[14][11]
--operation mode is normal

D1_mem[14][11] = D1L259 & D1_data[11]$latch & D1L159 # !D1L259 & (D1_mem[14][11]);


--D1_mem[4][11] is dram:inst2|mem[4][11]
--operation mode is normal

D1_mem[4][11] = D1L269 & D1_data[11]$latch & D1L169 # !D1L269 & (D1_mem[4][11]);


--D1_mem[2][11] is dram:inst2|mem[2][11]
--operation mode is normal

D1_mem[2][11] = D1L059 & D1_data[11]$latch & D1L949 # !D1L059 & (D1_mem[2][11]);


--D1_mem[0][11] is dram:inst2|mem[0][11]
--operation mode is normal

D1_mem[0][11] = D1L669 & D1_data[11]$latch & D1L569 # !D1L669 & (D1_mem[0][11]);


--D1_mem[6][11] is dram:inst2|mem[6][11]
--operation mode is normal

D1_mem[6][11] = D1L649 & D1_data[11]$latch & D1L549 # !D1L649 & (D1_mem[6][11]);


--D1_mem[26][11] is dram:inst2|mem[26][11]
--operation mode is normal

D1_mem[26][11] = D1L079 & D1_data[11]$latch & D1L969 # !D1L079 & (D1_mem[26][11]);


--D1_mem[28][11] is dram:inst2|mem[28][11]
--operation mode is normal

D1_mem[28][11] = D1L069 & D1_data[11]$latch & D1L959 # !D1L069 & (D1_mem[28][11]);


--D1_mem[24][11] is dram:inst2|mem[24][11]
--operation mode is normal

D1_mem[24][11] = D1L659 & D1_data[11]$latch & D1L559 # !D1L659 & (D1_mem[24][11]);


--D1_mem[30][11] is dram:inst2|mem[30][11]
--operation mode is normal

D1_mem[30][11] = D1L679 & D1_data[11]$latch & D1L579 # !D1L679 & (D1_mem[30][11]);


--D1_mem[19][10] is dram:inst2|mem[19][10]
--operation mode is normal

D1_mem[19][10] = D1L419 & D1_data[10]$latch & D1L319 # !D1L419 & (D1_mem[19][10]);


--D1_mem[11][10] is dram:inst2|mem[11][10]
--operation mode is normal

D1_mem[11][10] = D1L229 & D1_data[10]$latch & D1L129 # !D1L229 & (D1_mem[11][10]);


--D1_mem[3][10] is dram:inst2|mem[3][10]
--operation mode is normal

D1_mem[3][10] = D1L039 & D1_data[10]$latch & D1L929 # !D1L039 & (D1_mem[3][10]);


--D1_mem[27][10] is dram:inst2|mem[27][10]
--operation mode is normal

D1_mem[27][10] = D1L839 & D1_data[10]$latch & D1L739 # !D1L839 & (D1_mem[27][10]);


--D1_mem[13][10] is dram:inst2|mem[13][10]
--operation mode is normal

D1_mem[13][10] = D1L429 & D1_data[10]$latch & D1L329 # !D1L429 & (D1_mem[13][10]);


--D1_mem[21][10] is dram:inst2|mem[21][10]
--operation mode is normal

D1_mem[21][10] = D1L619 & D1_data[10]$latch & D1L519 # !D1L619 & (D1_mem[21][10]);


--D1_mem[5][10] is dram:inst2|mem[5][10]
--operation mode is normal

D1_mem[5][10] = D1L239 & D1_data[10]$latch & D1L139 # !D1L239 & (D1_mem[5][10]);


--D1_mem[29][10] is dram:inst2|mem[29][10]
--operation mode is normal

D1_mem[29][10] = D1L049 & D1_data[10]$latch & D1L939 # !D1L049 & (D1_mem[29][10]);


--D1_mem[17][10] is dram:inst2|mem[17][10]
--operation mode is normal

D1_mem[17][10] = D1L819 & D1_data[10]$latch & D1L719 # !D1L819 & (D1_mem[17][10]);


--D1_mem[9][10] is dram:inst2|mem[9][10]
--operation mode is normal

D1_mem[9][10] = D1L629 & D1_data[10]$latch & D1L529 # !D1L629 & (D1_mem[9][10]);


--D1_mem[1][10] is dram:inst2|mem[1][10]
--operation mode is normal

D1_mem[1][10] = D1L439 & D1_data[10]$latch & D1L339 # !D1L439 & (D1_mem[1][10]);


--D1_mem[25][10] is dram:inst2|mem[25][10]
--operation mode is normal

D1_mem[25][10] = D1L249 & D1_data[10]$latch & D1L149 # !D1L249 & (D1_mem[25][10]);


--D1_mem[15][10] is dram:inst2|mem[15][10]
--operation mode is normal

D1_mem[15][10] = D1L829 & D1_data[10]$latch & D1L729 # !D1L829 & (D1_mem[15][10]);


--D1_mem[23][10] is dram:inst2|mem[23][10]
--operation mode is normal

D1_mem[23][10] = D1L029 & D1_data[10]$latch & D1L919 # !D1L029 & (D1_mem[23][10]);


--D1_mem[7][10] is dram:inst2|mem[7][10]
--operation mode is normal

D1_mem[7][10] = D1L639 & D1_data[10]$latch & D1L539 # !D1L639 & (D1_mem[7][10]);


--D1_mem[31][10] is dram:inst2|mem[31][10]
--operation mode is normal

D1_mem[31][10] = D1L449 & D1_data[10]$latch & D1L349 # !D1L449 & (D1_mem[31][10]);


--D1_mem[10][10] is dram:inst2|mem[10][10]
--operation mode is normal

D1_mem[10][10] = D1L849 & D1_data[10]$latch & D1L749 # !D1L849 & (D1_mem[10][10]);


--D1_mem[12][10] is dram:inst2|mem[12][10]
--operation mode is normal

D1_mem[12][10] = D1L869 & D1_data[10]$latch & D1L769 # !D1L869 & (D1_mem[12][10]);


--D1_mem[8][10] is dram:inst2|mem[8][10]
--operation mode is normal

D1_mem[8][10] = D1L469 & D1_data[10]$latch & D1L369 # !D1L469 & (D1_mem[8][10]);


--D1_mem[14][10] is dram:inst2|mem[14][10]
--operation mode is normal

D1_mem[14][10] = D1L259 & D1_data[10]$latch & D1L159 # !D1L259 & (D1_mem[14][10]);


--D1_mem[20][10] is dram:inst2|mem[20][10]
--operation mode is normal

D1_mem[20][10] = D1L459 & D1_data[10]$latch & D1L359 # !D1L459 & (D1_mem[20][10]);


--D1_mem[18][10] is dram:inst2|mem[18][10]
--operation mode is normal

D1_mem[18][10] = D1L479 & D1_data[10]$latch & D1L379 # !D1L479 & (D1_mem[18][10]);


--D1_mem[16][10] is dram:inst2|mem[16][10]
--operation mode is normal

D1_mem[16][10] = D1L859 & D1_data[10]$latch & D1L759 # !D1L859 & (D1_mem[16][10]);


--D1_mem[22][10] is dram:inst2|mem[22][10]
--operation mode is normal

D1_mem[22][10] = D1L279 & D1_data[10]$latch & D1L179 # !D1L279 & (D1_mem[22][10]);


--D1_mem[2][10] is dram:inst2|mem[2][10]
--operation mode is normal

D1_mem[2][10] = D1L059 & D1_data[10]$latch & D1L949 # !D1L059 & (D1_mem[2][10]);


--D1_mem[4][10] is dram:inst2|mem[4][10]
--operation mode is normal

D1_mem[4][10] = D1L269 & D1_data[10]$latch & D1L169 # !D1L269 & (D1_mem[4][10]);


--D1_mem[0][10] is dram:inst2|mem[0][10]
--operation mode is normal

D1_mem[0][10] = D1L669 & D1_data[10]$latch & D1L569 # !D1L669 & (D1_mem[0][10]);


--D1_mem[6][10] is dram:inst2|mem[6][10]
--operation mode is normal

D1_mem[6][10] = D1L649 & D1_data[10]$latch & D1L549 # !D1L649 & (D1_mem[6][10]);


--D1_mem[28][10] is dram:inst2|mem[28][10]
--operation mode is normal

D1_mem[28][10] = D1L069 & D1_data[10]$latch & D1L959 # !D1L069 & (D1_mem[28][10]);


--D1_mem[26][10] is dram:inst2|mem[26][10]
--operation mode is normal

D1_mem[26][10] = D1L079 & D1_data[10]$latch & D1L969 # !D1L079 & (D1_mem[26][10]);


--D1_mem[24][10] is dram:inst2|mem[24][10]
--operation mode is normal

D1_mem[24][10] = D1L659 & D1_data[10]$latch & D1L559 # !D1L659 & (D1_mem[24][10]);


--D1_mem[30][10] is dram:inst2|mem[30][10]
--operation mode is normal

D1_mem[30][10] = D1L679 & D1_data[10]$latch & D1L579 # !D1L679 & (D1_mem[30][10]);


--D1_mem[21][9] is dram:inst2|mem[21][9]
--operation mode is normal

D1_mem[21][9] = D1L619 & D1_data[9]$latch & D1L519 # !D1L619 & (D1_mem[21][9]);


--D1_mem[13][9] is dram:inst2|mem[13][9]
--operation mode is normal

D1_mem[13][9] = D1L429 & D1_data[9]$latch & D1L329 # !D1L429 & (D1_mem[13][9]);


--D1_mem[5][9] is dram:inst2|mem[5][9]
--operation mode is normal

D1_mem[5][9] = D1L239 & D1_data[9]$latch & D1L139 # !D1L239 & (D1_mem[5][9]);


--D1_mem[29][9] is dram:inst2|mem[29][9]
--operation mode is normal

D1_mem[29][9] = D1L049 & D1_data[9]$latch & D1L939 # !D1L049 & (D1_mem[29][9]);


--D1_mem[11][9] is dram:inst2|mem[11][9]
--operation mode is normal

D1_mem[11][9] = D1L229 & D1_data[9]$latch & D1L129 # !D1L229 & (D1_mem[11][9]);


--D1_mem[19][9] is dram:inst2|mem[19][9]
--operation mode is normal

D1_mem[19][9] = D1L419 & D1_data[9]$latch & D1L319 # !D1L419 & (D1_mem[19][9]);


--D1_mem[3][9] is dram:inst2|mem[3][9]
--operation mode is normal

D1_mem[3][9] = D1L039 & D1_data[9]$latch & D1L929 # !D1L039 & (D1_mem[3][9]);


--D1_mem[27][9] is dram:inst2|mem[27][9]
--operation mode is normal

D1_mem[27][9] = D1L839 & D1_data[9]$latch & D1L739 # !D1L839 & (D1_mem[27][9]);


--D1_mem[9][9] is dram:inst2|mem[9][9]
--operation mode is normal

D1_mem[9][9] = D1L629 & D1_data[9]$latch & D1L529 # !D1L629 & (D1_mem[9][9]);


--D1_mem[17][9] is dram:inst2|mem[17][9]
--operation mode is normal

D1_mem[17][9] = D1L819 & D1_data[9]$latch & D1L719 # !D1L819 & (D1_mem[17][9]);


--D1_mem[1][9] is dram:inst2|mem[1][9]
--operation mode is normal

D1_mem[1][9] = D1L439 & D1_data[9]$latch & D1L339 # !D1L439 & (D1_mem[1][9]);


--D1_mem[25][9] is dram:inst2|mem[25][9]
--operation mode is normal

D1_mem[25][9] = D1L249 & D1_data[9]$latch & D1L149 # !D1L249 & (D1_mem[25][9]);


--D1_mem[23][9] is dram:inst2|mem[23][9]
--operation mode is normal

D1_mem[23][9] = D1L029 & D1_data[9]$latch & D1L919 # !D1L029 & (D1_mem[23][9]);


--D1_mem[15][9] is dram:inst2|mem[15][9]
--operation mode is normal

D1_mem[15][9] = D1L829 & D1_data[9]$latch & D1L729 # !D1L829 & (D1_mem[15][9]);


--D1_mem[7][9] is dram:inst2|mem[7][9]
--operation mode is normal

D1_mem[7][9] = D1L639 & D1_data[9]$latch & D1L539 # !D1L639 & (D1_mem[7][9]);


--D1_mem[31][9] is dram:inst2|mem[31][9]
--operation mode is normal

D1_mem[31][9] = D1L449 & D1_data[9]$latch & D1L349 # !D1L449 & (D1_mem[31][9]);


--D1_mem[18][9] is dram:inst2|mem[18][9]
--operation mode is normal

D1_mem[18][9] = D1L479 & D1_data[9]$latch & D1L379 # !D1L479 & (D1_mem[18][9]);


--D1_mem[20][9] is dram:inst2|mem[20][9]
--operation mode is normal

D1_mem[20][9] = D1L459 & D1_data[9]$latch & D1L359 # !D1L459 & (D1_mem[20][9]);


--D1_mem[16][9] is dram:inst2|mem[16][9]
--operation mode is normal

D1_mem[16][9] = D1L859 & D1_data[9]$latch & D1L759 # !D1L859 & (D1_mem[16][9]);


--D1_mem[22][9] is dram:inst2|mem[22][9]
--operation mode is normal

D1_mem[22][9] = D1L279 & D1_data[9]$latch & D1L179 # !D1L279 & (D1_mem[22][9]);


--D1_mem[12][9] is dram:inst2|mem[12][9]
--operation mode is normal

D1_mem[12][9] = D1L869 & D1_data[9]$latch & D1L769 # !D1L869 & (D1_mem[12][9]);


--D1_mem[10][9] is dram:inst2|mem[10][9]
--operation mode is normal

D1_mem[10][9] = D1L849 & D1_data[9]$latch & D1L749 # !D1L849 & (D1_mem[10][9]);


--D1_mem[8][9] is dram:inst2|mem[8][9]
--operation mode is normal

D1_mem[8][9] = D1L469 & D1_data[9]$latch & D1L369 # !D1L469 & (D1_mem[8][9]);


--D1_mem[14][9] is dram:inst2|mem[14][9]
--operation mode is normal

D1_mem[14][9] = D1L259 & D1_data[9]$latch & D1L159 # !D1L259 & (D1_mem[14][9]);


--D1_mem[4][9] is dram:inst2|mem[4][9]
--operation mode is normal

D1_mem[4][9] = D1L269 & D1_data[9]$latch & D1L169 # !D1L269 & (D1_mem[4][9]);


--D1_mem[2][9] is dram:inst2|mem[2][9]
--operation mode is normal

D1_mem[2][9] = D1L059 & D1_data[9]$latch & D1L949 # !D1L059 & (D1_mem[2][9]);


--D1_mem[0][9] is dram:inst2|mem[0][9]
--operation mode is normal

D1_mem[0][9] = D1L669 & D1_data[9]$latch & D1L569 # !D1L669 & (D1_mem[0][9]);


--D1_mem[6][9] is dram:inst2|mem[6][9]
--operation mode is normal

D1_mem[6][9] = D1L649 & D1_data[9]$latch & D1L549 # !D1L649 & (D1_mem[6][9]);


--D1_mem[26][9] is dram:inst2|mem[26][9]
--operation mode is normal

D1_mem[26][9] = D1L079 & D1_data[9]$latch & D1L969 # !D1L079 & (D1_mem[26][9]);


--D1_mem[28][9] is dram:inst2|mem[28][9]
--operation mode is normal

D1_mem[28][9] = D1L069 & D1_data[9]$latch & D1L959 # !D1L069 & (D1_mem[28][9]);


--D1_mem[24][9] is dram:inst2|mem[24][9]
--operation mode is normal

D1_mem[24][9] = D1L659 & D1_data[9]$latch & D1L559 # !D1L659 & (D1_mem[24][9]);


--D1_mem[30][9] is dram:inst2|mem[30][9]
--operation mode is normal

D1_mem[30][9] = D1L679 & D1_data[9]$latch & D1L579 # !D1L679 & (D1_mem[30][9]);


--D1_mem[19][8] is dram:inst2|mem[19][8]
--operation mode is normal

D1_mem[19][8] = D1L419 & D1_data[8]$latch & D1L319 # !D1L419 & (D1_mem[19][8]);


--D1_mem[11][8] is dram:inst2|mem[11][8]
--operation mode is normal

D1_mem[11][8] = D1L229 & D1_data[8]$latch & D1L129 # !D1L229 & (D1_mem[11][8]);


--D1_mem[3][8] is dram:inst2|mem[3][8]
--operation mode is normal

D1_mem[3][8] = D1L039 & D1_data[8]$latch & D1L929 # !D1L039 & (D1_mem[3][8]);


--D1_mem[27][8] is dram:inst2|mem[27][8]
--operation mode is normal

D1_mem[27][8] = D1L839 & D1_data[8]$latch & D1L739 # !D1L839 & (D1_mem[27][8]);


--D1_mem[13][8] is dram:inst2|mem[13][8]
--operation mode is normal

D1_mem[13][8] = D1L429 & D1_data[8]$latch & D1L329 # !D1L429 & (D1_mem[13][8]);


--D1_mem[21][8] is dram:inst2|mem[21][8]
--operation mode is normal

D1_mem[21][8] = D1L619 & D1_data[8]$latch & D1L519 # !D1L619 & (D1_mem[21][8]);


--D1_mem[5][8] is dram:inst2|mem[5][8]
--operation mode is normal

D1_mem[5][8] = D1L239 & D1_data[8]$latch & D1L139 # !D1L239 & (D1_mem[5][8]);


--D1_mem[29][8] is dram:inst2|mem[29][8]
--operation mode is normal

D1_mem[29][8] = D1L049 & D1_data[8]$latch & D1L939 # !D1L049 & (D1_mem[29][8]);


--D1_mem[17][8] is dram:inst2|mem[17][8]
--operation mode is normal

D1_mem[17][8] = D1L819 & D1_data[8]$latch & D1L719 # !D1L819 & (D1_mem[17][8]);


--D1_mem[9][8] is dram:inst2|mem[9][8]
--operation mode is normal

D1_mem[9][8] = D1L629 & D1_data[8]$latch & D1L529 # !D1L629 & (D1_mem[9][8]);


--D1_mem[1][8] is dram:inst2|mem[1][8]
--operation mode is normal

D1_mem[1][8] = D1L439 & D1_data[8]$latch & D1L339 # !D1L439 & (D1_mem[1][8]);


--D1_mem[25][8] is dram:inst2|mem[25][8]
--operation mode is normal

D1_mem[25][8] = D1L249 & D1_data[8]$latch & D1L149 # !D1L249 & (D1_mem[25][8]);


--D1_mem[15][8] is dram:inst2|mem[15][8]
--operation mode is normal

D1_mem[15][8] = D1L829 & D1_data[8]$latch & D1L729 # !D1L829 & (D1_mem[15][8]);


--D1_mem[23][8] is dram:inst2|mem[23][8]
--operation mode is normal

D1_mem[23][8] = D1L029 & D1_data[8]$latch & D1L919 # !D1L029 & (D1_mem[23][8]);


--D1_mem[7][8] is dram:inst2|mem[7][8]
--operation mode is normal

D1_mem[7][8] = D1L639 & D1_data[8]$latch & D1L539 # !D1L639 & (D1_mem[7][8]);


--D1_mem[31][8] is dram:inst2|mem[31][8]
--operation mode is normal

D1_mem[31][8] = D1L449 & D1_data[8]$latch & D1L349 # !D1L449 & (D1_mem[31][8]);


--D1_mem[10][8] is dram:inst2|mem[10][8]
--operation mode is normal

D1_mem[10][8] = D1L849 & D1_data[8]$latch & D1L749 # !D1L849 & (D1_mem[10][8]);


--D1_mem[12][8] is dram:inst2|mem[12][8]
--operation mode is normal

D1_mem[12][8] = D1L869 & D1_data[8]$latch & D1L769 # !D1L869 & (D1_mem[12][8]);


--D1_mem[8][8] is dram:inst2|mem[8][8]
--operation mode is normal

D1_mem[8][8] = D1L469 & D1_data[8]$latch & D1L369 # !D1L469 & (D1_mem[8][8]);


--D1_mem[14][8] is dram:inst2|mem[14][8]
--operation mode is normal

D1_mem[14][8] = D1L259 & D1_data[8]$latch & D1L159 # !D1L259 & (D1_mem[14][8]);


--D1_mem[20][8] is dram:inst2|mem[20][8]
--operation mode is normal

D1_mem[20][8] = D1L459 & D1_data[8]$latch & D1L359 # !D1L459 & (D1_mem[20][8]);


--D1_mem[18][8] is dram:inst2|mem[18][8]
--operation mode is normal

D1_mem[18][8] = D1L479 & D1_data[8]$latch & D1L379 # !D1L479 & (D1_mem[18][8]);


--D1_mem[16][8] is dram:inst2|mem[16][8]
--operation mode is normal

D1_mem[16][8] = D1L859 & D1_data[8]$latch & D1L759 # !D1L859 & (D1_mem[16][8]);


--D1_mem[22][8] is dram:inst2|mem[22][8]
--operation mode is normal

D1_mem[22][8] = D1L279 & D1_data[8]$latch & D1L179 # !D1L279 & (D1_mem[22][8]);


--D1_mem[2][8] is dram:inst2|mem[2][8]
--operation mode is normal

D1_mem[2][8] = D1L059 & D1_data[8]$latch & D1L949 # !D1L059 & (D1_mem[2][8]);


--D1_mem[4][8] is dram:inst2|mem[4][8]
--operation mode is normal

D1_mem[4][8] = D1L269 & D1_data[8]$latch & D1L169 # !D1L269 & (D1_mem[4][8]);


--D1_mem[0][8] is dram:inst2|mem[0][8]
--operation mode is normal

D1_mem[0][8] = D1L669 & D1_data[8]$latch & D1L569 # !D1L669 & (D1_mem[0][8]);


--D1_mem[6][8] is dram:inst2|mem[6][8]
--operation mode is normal

D1_mem[6][8] = D1L649 & D1_data[8]$latch & D1L549 # !D1L649 & (D1_mem[6][8]);


--D1_mem[28][8] is dram:inst2|mem[28][8]
--operation mode is normal

D1_mem[28][8] = D1L069 & D1_data[8]$latch & D1L959 # !D1L069 & (D1_mem[28][8]);


--D1_mem[26][8] is dram:inst2|mem[26][8]
--operation mode is normal

D1_mem[26][8] = D1L079 & D1_data[8]$latch & D1L969 # !D1L079 & (D1_mem[26][8]);


--D1_mem[24][8] is dram:inst2|mem[24][8]
--operation mode is normal

D1_mem[24][8] = D1L659 & D1_data[8]$latch & D1L559 # !D1L659 & (D1_mem[24][8]);


--D1_mem[30][8] is dram:inst2|mem[30][8]
--operation mode is normal

D1_mem[30][8] = D1L679 & D1_data[8]$latch & D1L579 # !D1L679 & (D1_mem[30][8]);


--B1L201 is alu:inst|LessThan~252
--operation mode is arithmetic

B1L201 = CARRY(G1L61 & (!B1L601 # !G1L94) # !G1L61 & !G1L94 & !B1L601);


--B1L65 is alu:inst|add~4525
--operation mode is arithmetic

B1L65_carry_eqn = B1L95;
B1L65 = G1L02 $ (!B1L65_carry_eqn);

--B1L75 is alu:inst|add~4527
--operation mode is arithmetic

B1L75 = CARRY(!B1L95 # !G1L02);


--B1L401 is alu:inst|LessThan~257
--operation mode is arithmetic

B1L401 = CARRY(B1L85 & (!B1L801 # !G1L94) # !B1L85 & !G1L94 & !B1L801);


--B1L601 is alu:inst|LessThan~262
--operation mode is arithmetic

B1L601 = CARRY(G1L21 & G1L64 & !B1L011 # !G1L21 & (G1L64 # !B1L011));


--B1L85 is alu:inst|add~4530
--operation mode is arithmetic

B1L85_carry_eqn = B1L16;
B1L85 = G1L61 $ (B1L85_carry_eqn);

--B1L95 is alu:inst|add~4532
--operation mode is arithmetic

B1L95 = CARRY(G1L61 & (!B1L16));


--B1L801 is alu:inst|LessThan~267
--operation mode is arithmetic

B1L801 = CARRY(B1L06 & G1L64 & !B1L211 # !B1L06 & (G1L64 # !B1L211));


--B1L011 is alu:inst|LessThan~272
--operation mode is arithmetic

B1L011 = CARRY(G1L8 & (!B1L411 # !G1L24) # !G1L8 & !G1L24 & !B1L411);


--B1L06 is alu:inst|add~4535
--operation mode is arithmetic

B1L06_carry_eqn = B1L36;
B1L06 = G1L21 $ (!B1L06_carry_eqn);

--B1L16 is alu:inst|add~4537
--operation mode is arithmetic

B1L16 = CARRY(!B1L36 # !G1L21);


--B1L211 is alu:inst|LessThan~277
--operation mode is arithmetic

B1L211 = CARRY(B1L26 & (!B1L611 # !G1L24) # !B1L26 & !G1L24 & !B1L611);


--B1L411 is alu:inst|LessThan~282
--operation mode is arithmetic

B1L411 = CARRY(!G1L4 & G1L93);


--B1L26 is alu:inst|add~4540
--operation mode is arithmetic

B1L26_carry_eqn = B1L56;
B1L26 = G1L8 $ (B1L26_carry_eqn);

--B1L36 is alu:inst|add~4542
--operation mode is arithmetic

B1L36 = CARRY(G1L8 & (!B1L56));


--B1L611 is alu:inst|LessThan~287
--operation mode is arithmetic

B1L611 = CARRY(!B1L46 & G1L93);


--B1L46 is alu:inst|add~4545
--operation mode is arithmetic

B1L46 = M1L1 $ G1L4;

--B1L56 is alu:inst|add~4547
--operation mode is arithmetic

B1L56 = CARRY(M1L1 # !G1L4);


--H1L91 is controller:inst11|en_pc~1005
--operation mode is normal

H1L91 = J1L4 & !J1_state.s5 & !J1_state.s3 # !J1L4 & H1L71 & (J1_state.s5 # J1_state.s3);


--H1L45 is controller:inst11|Mux~4897
--operation mode is normal

H1L45 = K1_q[7] & J1_output[2] & (J1_state.s5 # J1_state.s3);


--H1L32 is controller:inst11|en_reg~615
--operation mode is normal

H1L32 = J1_state.s1 & (!J1L2) # !J1_state.s1 & (J1_state.s0 & !H1L62 # !J1_state.s0 & (!J1L2));


--H1L55 is controller:inst11|Mux~4898
--operation mode is normal

H1L55 = J1_state.s1 & (J1_output[2]) # !J1_state.s1 & (J1_state.s0 & !J1_output[2] & !K1_q[5] # !J1_state.s0 & J1_output[2]);


--H1L65 is controller:inst11|Mux~4899
--operation mode is normal

H1L65 = J1_output[2] & !K1_q[7] & (J1_state.s5 # J1_state.s3);


--H1L75 is controller:inst11|Mux~4900
--operation mode is normal

H1L75 = J1_state.s1 & (J1_output[2]) # !J1_state.s1 & (J1_state.s0 & !J1_output[2] & K1_q[6] # !J1_state.s0 & J1_output[2]);


--sel[1] is sel[1]
--operation mode is input

sel[1] = INPUT();


--reg_sel[0] is reg_sel[0]
--operation mode is input

reg_sel[0] = INPUT();


--reg_sel[1] is reg_sel[1]
--operation mode is input

reg_sel[1] = INPUT();


--sel[0] is sel[0]
--operation mode is input

sel[0] = INPUT();


--clk is clk
--operation mode is input

clk = INPUT();


--reset is reset
--operation mode is input

reset = INPUT();


--c is c
--operation mode is output

c = OUTPUT(C1_flag_c);


--z is z
--operation mode is output

z = OUTPUT(C1_flag_z);


--v is v
--operation mode is output

v = OUTPUT(C1_flag_v);


--s is s
--operation mode is output

s = OUTPUT(C1_flag_s);


--wr is wr
--operation mode is output

wr = OUTPUT(H1_wr);


--address_bus[15] is address_bus[15]
--operation mode is output

address_bus[15] = OUTPUT(GND);


--address_bus[14] is address_bus[14]
--operation mode is output

address_bus[14] = OUTPUT(GND);


--address_bus[13] is address_bus[13]
--operation mode is output

address_bus[13] = OUTPUT(GND);


--address_bus[12] is address_bus[12]
--operation mode is output

address_bus[12] = OUTPUT(GND);


--address_bus[11] is address_bus[11]
--operation mode is output

address_bus[11] = OUTPUT(GND);


--address_bus[10] is address_bus[10]
--operation mode is output

address_bus[10] = OUTPUT(GND);


--address_bus[9] is address_bus[9]
--operation mode is output

address_bus[9] = OUTPUT(GND);


--address_bus[8] is address_bus[8]
--operation mode is output

address_bus[8] = OUTPUT(GND);


--address_bus[7] is address_bus[7]
--operation mode is output

address_bus[7] = OUTPUT(N1_q[7]);


--address_bus[6] is address_bus[6]
--operation mode is output

address_bus[6] = OUTPUT(N1_q[6]);


--address_bus[5] is address_bus[5]
--operation mode is output

address_bus[5] = OUTPUT(N1_q[5]);


--address_bus[4] is address_bus[4]
--operation mode is output

address_bus[4] = OUTPUT(N1_q[4]);


--address_bus[3] is address_bus[3]
--operation mode is output

address_bus[3] = OUTPUT(N1_q[3]);


--address_bus[2] is address_bus[2]
--operation mode is output

address_bus[2] = OUTPUT(N1_q[2]);


--address_bus[1] is address_bus[1]
--operation mode is output

address_bus[1] = OUTPUT(N1_q[1]);


--address_bus[0] is address_bus[0]
--operation mode is output

address_bus[0] = OUTPUT(N1_q[0]);


--reg_data[7] is reg_data[7]
--operation mode is output

reg_data[7] = OUTPUT(R1L56);


--reg_data[6] is reg_data[6]
--operation mode is output

reg_data[6] = OUTPUT(R1L55);


--reg_data[5] is reg_data[5]
--operation mode is output

reg_data[5] = OUTPUT(R1L74);


--reg_data[4] is reg_data[4]
--operation mode is output

reg_data[4] = OUTPUT(R1L93);


--reg_data[3] is reg_data[3]
--operation mode is output

reg_data[3] = OUTPUT(R1L13);


--reg_data[2] is reg_data[2]
--operation mode is output

reg_data[2] = OUTPUT(R1L42);


--reg_data[1] is reg_data[1]
--operation mode is output

reg_data[1] = OUTPUT(R1L61);


--reg_data[0] is reg_data[0]
--operation mode is output

reg_data[0] = OUTPUT(R1L8);


--data_bus[15] is data_bus[15]
--operation mode is bidir

data_bus[15]_tri_out = TRI(D1_data[15]$latch, VCC);
data_bus[15] = BIDIR(data_bus[15]_tri_out);


--data_bus[14] is data_bus[14]
--operation mode is bidir

data_bus[14]_tri_out = TRI(D1_data[14]$latch, VCC);
data_bus[14] = BIDIR(data_bus[14]_tri_out);


--data_bus[13] is data_bus[13]
--operation mode is bidir

data_bus[13]_tri_out = TRI(D1_data[13]$latch, VCC);
data_bus[13] = BIDIR(data_bus[13]_tri_out);


--data_bus[12] is data_bus[12]
--operation mode is bidir

data_bus[12]_tri_out = TRI(D1_data[12]$latch, VCC);
data_bus[12] = BIDIR(data_bus[12]_tri_out);


--data_bus[11] is data_bus[11]
--operation mode is bidir

data_bus[11]_tri_out = TRI(D1_data[11]$latch, VCC);
data_bus[11] = BIDIR(data_bus[11]_tri_out);


--data_bus[10] is data_bus[10]
--operation mode is bidir

data_bus[10]_tri_out = TRI(D1_data[10]$latch, VCC);
data_bus[10] = BIDIR(data_bus[10]_tri_out);


--data_bus[9] is data_bus[9]
--operation mode is bidir

data_bus[9]_tri_out = TRI(D1_data[9]$latch, VCC);
data_bus[9] = BIDIR(data_bus[9]_tri_out);


--data_bus[8] is data_bus[8]
--operation mode is bidir

data_bus[8]_tri_out = TRI(D1_data[8]$latch, VCC);
data_bus[8] = BIDIR(data_bus[8]_tri_out);


--data_bus[7] is data_bus[7]
--operation mode is bidir

data_bus[7]_tri_out = TRI(D1_data[7]$latch, VCC);
data_bus[7] = BIDIR(data_bus[7]_tri_out);


--data_bus[6] is data_bus[6]
--operation mode is bidir

data_bus[6]_tri_out = TRI(D1_data[6]$latch, VCC);
data_bus[6] = BIDIR(data_bus[6]_tri_out);


--data_bus[5] is data_bus[5]
--operation mode is bidir

data_bus[5]_tri_out = TRI(D1_data[5]$latch, VCC);
data_bus[5] = BIDIR(data_bus[5]_tri_out);


--data_bus[4] is data_bus[4]
--operation mode is bidir

data_bus[4]_tri_out = TRI(D1_data[4]$latch, VCC);
data_bus[4] = BIDIR(data_bus[4]_tri_out);


--data_bus[3] is data_bus[3]
--operation mode is bidir

data_bus[3]_tri_out = TRI(D1_data[3]$latch, VCC);
data_bus[3] = BIDIR(data_bus[3]_tri_out);


--data_bus[2] is data_bus[2]
--operation mode is bidir

data_bus[2]_tri_out = TRI(D1_data[2]$latch, VCC);
data_bus[2] = BIDIR(data_bus[2]_tri_out);


--data_bus[1] is data_bus[1]
--operation mode is bidir

data_bus[1]_tri_out = TRI(D1_data[1]$latch, VCC);
data_bus[1] = BIDIR(data_bus[1]_tri_out);


--data_bus[0] is data_bus[0]
--operation mode is bidir

data_bus[0]_tri_out = TRI(D1_data[0]$latch, VCC);
data_bus[0] = BIDIR(data_bus[0]_tri_out);


