Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan  7 03:01:32 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   671 |
|    Minimum number of control sets                        |   671 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3586 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   671 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |   162 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |   483 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              52 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            5580 |         2970 |
| Yes          | No                    | Yes                    |             270 |          103 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal       |                       Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+
|  i_reg_reg[2]_i_2_n_0    |                                                          | reset_IBUF       |                2 |              3 |         1.50 |
|  tick_BUFG               |                                                          | reset_IBUF       |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[92][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[84][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/state[3]_i_1__0_n_0                  | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[93][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[94][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[87][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[8][5]_i_1_n_0           |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[85][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[83][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[99][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[95][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[82][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[86][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/state[3]_i_1_n_0                     | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[91][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[88][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[9][5]_i_1_n_0           |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[96][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[97][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[159][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[122][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[0][5]_i_1_n_0           |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[100][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[101][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[102][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[128][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[13][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[135][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[119][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[106][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[126][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[129][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[113][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[105][5]_i_1_n_0         |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[121][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[120][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[10][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[109][5]_i_1_n_0         |                  |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[123][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[124][5]_i_1_n_0         |                  |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[131][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[111][5]_i_1_n_0         |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[90][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[110][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[108][5]_i_1_n_0         |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[116][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[12][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[114][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[133][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[107][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[125][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[118][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[134][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[117][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[136][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[137][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[11][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[104][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[127][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[130][5]_i_1_n_0         |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[132][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[138][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[115][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[112][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[139][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[103][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[24][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[31][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[33][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[17][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[34][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[156][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[14][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[154][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[25][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[27][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[145][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[150][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[144][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[153][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[157][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[1][5]_i_1_n_0           |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[23][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[146][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[152][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[20][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[141][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[148][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[26][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[28][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[29][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[30][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[151][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[15][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[32][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[21][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[22][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[2][5]_i_1_n_0           |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[35][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[19][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[16][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[143][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[147][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[140][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[149][5]_i_1_n_0         |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[142][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[155][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[158][5]_i_1_n_0         |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[18][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[73][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[74][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[75][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[43][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[79][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[59][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[51][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[7][5]_i_1_n_0           |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[80][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[81][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[3][5]_i_1_n_0           |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[52][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[6][5]_i_1_n_0           |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[54][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[36][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[42][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[45][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[53][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[56][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[61][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[67][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[63][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[69][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[48][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[46][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[70][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[76][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[77][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[78][5]_i_1_n_0          |                  |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[49][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[50][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[58][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[57][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[64][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[71][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[72][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[37][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[5][5]_i_1_n_0           |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[47][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[39][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[62][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[4][5]_i_1_n_0           |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[41][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[44][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[55][5]_i_1_n_0          |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[60][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[40][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[65][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[66][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[38][5]_i_1_n_0          |                  |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[68][5]_i_1_n_0          |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[98][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/temp_mem[89][5]_i_1_n_0          |                  |                1 |              4 |         4.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/ip_addr_reg[7]_i_1__0_n_0            | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/stop_counter_reg[6]_i_1_n_0          | reset_IBUF       |                2 |              7 |         3.50 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/ip_addr_reg[7]_i_1_n_0               | reset_IBUF       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/counter_reg[6]_i_1_n_0               | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/counter_reg[6]_i_1__0_n_0            | reset_IBUF       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/stop_counter_reg[6]_i_1__0_n_0       | reset_IBUF       |                2 |              7 |         3.50 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/data_reg[7]_i_1__0_n_0               | reset_IBUF       |                2 |              8 |         4.00 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/rom_addr_reg[0]_i_1__0_n_0           | reset_IBUF       |                3 |              8 |         2.67 |
|  i_reg_reg[2]_i_2_n_0    | U_top_SCCB_R/U_SCCB/reg_addr_reg[7]_i_1__0_n_0           | reset_IBUF       |                1 |              8 |         8.00 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0            | reset_IBUF       |                5 |              8 |         1.60 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0             | reset_IBUF       |                6 |              8 |         1.33 |
|  ov7670_pclk2_IBUF_BUFG  | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0        | reset_IBUF       |                4 |              8 |         2.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/reg_addr_reg[7]_i_1_n_0              | reset_IBUF       |                1 |              8 |         8.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/data_reg[7]_i_1_n_0                  | reset_IBUF       |                2 |              8 |         4.00 |
|  tick_BUFG               | U_top_SCCB_L/U_SCCB/rom_addr_reg[0]_i_1_n_0              | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/v_counter_reg0                      | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[15]                       | reset_IBUF       |                3 |              8 |         2.67 |
|  ov7670_pclk1_IBUF_BUFG  | U_OV7670_SetDataLeft/temp_next[4]                        | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_222[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_223[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_210[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_2[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_224[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_226[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_18[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_194[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_207[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_182[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_20[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_211[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_214[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_185[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_221[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_225[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_227[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_229[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_199[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_200[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_23[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_186[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_19[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_202[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_196[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_22[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_228[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_192[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_205[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_198[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_230[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_231[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_232[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_233[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_234[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_195[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_193[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_201[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_197[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_206[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_208[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_190[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_203[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_213[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_191[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_204[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_209[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_181[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_189[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_21[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_212[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_215[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_187[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_216[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_217[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_218[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_178[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_219[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_24[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_251[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_254[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_272[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_281[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_282[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_246[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_277[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_283[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_248[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_253[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_284[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_287[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_288[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_27[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_240[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_289[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_29[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_290[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_291[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_292[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_243[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_245[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_247[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_25[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_285[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_271[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_244[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_262[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_239[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_268[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_274[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_241[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_257[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_276[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_278[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_258[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_28[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_242[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_266[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_264[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_279[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_237[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_255[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_270[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_280[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_286[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_252[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_235[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_250[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_259[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_26[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_261[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_256[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_263[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_236[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_260[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_238[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_265[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_267[0] |                  |               10 |             10 |         1.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_269[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_273[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_249[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_275[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_308[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_296[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_310[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_312[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_347[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_349[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_320[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_322[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_330[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_304[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_31[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_346[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_299[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_324[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_333[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_298[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_302[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_313[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_293[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_315[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_33[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_318[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_306[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_297[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_303[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_32[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_334[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_319[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_336[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_337[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_30[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]    |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_316[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_328[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_34[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_343[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_344[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_35[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_317[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_314[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_327[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_3[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_311[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_323[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_295[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_300[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_329[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_309[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_342[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_307[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_321[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_335[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_326[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_301[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_294[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_325[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_340[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_341[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_332[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_339[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_331[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_345[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_305[0] |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_348[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_387[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_366[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_380[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_389[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_364[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_361[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_37[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_386[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_378[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_390[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_381[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_392[0] |                  |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_396[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_398[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_4[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_400[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_365[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_401[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_397[0] |                  |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_40[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_379[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_402[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_404[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_367[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_406[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_360[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_373[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_393[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_355[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_359[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_391[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_394[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_382[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_369[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_405[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_407[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_350[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_370[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_383[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_357[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_376[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_374[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_388[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_39[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_395[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_399[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_403[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_352[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_351[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_356[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_38[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_377[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_354[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_358[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_362[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_353[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_375[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_363[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_36[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_368[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_384[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_371[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_385[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_372[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_49[0]  |                  |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_89[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_51[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_55[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_58[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_59[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_41[0]  |                  |               10 |             10 |         1.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_61[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_53[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_88[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_9[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_90[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_91[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_92[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_93[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_94[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_43[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_410[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_7[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_71[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_77[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_44[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_409[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_54[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_411[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_45[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_412[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_408[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_47[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_48[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_8[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_76[0]  |                  |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_73[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_80[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_85[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_56[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_63[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_64[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_74[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_79[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_5[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_57[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_6[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_60[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_65[0]  |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_42[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_46[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_70[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_75[0]  |                  |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_83[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_68[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_72[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_82[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_66[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_52[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_69[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_78[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_67[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_81[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_84[0]  |                  |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_86[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_87[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_50[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_62[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_99[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_95[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_97[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_98[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_96[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           |                                                          | reset_IBUF       |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/E[0]                    |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_5[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_7[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_8[0]   |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_13[0]  |                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_9[0]   |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_1[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_12[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_13[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_4[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_14[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_10[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_16[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_2[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_3[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_0[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_11[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_2[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_15[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_3[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_4[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_3[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_7[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_5[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_8[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_11[0]  |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_6[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_1[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_14[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_6[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_1[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_9[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_2[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_0[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[9]_3[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_7[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_5[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_6[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]    |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]   |                  |                9 |             10 |         1.11 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_108[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_11[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_117[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]    |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_113[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_118[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_103[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_109[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_105[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_114[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]    |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]   |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_106[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_107[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]    |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_100[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_110[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_112[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_115[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_116[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_111[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_0[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_119[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]      |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]   |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]    |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_1[0]   |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_10[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]    |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_338[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_101[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_102[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]   |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]    |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]    |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_104[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]    |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]   |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_14[0]  |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_13[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_133[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_135[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_128[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_125[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_142[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_156[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_159[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_161[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_141[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_157[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_134[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_139[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_151[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_152[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_129[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_162[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_163[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_137[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_154[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_165[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_120[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_130[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_164[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_166[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_168[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_167[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_150[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_169[0] |                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_17[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_123[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_145[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_170[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_172[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_173[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_146[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_174[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_176[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_149[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_138[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_136[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_143[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_175[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_153[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_171[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_177[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_140[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_147[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_121[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_148[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_155[0] |                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_126[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_144[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_15[0]  |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_124[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_122[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_127[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_12[0]  |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_131[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_158[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_16[0]  |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_132[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_160[0] |                  |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_188[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_179[0] |                  |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_220[0] |                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_180[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_183[0] |                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_vga_controller/U_Pixel_Counter/v_counter_reg[2]_184[0] |                  |                4 |             10 |         2.50 |
|  U_clk_gene/inst/vga_clk |                                                          | reset_IBUF       |                4 |             10 |         2.50 |
|  U_clk_gene/inst/vga_clk | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0    | reset_IBUF       |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG           | U_top_SCCB_R/U_SCCB/o_clk                                | reset_IBUF       |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG           | U_top_SCCB_L/U_SCCB/o_clk                                | reset_IBUF       |                4 |             12 |         3.00 |
|  ov7670_pclk1_IBUF_BUFG  |                                                          | reset_IBUF       |                6 |             13 |         2.17 |
|  ov7670_pclk2_IBUF_BUFG  |                                                          | reset_IBUF       |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/j_next                           | reset_IBUF       |               40 |             90 |         2.25 |
|  clk_IBUF_BUFG           | U_DepthAlgorithm_window/depth_reg[5]_i_1_n_0             |                  |               58 |            140 |         2.41 |
+--------------------------+----------------------------------------------------------+------------------+------------------+----------------+--------------+


