module timer_counter(
    input clk,
    input reset,
    input enable,
    output reg [3:0] count
);
always @(posedge clk)
begin
    if(reset)
        count <= 4'b0000;
    else if(enable)
        count <= count + 1'b1;
    else
        count <= count;
end
endmodule
