 

module P1
P1 : [0..3] init 0;


[BDVJC] (P1=0)  -> 1 :  (P1'=1); 
[TGJSB] (P1=0)  -> 1 :  (P1'=2); 

[] (P1=1)&(x=0) -> 1 : (P1'=1);

[] (P1=1)&!((x=0)) -> 1 : (P1'=1);

[] (P1=2)&(x=1) -> 1 : (P1'=2);

[] (P1=2)&!((x=1)) -> 1 : (P1'=2);
endmodule


module P2
P2 : [0..1] init 0;


[BDVJC] (P2=0)  -> 1 :  (P2'=0); 
[TGJSB] (P2=0)  -> 1 :  (P2'=0); 

[] (P2=0)&(x2=0) -> 1 : (P2'=0);

[] (P2=0)&!((x2=0)) -> 1 : (P2'=0);
endmodule

