{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581672503981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581672503986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 14 01:28:23 2020 " "Processing started: Fri Feb 14 01:28:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581672503986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672503986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scara_controller -c scara_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off scara_controller -c scara_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672503986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581672504693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581672504693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplierfp.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplierfp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplierFP_altfp_mult_e0r " "Found entity 1: MultiplierFP_altfp_mult_e0r" {  } { { "MultiplierFP.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514125 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultiplierFP " "Found entity 2: MultiplierFP" {  } { { "MultiplierFP.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/MultiplierFP.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/sindeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scripts/sindeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SinDeg " "Found entity 1: SinDeg" {  } { { "scripts/SinDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/SinDeg.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scripts/cosdeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scripts/cosdeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CosDeg " "Found entity 1: CosDeg" {  } { { "scripts/CosDeg.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scripts/CosDeg.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jacobian.sv 1 1 " "Found 1 design units, including 1 entities, in source file jacobian.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jacobian " "Found entity 1: Jacobian" {  } { { "Jacobian.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FK fk scara_controller.sv(51) " "Verilog HDL Declaration information at scara_controller.sv(51): object \"FK\" differs only in case from object \"fk\" in the same scope" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581672514144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JI ji scara_controller.sv(51) " "Verilog HDL Declaration information at scara_controller.sv(51): object \"JI\" differs only in case from object \"ji\" in the same scope" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581672514144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scara_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file scara_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scara_controller " "Found entity 1: scara_controller" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "degrees_to_steps.sv 1 1 " "Found 1 design units, including 1 entities, in source file degrees_to_steps.sv" { { "Info" "ISGN_ENTITY_NAME" "1 degrees_to_steps " "Found entity 1: degrees_to_steps" {  } { { "degrees_to_steps.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/degrees_to_steps.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_inv_jac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiply_inv_jac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_inv_jac " "Found entity 1: multiply_inv_jac" {  } { { "multiply_inv_jac.bdf" "" { Schematic "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/multiply_inv_jac.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.v 1 1 " "Found 1 design units, including 1 entities, in source file sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIN " "Found entity 1: SIN" {  } { { "SIN.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/SIN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardkinematics.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardkinematics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardKinematics " "Found entity 1: ForwardKinematics" {  } { { "ForwardKinematics.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/ForwardKinematics.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inttodouble.v 12 12 " "Found 12 design units, including 12 entities, in source file inttodouble.v" { { "Info" "ISGN_ENTITY_NAME" "1 IntToDouble_altbarrel_shift_fof " "Found entity 1: IntToDouble_altbarrel_shift_fof" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "2 IntToDouble_altpriority_encoder_3v7 " "Found entity 2: IntToDouble_altpriority_encoder_3v7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "3 IntToDouble_altpriority_encoder_3e8 " "Found entity 3: IntToDouble_altpriority_encoder_3e8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "4 IntToDouble_altpriority_encoder_6v7 " "Found entity 4: IntToDouble_altpriority_encoder_6v7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "5 IntToDouble_altpriority_encoder_6e8 " "Found entity 5: IntToDouble_altpriority_encoder_6e8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "6 IntToDouble_altpriority_encoder_bv7 " "Found entity 6: IntToDouble_altpriority_encoder_bv7" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "7 IntToDouble_altpriority_encoder_be8 " "Found entity 7: IntToDouble_altpriority_encoder_be8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "8 IntToDouble_altpriority_encoder_r08 " "Found entity 8: IntToDouble_altpriority_encoder_r08" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "9 IntToDouble_altpriority_encoder_rf8 " "Found entity 9: IntToDouble_altpriority_encoder_rf8" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "10 IntToDouble_altpriority_encoder_qb6 " "Found entity 10: IntToDouble_altpriority_encoder_qb6" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "11 IntToDouble_altfp_convert_4gn " "Found entity 11: IntToDouble_altfp_convert_4gn" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""} { "Info" "ISGN_ENTITY_NAME" "12 IntToDouble " "Found entity 12: IntToDouble" {  } { { "IntToDouble.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/IntToDouble.v" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Counter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sync " "Found entity 1: Sync" {  } { { "Sync.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 26 26 " "Found 26 design units, including 26 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_altbarrel_shift_otd " "Found entity 1: Adder_altbarrel_shift_otd" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder_altbarrel_shift_u0g " "Found entity 2: Adder_altbarrel_shift_u0g" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder_altpriority_encoder_3e8 " "Found entity 3: Adder_altpriority_encoder_3e8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_altpriority_encoder_6e8 " "Found entity 4: Adder_altpriority_encoder_6e8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "5 Adder_altpriority_encoder_be8 " "Found entity 5: Adder_altpriority_encoder_be8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "6 Adder_altpriority_encoder_rf8 " "Found entity 6: Adder_altpriority_encoder_rf8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "7 Adder_altpriority_encoder_3v7 " "Found entity 7: Adder_altpriority_encoder_3v7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "8 Adder_altpriority_encoder_6v7 " "Found entity 8: Adder_altpriority_encoder_6v7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "9 Adder_altpriority_encoder_bv7 " "Found entity 9: Adder_altpriority_encoder_bv7" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "10 Adder_altpriority_encoder_r08 " "Found entity 10: Adder_altpriority_encoder_r08" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "11 Adder_altpriority_encoder_tv8 " "Found entity 11: Adder_altpriority_encoder_tv8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "12 Adder_altpriority_encoder_te9 " "Found entity 12: Adder_altpriority_encoder_te9" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "13 Adder_altpriority_encoder_uu8 " "Found entity 13: Adder_altpriority_encoder_uu8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "14 Adder_altpriority_encoder_nh8 " "Found entity 14: Adder_altpriority_encoder_nh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "15 Adder_altpriority_encoder_qh8 " "Found entity 15: Adder_altpriority_encoder_qh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "16 Adder_altpriority_encoder_vh8 " "Found entity 16: Adder_altpriority_encoder_vh8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "17 Adder_altpriority_encoder_fj8 " "Found entity 17: Adder_altpriority_encoder_fj8" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "18 Adder_altpriority_encoder_hi9 " "Found entity 18: Adder_altpriority_encoder_hi9" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "19 Adder_altpriority_encoder_n28 " "Found entity 19: Adder_altpriority_encoder_n28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "20 Adder_altpriority_encoder_q28 " "Found entity 20: Adder_altpriority_encoder_q28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "21 Adder_altpriority_encoder_v28 " "Found entity 21: Adder_altpriority_encoder_v28" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "22 Adder_altpriority_encoder_f48 " "Found entity 22: Adder_altpriority_encoder_f48" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "23 Adder_altpriority_encoder_h39 " "Found entity 23: Adder_altpriority_encoder_h39" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "24 Adder_altpriority_encoder_ina " "Found entity 24: Adder_altpriority_encoder_ina" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "25 Adder_altfp_add_sub_hhk " "Found entity 25: Adder_altfp_add_sub_hhk" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""} { "Info" "ISGN_ENTITY_NAME" "26 Adder " "Found entity 26: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Adder.v" 3486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514293 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Multiplier.v " "Can't analyze file -- file Multiplier.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1581672514301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jacobianinverse.sv 1 1 " "Found 1 design units, including 1 entities, in source file jacobianinverse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JacobianInverse " "Found entity 1: JacobianInverse" {  } { { "JacobianInverse.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/JacobianInverse.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublediv.v 3 3 " "Found 3 design units, including 3 entities, in source file doublediv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleDiv_altfp_div_pst_99j " "Found entity 1: DoubleDiv_altfp_div_pst_99j" {  } { { "DoubleDiv.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514347 ""} { "Info" "ISGN_ENTITY_NAME" "2 DoubleDiv_altfp_div_49m " "Found entity 2: DoubleDiv_altfp_div_49m" {  } { { "DoubleDiv.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514347 ""} { "Info" "ISGN_ENTITY_NAME" "3 DoubleDiv " "Found entity 3: DoubleDiv" {  } { { "DoubleDiv.v" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDiv.v" 1748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubledivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file doubledivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleDivider " "Found entity 1: DoubleDivider" {  } { { "DoubleDivider.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/DoubleDivider.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file matmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatMult " "Found entity 1: MatMult" {  } { { "MatMult.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/MatMult.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581672514357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MultComplete Jacobian.sv(160) " "Verilog HDL Implicit Net warning at Jacobian.sv(160): created implicit net for \"MultComplete\"" {  } { { "Jacobian.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/Jacobian.sv" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581672514358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CInv scara_controller.sv(203) " "Verilog HDL Implicit Net warning at scara_controller.sv(203): created implicit net for \"CInv\"" {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581672514358 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "controller_state_reg scara_controller.sv(214) " "Verilog HDL error at scara_controller.sv(214): object \"controller_state_reg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "scara_controller.sv" "" { Text "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/scara_controller.sv" 214 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1581672514368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/output_files/scara_controller.map.smsg " "Generated suppressed messages file C:/Users/Thomas/Documents/Classes/ECE342/SCARA_robot/hdl/FPGA_controller/output_files/scara_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581672514478 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 14 01:28:34 2020 " "Processing ended: Fri Feb 14 01:28:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581672514478 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581672514478 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581672514478 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581672514478 ""}
