// Seed: 3305658577
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output logic id_2,
    output logic id_3,
    input supply0 id_4,
    output logic id_5,
    input tri0 id_6,
    input uwire id_7,
    input wand id_8
);
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_3 = -1;
  end
  xnor primCall (id_5, id_10, id_7, id_6, id_8, id_1, id_4);
  initial begin : LABEL_1
    id_2 = id_4;
  end
  localparam id_10 = 1'b0;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  initial begin : LABEL_2
    id_5 <= -1;
  end
  wire [1 'b0 : -1] id_11;
  localparam id_12 = id_10;
  wire id_13;
  wire id_14;
endmodule
