/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Hall */
#define Hall__0__INTTYPE CYREG_PICU4_INTTYPE6
#define Hall__0__MASK 0x40u
#define Hall__0__PC CYREG_PRT4_PC6
#define Hall__0__PORT 4u
#define Hall__0__SHIFT 6u
#define Hall__AG CYREG_PRT4_AG
#define Hall__AMUX CYREG_PRT4_AMUX
#define Hall__BIE CYREG_PRT4_BIE
#define Hall__BIT_MASK CYREG_PRT4_BIT_MASK
#define Hall__BYP CYREG_PRT4_BYP
#define Hall__CTL CYREG_PRT4_CTL
#define Hall__DM0 CYREG_PRT4_DM0
#define Hall__DM1 CYREG_PRT4_DM1
#define Hall__DM2 CYREG_PRT4_DM2
#define Hall__DR CYREG_PRT4_DR
#define Hall__INP_DIS CYREG_PRT4_INP_DIS
#define Hall__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Hall__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Hall__LCD_EN CYREG_PRT4_LCD_EN
#define Hall__MASK 0x40u
#define Hall__PORT 4u
#define Hall__PRT CYREG_PRT4_PRT
#define Hall__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Hall__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Hall__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Hall__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Hall__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Hall__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Hall__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Hall__PS CYREG_PRT4_PS
#define Hall__SHIFT 6u
#define Hall__SLW CYREG_PRT4_SLW
#define Hall_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Hall_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Hall_Interrupt__INTC_MASK 0x08u
#define Hall_Interrupt__INTC_NUMBER 3u
#define Hall_Interrupt__INTC_PRIOR_NUM 7u
#define Hall_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define Hall_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Hall_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU6_INTTYPE2
#define LED3__0__MASK 0x04u
#define LED3__0__PC CYREG_PRT6_PC2
#define LED3__0__PORT 6u
#define LED3__0__SHIFT 2u
#define LED3__AG CYREG_PRT6_AG
#define LED3__AMUX CYREG_PRT6_AMUX
#define LED3__BIE CYREG_PRT6_BIE
#define LED3__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED3__BYP CYREG_PRT6_BYP
#define LED3__CTL CYREG_PRT6_CTL
#define LED3__DM0 CYREG_PRT6_DM0
#define LED3__DM1 CYREG_PRT6_DM1
#define LED3__DM2 CYREG_PRT6_DM2
#define LED3__DR CYREG_PRT6_DR
#define LED3__INP_DIS CYREG_PRT6_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT6_LCD_EN
#define LED3__MASK 0x04u
#define LED3__PORT 6u
#define LED3__PRT CYREG_PRT6_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED3__PS CYREG_PRT6_PS
#define LED3__SHIFT 2u
#define LED3__SLW CYREG_PRT6_SLW

/* LED4 */
#define LED4__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED4__0__MASK 0x08u
#define LED4__0__PC CYREG_PRT6_PC3
#define LED4__0__PORT 6u
#define LED4__0__SHIFT 3u
#define LED4__AG CYREG_PRT6_AG
#define LED4__AMUX CYREG_PRT6_AMUX
#define LED4__BIE CYREG_PRT6_BIE
#define LED4__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED4__BYP CYREG_PRT6_BYP
#define LED4__CTL CYREG_PRT6_CTL
#define LED4__DM0 CYREG_PRT6_DM0
#define LED4__DM1 CYREG_PRT6_DM1
#define LED4__DM2 CYREG_PRT6_DM2
#define LED4__DR CYREG_PRT6_DR
#define LED4__INP_DIS CYREG_PRT6_INP_DIS
#define LED4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT6_LCD_EN
#define LED4__MASK 0x08u
#define LED4__PORT 6u
#define LED4__PRT CYREG_PRT6_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED4__PS CYREG_PRT6_PS
#define LED4__SHIFT 3u
#define LED4__SLW CYREG_PRT6_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Rx_1__0__MASK 0x01u
#define Rx_1__0__PC CYREG_PRT6_PC0
#define Rx_1__0__PORT 6u
#define Rx_1__0__SHIFT 0u
#define Rx_1__AG CYREG_PRT6_AG
#define Rx_1__AMUX CYREG_PRT6_AMUX
#define Rx_1__BIE CYREG_PRT6_BIE
#define Rx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_1__BYP CYREG_PRT6_BYP
#define Rx_1__CTL CYREG_PRT6_CTL
#define Rx_1__DM0 CYREG_PRT6_DM0
#define Rx_1__DM1 CYREG_PRT6_DM1
#define Rx_1__DM2 CYREG_PRT6_DM2
#define Rx_1__DR CYREG_PRT6_DR
#define Rx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_1__MASK 0x01u
#define Rx_1__PORT 6u
#define Rx_1__PRT CYREG_PRT6_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_1__PS CYREG_PRT6_PS
#define Rx_1__SHIFT 0u
#define Rx_1__SLW CYREG_PRT6_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Tx_1__0__MASK 0x40u
#define Tx_1__0__PC CYREG_PRT6_PC6
#define Tx_1__0__PORT 6u
#define Tx_1__0__SHIFT 6u
#define Tx_1__AG CYREG_PRT6_AG
#define Tx_1__AMUX CYREG_PRT6_AMUX
#define Tx_1__BIE CYREG_PRT6_BIE
#define Tx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_1__BYP CYREG_PRT6_BYP
#define Tx_1__CTL CYREG_PRT6_CTL
#define Tx_1__DM0 CYREG_PRT6_DM0
#define Tx_1__DM1 CYREG_PRT6_DM1
#define Tx_1__DM2 CYREG_PRT6_DM2
#define Tx_1__DR CYREG_PRT6_DR
#define Tx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_1__MASK 0x40u
#define Tx_1__PORT 6u
#define Tx_1__PRT CYREG_PRT6_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_1__PS CYREG_PRT6_PS
#define Tx_1__SHIFT 6u
#define Tx_1__SLW CYREG_PRT6_SLW

/* Vref */
#define Vref__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Vref__0__MASK 0x02u
#define Vref__0__PC CYREG_PRT4_PC1
#define Vref__0__PORT 4u
#define Vref__0__SHIFT 1u
#define Vref__AG CYREG_PRT4_AG
#define Vref__AMUX CYREG_PRT4_AMUX
#define Vref__BIE CYREG_PRT4_BIE
#define Vref__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vref__BYP CYREG_PRT4_BYP
#define Vref__CTL CYREG_PRT4_CTL
#define Vref__DM0 CYREG_PRT4_DM0
#define Vref__DM1 CYREG_PRT4_DM1
#define Vref__DM2 CYREG_PRT4_DM2
#define Vref__DR CYREG_PRT4_DR
#define Vref__INP_DIS CYREG_PRT4_INP_DIS
#define Vref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Vref__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vref__LCD_EN CYREG_PRT4_LCD_EN
#define Vref__MASK 0x02u
#define Vref__PORT 4u
#define Vref__PRT CYREG_PRT4_PRT
#define Vref__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vref__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vref__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vref__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vref__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vref__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vref__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vref__PS CYREG_PRT4_PS
#define Vref__SHIFT 1u
#define Vref__SLW CYREG_PRT4_SLW

/* XBEE */
#define XBEE_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define XBEE_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define XBEE_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define XBEE_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define XBEE_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define XBEE_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define XBEE_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define XBEE_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define XBEE_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define XBEE_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define XBEE_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define XBEE_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define XBEE_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define XBEE_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define XBEE_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBEE_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBEE_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define XBEE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define XBEE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define XBEE_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define XBEE_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBEE_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBEE_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define XBEE_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define XBEE_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define XBEE_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define XBEE_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define XBEE_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define XBEE_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define XBEE_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define XBEE_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define XBEE_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define XBEE_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define XBEE_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define XBEE_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define XBEE_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define XBEE_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define XBEE_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define XBEE_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define XBEE_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define XBEE_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define XBEE_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define XBEE_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define XBEE_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBEE_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define XBEE_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define XBEE_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define XBEE_BUART_sRX_RxSts__3__MASK 0x08u
#define XBEE_BUART_sRX_RxSts__3__POS 3
#define XBEE_BUART_sRX_RxSts__4__MASK 0x10u
#define XBEE_BUART_sRX_RxSts__4__POS 4
#define XBEE_BUART_sRX_RxSts__5__MASK 0x20u
#define XBEE_BUART_sRX_RxSts__5__POS 5
#define XBEE_BUART_sRX_RxSts__MASK 0x38u
#define XBEE_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB14_MSK
#define XBEE_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define XBEE_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB14_ST
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define XBEE_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define XBEE_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define XBEE_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define XBEE_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define XBEE_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define XBEE_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define XBEE_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define XBEE_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define XBEE_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define XBEE_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define XBEE_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define XBEE_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define XBEE_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define XBEE_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define XBEE_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define XBEE_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define XBEE_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define XBEE_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define XBEE_BUART_sTX_TxSts__0__MASK 0x01u
#define XBEE_BUART_sTX_TxSts__0__POS 0
#define XBEE_BUART_sTX_TxSts__1__MASK 0x02u
#define XBEE_BUART_sTX_TxSts__1__POS 1
#define XBEE_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define XBEE_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define XBEE_BUART_sTX_TxSts__2__MASK 0x04u
#define XBEE_BUART_sTX_TxSts__2__POS 2
#define XBEE_BUART_sTX_TxSts__3__MASK 0x08u
#define XBEE_BUART_sTX_TxSts__3__POS 3
#define XBEE_BUART_sTX_TxSts__MASK 0x0Fu
#define XBEE_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define XBEE_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define XBEE_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define XBEE_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define XBEE_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define XBEE_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define XBEE_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define XBEE_IntClock__INDEX 0x02u
#define XBEE_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define XBEE_IntClock__PM_ACT_MSK 0x04u
#define XBEE_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define XBEE_IntClock__PM_STBY_MSK 0x04u

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x03u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x08u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x08u
#define Clock_1__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Clock_1__CFG3_PHASE_DLY_MASK 0x0Fu
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Clock_1__PM_STBY_MSK 0x01u

/* To_Pi */
#define To_Pi__0__INTTYPE CYREG_PICU5_INTTYPE2
#define To_Pi__0__MASK 0x04u
#define To_Pi__0__PC CYREG_PRT5_PC2
#define To_Pi__0__PORT 5u
#define To_Pi__0__SHIFT 2u
#define To_Pi__AG CYREG_PRT5_AG
#define To_Pi__AMUX CYREG_PRT5_AMUX
#define To_Pi__BIE CYREG_PRT5_BIE
#define To_Pi__BIT_MASK CYREG_PRT5_BIT_MASK
#define To_Pi__BYP CYREG_PRT5_BYP
#define To_Pi__CTL CYREG_PRT5_CTL
#define To_Pi__DM0 CYREG_PRT5_DM0
#define To_Pi__DM1 CYREG_PRT5_DM1
#define To_Pi__DM2 CYREG_PRT5_DM2
#define To_Pi__DR CYREG_PRT5_DR
#define To_Pi__INP_DIS CYREG_PRT5_INP_DIS
#define To_Pi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define To_Pi__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define To_Pi__LCD_EN CYREG_PRT5_LCD_EN
#define To_Pi__MASK 0x04u
#define To_Pi__PORT 5u
#define To_Pi__PRT CYREG_PRT5_PRT
#define To_Pi__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define To_Pi__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define To_Pi__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define To_Pi__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define To_Pi__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define To_Pi__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define To_Pi__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define To_Pi__PS CYREG_PRT5_PS
#define To_Pi__SHIFT 2u
#define To_Pi__SLW CYREG_PRT5_SLW

/* H_Sync */
#define H_Sync__0__INTTYPE CYREG_PICU4_INTTYPE5
#define H_Sync__0__MASK 0x20u
#define H_Sync__0__PC CYREG_PRT4_PC5
#define H_Sync__0__PORT 4u
#define H_Sync__0__SHIFT 5u
#define H_Sync__AG CYREG_PRT4_AG
#define H_Sync__AMUX CYREG_PRT4_AMUX
#define H_Sync__BIE CYREG_PRT4_BIE
#define H_Sync__BIT_MASK CYREG_PRT4_BIT_MASK
#define H_Sync__BYP CYREG_PRT4_BYP
#define H_Sync__CTL CYREG_PRT4_CTL
#define H_Sync__DM0 CYREG_PRT4_DM0
#define H_Sync__DM1 CYREG_PRT4_DM1
#define H_Sync__DM2 CYREG_PRT4_DM2
#define H_Sync__DR CYREG_PRT4_DR
#define H_Sync__INP_DIS CYREG_PRT4_INP_DIS
#define H_Sync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define H_Sync__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define H_Sync__LCD_EN CYREG_PRT4_LCD_EN
#define H_Sync__MASK 0x20u
#define H_Sync__PORT 4u
#define H_Sync__PRT CYREG_PRT4_PRT
#define H_Sync__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define H_Sync__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define H_Sync__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define H_Sync__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define H_Sync__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define H_Sync__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define H_Sync__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define H_Sync__PS CYREG_PRT4_PS
#define H_Sync__SHIFT 5u
#define H_Sync__SLW CYREG_PRT4_SLW
#define H_Sync_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define H_Sync_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define H_Sync_Int__INTC_MASK 0x04u
#define H_Sync_Int__INTC_NUMBER 2u
#define H_Sync_Int__INTC_PRIOR_NUM 7u
#define H_Sync_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define H_Sync_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define H_Sync_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* V_Sync */
#define V_Sync__0__INTTYPE CYREG_PICU4_INTTYPE3
#define V_Sync__0__MASK 0x08u
#define V_Sync__0__PC CYREG_PRT4_PC3
#define V_Sync__0__PORT 4u
#define V_Sync__0__SHIFT 3u
#define V_Sync__AG CYREG_PRT4_AG
#define V_Sync__AMUX CYREG_PRT4_AMUX
#define V_Sync__BIE CYREG_PRT4_BIE
#define V_Sync__BIT_MASK CYREG_PRT4_BIT_MASK
#define V_Sync__BYP CYREG_PRT4_BYP
#define V_Sync__CTL CYREG_PRT4_CTL
#define V_Sync__DM0 CYREG_PRT4_DM0
#define V_Sync__DM1 CYREG_PRT4_DM1
#define V_Sync__DM2 CYREG_PRT4_DM2
#define V_Sync__DR CYREG_PRT4_DR
#define V_Sync__INP_DIS CYREG_PRT4_INP_DIS
#define V_Sync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define V_Sync__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define V_Sync__LCD_EN CYREG_PRT4_LCD_EN
#define V_Sync__MASK 0x08u
#define V_Sync__PORT 4u
#define V_Sync__PRT CYREG_PRT4_PRT
#define V_Sync__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define V_Sync__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define V_Sync__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define V_Sync__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define V_Sync__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define V_Sync__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define V_Sync__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define V_Sync__PS CYREG_PRT4_PS
#define V_Sync__SHIFT 3u
#define V_Sync__SLW CYREG_PRT4_SLW
#define V_Sync_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define V_Sync_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define V_Sync_Int__INTC_MASK 0x40u
#define V_Sync_Int__INTC_NUMBER 6u
#define V_Sync_Int__INTC_PRIOR_NUM 7u
#define V_Sync_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define V_Sync_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define V_Sync_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Counter */
#define Counter_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Counter_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Counter_Interrupt__INTC_MASK 0x01u
#define Counter_Interrupt__INTC_NUMBER 0u
#define Counter_Interrupt__INTC_PRIOR_NUM 7u
#define Counter_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Counter_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Counter_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Counter_Reset_Sync_ctrl_reg__0__MASK 0x01u
#define Counter_Reset_Sync_ctrl_reg__0__POS 0
#define Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Counter_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Counter_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Counter_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Counter_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Counter_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Counter_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Counter_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Counter_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_Reset_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Counter_Reset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Counter_Reset_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB03_CTL
#define Counter_Reset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Counter_Reset_Sync_ctrl_reg__MASK 0x01u
#define Counter_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_Reset_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Counter_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Counter_TimerUDB_rstSts_stsreg__0__POS 0
#define Counter_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Counter_TimerUDB_rstSts_stsreg__1__POS 1
#define Counter_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Counter_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Counter_TimerUDB_rstSts_stsreg__2__POS 2
#define Counter_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Counter_TimerUDB_rstSts_stsreg__3__POS 3
#define Counter_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Counter_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Counter_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Counter_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Counter_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Counter_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Counter_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Counter_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Counter_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Counter_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Counter_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Counter_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Counter_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Counter_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Counter_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Counter_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Counter_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Counter_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Counter_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Counter_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Counter_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Counter_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Counter_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Counter_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Counter_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Counter_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Counter_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Counter_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Counter_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Counter_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Counter_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Counter_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Counter_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Counter_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Counter_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Counter_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Counter_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Counter_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Counter_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Counter_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Counter_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* From_Pi */
#define From_Pi__0__INTTYPE CYREG_PICU5_INTTYPE0
#define From_Pi__0__MASK 0x01u
#define From_Pi__0__PC CYREG_PRT5_PC0
#define From_Pi__0__PORT 5u
#define From_Pi__0__SHIFT 0u
#define From_Pi__AG CYREG_PRT5_AG
#define From_Pi__AMUX CYREG_PRT5_AMUX
#define From_Pi__BIE CYREG_PRT5_BIE
#define From_Pi__BIT_MASK CYREG_PRT5_BIT_MASK
#define From_Pi__BYP CYREG_PRT5_BYP
#define From_Pi__CTL CYREG_PRT5_CTL
#define From_Pi__DM0 CYREG_PRT5_DM0
#define From_Pi__DM1 CYREG_PRT5_DM1
#define From_Pi__DM2 CYREG_PRT5_DM2
#define From_Pi__DR CYREG_PRT5_DR
#define From_Pi__INP_DIS CYREG_PRT5_INP_DIS
#define From_Pi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define From_Pi__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define From_Pi__LCD_EN CYREG_PRT5_LCD_EN
#define From_Pi__MASK 0x01u
#define From_Pi__PORT 5u
#define From_Pi__PRT CYREG_PRT5_PRT
#define From_Pi__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define From_Pi__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define From_Pi__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define From_Pi__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define From_Pi__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define From_Pi__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define From_Pi__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define From_Pi__PS CYREG_PRT5_PS
#define From_Pi__SHIFT 0u
#define From_Pi__SLW CYREG_PRT5_SLW

/* Line_Int */
#define Line_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Line_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Line_Int__INTC_MASK 0x10u
#define Line_Int__INTC_NUMBER 4u
#define Line_Int__INTC_PRIOR_NUM 7u
#define Line_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define Line_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Line_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Composite */
#define Composite__0__INTTYPE CYREG_PICU4_INTTYPE7
#define Composite__0__MASK 0x80u
#define Composite__0__PC CYREG_PRT4_PC7
#define Composite__0__PORT 4u
#define Composite__0__SHIFT 7u
#define Composite__AG CYREG_PRT4_AG
#define Composite__AMUX CYREG_PRT4_AMUX
#define Composite__BIE CYREG_PRT4_BIE
#define Composite__BIT_MASK CYREG_PRT4_BIT_MASK
#define Composite__BYP CYREG_PRT4_BYP
#define Composite__CTL CYREG_PRT4_CTL
#define Composite__DM0 CYREG_PRT4_DM0
#define Composite__DM1 CYREG_PRT4_DM1
#define Composite__DM2 CYREG_PRT4_DM2
#define Composite__DR CYREG_PRT4_DR
#define Composite__INP_DIS CYREG_PRT4_INP_DIS
#define Composite__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Composite__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Composite__LCD_EN CYREG_PRT4_LCD_EN
#define Composite__MASK 0x80u
#define Composite__PORT 4u
#define Composite__PRT CYREG_PRT4_PRT
#define Composite__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Composite__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Composite__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Composite__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Composite__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Composite__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Composite__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Composite__PS CYREG_PRT4_PS
#define Composite__SHIFT 7u
#define Composite__SLW CYREG_PRT4_SLW

/* PWM_Clock */
#define PWM_Clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define PWM_Clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define PWM_Clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define PWM_Clock__CFG2_SRC_SEL_MASK 0x07u
#define PWM_Clock__INDEX 0x04u
#define PWM_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_Clock__PM_ACT_MSK 0x10u
#define PWM_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_Clock__PM_STBY_MSK 0x10u

/* PWM_Motor */
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PWM_Motor_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Motor_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Motor_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Motor_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Motor_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Motor_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define PWM_Motor_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Motor_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB15_A0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB15_A1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB15_D0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB15_D1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB15_F0
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB15_F1
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Motor_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* Porch_Int */
#define Porch_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Porch_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Porch_Int__INTC_MASK 0x20u
#define Porch_Int__INTC_NUMBER 5u
#define Porch_Int__INTC_PRIOR_NUM 7u
#define Porch_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define Porch_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Porch_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Servo_Clk */
#define Servo_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Servo_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Servo_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Servo_Clk__CFG2_SRC_SEL_MASK 0x07u
#define Servo_Clk__INDEX 0x01u
#define Servo_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Servo_Clk__PM_ACT_MSK 0x02u
#define Servo_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Servo_Clk__PM_STBY_MSK 0x02u

/* Servo_PWM */
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Servo_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define Servo_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Servo_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define Servo_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Servo_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Servo_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Servo_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define Servo_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Servo_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define Servo_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Servo_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Servo_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Servo_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Servo_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Line_Timer */
#define Line_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Line_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Line_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Line_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Line_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Line_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Line_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Line_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Line_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Line_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Line_Timer_TimerHW__PM_ACT_MSK 0x01u
#define Line_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Line_Timer_TimerHW__PM_STBY_MSK 0x01u
#define Line_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Line_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Line_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* PWM_Output */
#define PWM_Output__0__INTTYPE CYREG_PICU4_INTTYPE4
#define PWM_Output__0__MASK 0x10u
#define PWM_Output__0__PC CYREG_PRT4_PC4
#define PWM_Output__0__PORT 4u
#define PWM_Output__0__SHIFT 4u
#define PWM_Output__AG CYREG_PRT4_AG
#define PWM_Output__AMUX CYREG_PRT4_AMUX
#define PWM_Output__BIE CYREG_PRT4_BIE
#define PWM_Output__BIT_MASK CYREG_PRT4_BIT_MASK
#define PWM_Output__BYP CYREG_PRT4_BYP
#define PWM_Output__CTL CYREG_PRT4_CTL
#define PWM_Output__DM0 CYREG_PRT4_DM0
#define PWM_Output__DM1 CYREG_PRT4_DM1
#define PWM_Output__DM2 CYREG_PRT4_DM2
#define PWM_Output__DR CYREG_PRT4_DR
#define PWM_Output__INP_DIS CYREG_PRT4_INP_DIS
#define PWM_Output__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define PWM_Output__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PWM_Output__LCD_EN CYREG_PRT4_LCD_EN
#define PWM_Output__MASK 0x10u
#define PWM_Output__PORT 4u
#define PWM_Output__PRT CYREG_PRT4_PRT
#define PWM_Output__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PWM_Output__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PWM_Output__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PWM_Output__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PWM_Output__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PWM_Output__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PWM_Output__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PWM_Output__PS CYREG_PRT4_PS
#define PWM_Output__SHIFT 4u
#define PWM_Output__SLW CYREG_PRT4_SLW

/* Out_Compare */
#define Out_Compare__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Out_Compare__0__MASK 0x01u
#define Out_Compare__0__PC CYREG_PRT4_PC0
#define Out_Compare__0__PORT 4u
#define Out_Compare__0__SHIFT 0u
#define Out_Compare__AG CYREG_PRT4_AG
#define Out_Compare__AMUX CYREG_PRT4_AMUX
#define Out_Compare__BIE CYREG_PRT4_BIE
#define Out_Compare__BIT_MASK CYREG_PRT4_BIT_MASK
#define Out_Compare__BYP CYREG_PRT4_BYP
#define Out_Compare__CTL CYREG_PRT4_CTL
#define Out_Compare__DM0 CYREG_PRT4_DM0
#define Out_Compare__DM1 CYREG_PRT4_DM1
#define Out_Compare__DM2 CYREG_PRT4_DM2
#define Out_Compare__DR CYREG_PRT4_DR
#define Out_Compare__INP_DIS CYREG_PRT4_INP_DIS
#define Out_Compare__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Out_Compare__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Out_Compare__LCD_EN CYREG_PRT4_LCD_EN
#define Out_Compare__MASK 0x01u
#define Out_Compare__PORT 4u
#define Out_Compare__PRT CYREG_PRT4_PRT
#define Out_Compare__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Out_Compare__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Out_Compare__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Out_Compare__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Out_Compare__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Out_Compare__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Out_Compare__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Out_Compare__PS CYREG_PRT4_PS
#define Out_Compare__SHIFT 0u
#define Out_Compare__SLW CYREG_PRT4_SLW

/* Reset_Clock */
#define Reset_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Reset_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Reset_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Reset_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Reset_Clock__INDEX 0x00u
#define Reset_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Reset_Clock__PM_ACT_MSK 0x01u
#define Reset_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Reset_Clock__PM_STBY_MSK 0x01u

/* Go_Again_Int */
#define Go_Again_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Go_Again_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Go_Again_Int__INTC_MASK 0x02u
#define Go_Again_Int__INTC_NUMBER 1u
#define Go_Again_Int__INTC_PRIOR_NUM 7u
#define Go_Again_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Go_Again_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Go_Again_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SERVO_output */
#define SERVO_output__0__INTTYPE CYREG_PICU4_INTTYPE2
#define SERVO_output__0__MASK 0x04u
#define SERVO_output__0__PC CYREG_PRT4_PC2
#define SERVO_output__0__PORT 4u
#define SERVO_output__0__SHIFT 2u
#define SERVO_output__AG CYREG_PRT4_AG
#define SERVO_output__AMUX CYREG_PRT4_AMUX
#define SERVO_output__BIE CYREG_PRT4_BIE
#define SERVO_output__BIT_MASK CYREG_PRT4_BIT_MASK
#define SERVO_output__BYP CYREG_PRT4_BYP
#define SERVO_output__CTL CYREG_PRT4_CTL
#define SERVO_output__DM0 CYREG_PRT4_DM0
#define SERVO_output__DM1 CYREG_PRT4_DM1
#define SERVO_output__DM2 CYREG_PRT4_DM2
#define SERVO_output__DR CYREG_PRT4_DR
#define SERVO_output__INP_DIS CYREG_PRT4_INP_DIS
#define SERVO_output__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SERVO_output__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SERVO_output__LCD_EN CYREG_PRT4_LCD_EN
#define SERVO_output__MASK 0x04u
#define SERVO_output__PORT 4u
#define SERVO_output__PRT CYREG_PRT4_PRT
#define SERVO_output__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SERVO_output__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SERVO_output__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SERVO_output__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SERVO_output__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SERVO_output__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SERVO_output__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SERVO_output__PS CYREG_PRT4_PS
#define SERVO_output__SHIFT 2u
#define SERVO_output__SLW CYREG_PRT4_SLW

/* Line_Time_Int */
#define Line_Time_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Line_Time_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Line_Time_Int__INTC_MASK 0x20000u
#define Line_Time_Int__INTC_NUMBER 17u
#define Line_Time_Int__INTC_PRIOR_NUM 7u
#define Line_Time_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define Line_Time_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Line_Time_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Line_Time_Reset */
#define Line_Time_Reset_Sync_ctrl_reg__0__MASK 0x01u
#define Line_Time_Reset_Sync_ctrl_reg__0__POS 0
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Line_Time_Reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Line_Time_Reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Line_Time_Reset_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Line_Time_Reset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Line_Time_Reset_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Line_Time_Reset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Line_Time_Reset_Sync_ctrl_reg__MASK 0x01u
#define Line_Time_Reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Line_Time_Reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Line_Time_Reset_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* Threshold_Comparator */
#define Threshold_Comparator_ctComp__CLK CYREG_CMP2_CLK
#define Threshold_Comparator_ctComp__CMP_MASK 0x04u
#define Threshold_Comparator_ctComp__CMP_NUMBER 2u
#define Threshold_Comparator_ctComp__CR CYREG_CMP2_CR
#define Threshold_Comparator_ctComp__LUT__CR CYREG_LUT2_CR
#define Threshold_Comparator_ctComp__LUT__MSK CYREG_LUT_MSK
#define Threshold_Comparator_ctComp__LUT__MSK_MASK 0x04u
#define Threshold_Comparator_ctComp__LUT__MSK_SHIFT 2u
#define Threshold_Comparator_ctComp__LUT__MX CYREG_LUT2_MX
#define Threshold_Comparator_ctComp__LUT__SR CYREG_LUT_SR
#define Threshold_Comparator_ctComp__LUT__SR_MASK 0x04u
#define Threshold_Comparator_ctComp__LUT__SR_SHIFT 2u
#define Threshold_Comparator_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Threshold_Comparator_ctComp__PM_ACT_MSK 0x04u
#define Threshold_Comparator_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Threshold_Comparator_ctComp__PM_STBY_MSK 0x04u
#define Threshold_Comparator_ctComp__SW0 CYREG_CMP2_SW0
#define Threshold_Comparator_ctComp__SW2 CYREG_CMP2_SW2
#define Threshold_Comparator_ctComp__SW3 CYREG_CMP2_SW3
#define Threshold_Comparator_ctComp__SW4 CYREG_CMP2_SW4
#define Threshold_Comparator_ctComp__SW6 CYREG_CMP2_SW6
#define Threshold_Comparator_ctComp__TR0 CYREG_CMP2_TR0
#define Threshold_Comparator_ctComp__TR1 CYREG_CMP2_TR1
#define Threshold_Comparator_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Threshold_Comparator_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Threshold_Comparator_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Threshold_Comparator_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Threshold_Comparator_ctComp__WRK CYREG_CMP_WRK
#define Threshold_Comparator_ctComp__WRK_MASK 0x04u
#define Threshold_Comparator_ctComp__WRK_SHIFT 2u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "nav_control"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0002007Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
