Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 25 11:44:50 2025
| Host         : dvirhersh_comp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           13 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------+------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |            Enable Signal           |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------------------+------------------------------------+------------------------------------------------+------------------+----------------+
|  design_1_i/top_0/U0/VGA_Horiz/count_reg[6]_1    |                                    | design_1_i/top_0/U0/VGA_Horiz/count_reg[4]_0   |                1 |              1 |
|  design_1_i/clock_devider_0/U0/divided_clk       |                                    |                                                |                1 |              1 |
|  design_1_i/top_0/U0/VGA_Horiz/count_reg[8]_1[0] |                                    |                                                |                1 |              2 |
|  design_1_i/top_0/U0/VGA_Horiz/count_reg[6]_0[0] |                                    | design_1_i/top_0/U0/VGA_Horiz/AR[0]            |                1 |              2 |
|  clk_0_IBUF_BUFG                                 |                                    |                                                |                1 |              2 |
|  design_1_i/clock_devider_0/U0/divided_clk       | design_1_i/top_0/U0/VGA_Horiz/E[0] |                                                |                1 |              4 |
|  design_1_i/clock_devider_0/U0/divided_clk       | design_1_i/top_0/U0/VGA_Horiz/E[0] | design_1_i/top_0/U0/VGA_Verti/count            |                2 |              6 |
|  design_1_i/clock_devider_0/U0/divided_clk       |                                    | design_1_i/top_0/U0/VGA_Horiz/count[9]_i_1_n_0 |                3 |             10 |
|  clk_0_IBUF_BUFG                                 |                                    | design_1_i/clock_devider_0/U0/clk_out          |                8 |             31 |
+--------------------------------------------------+------------------------------------+------------------------------------------------+------------------+----------------+


