instr_ram.v,verilog,xil_defaultlib,../../../../jizu_project3_self.srcs/sources_1/ip/instr_ram/sim/instr_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
