module reg_8 (input   Clk, Reset, Load, Shift_In, Shift_En,
              input   [7:0]  Data_In,
              output  Shift_Out,
              output  [7:0]  Data_Out);

    always_ff @ (posedge Clk)
    begin
	 	 if (Reset) 
			  Data_Out <= 8'h0;  
		 else if (Load)
			  Data_Out <= Data_In;
		 else if (Shift_En)
		 begin
			  Data_Out <= { Shift_In, Data_Out[7:1] };
	    end
    end

    assign Shift_Out = Data_Out[0];

endmodule