INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.sim/sim_1/synth/func/xsim/LCU_sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D
INFO: [VRFC 10-311] analyzing module D_0
INFO: [VRFC 10-311] analyzing module D_1
INFO: [VRFC 10-311] analyzing module D_2
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module register1_2
INFO: [VRFC 10-311] analyzing module register1_3
INFO: [VRFC 10-311] analyzing module register1_3_3
INFO: [VRFC 10-311] analyzing module register1_4
INFO: [VRFC 10-311] analyzing module register8_4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sim_1/new/LCU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU_sim
