// Seed: 2684421693
module module_0 (
    input tri id_0,
    input tri0 id_1#(.id_10(1 < id_4)),
    output wand id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wor id_5,
    output wire id_6,
    output wor id_7,
    input tri id_8
);
  logic [7:0] id_11;
  wire id_12;
  assign id_11[1] = 1;
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1
    , id_6,
    input  wor  id_2,
    output wire id_3,
    input  tri1 id_4
);
  module_0(
      id_2, id_0, id_3, id_1, id_0, id_3, id_3, id_3, id_2
  );
  always @(posedge id_0);
endmodule
