// Seed: 1404295176
module module_0;
  logic id_1 = id_1, id_2;
  assign module_2.id_0 = 0;
endmodule
macromodule module_1 (
    output wand id_0,
    input  tri  id_1,
    output wire id_2,
    output wor  id_3
);
  assign id_2 = -1'b0;
  assign id_3 = id_1;
  always disable id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd72
) (
    input  tri0  id_0,
    output tri   id_1,
    output wor   id_2,
    output tri   id_3,
    input  tri   id_4,
    output uwire id_5,
    input  tri1  id_6,
    input  tri1  id_7,
    input  tri1  id_8,
    input  wire  id_9,
    output wor   id_10,
    input  wor   _id_11
);
  parameter [id_11 : -1 'b0] id_13 = 1;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      assign id_5 = -1;
    end
  end
  module_0 modCall_1 ();
  assign id_5 = id_7;
endmodule
