# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/new/ALU.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/ALUOut_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/src/Arith_Unit.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Instruction_Register_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/new/Logical.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Memory_Data_Register_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/PC_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Reg_A_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Reg_B_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Shift_Left_2_28_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Shift_Left_2_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Sign_Extend_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/new/comparator_unit.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/fivebit_2to1_mux_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/four2three_mux_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/four2two_mux_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/register_file_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/imports/new/shifter_unit.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/two2one_mux_8.vhd" \
"../../../../Lab_4_Inshallah.srcs/sources_1/new/Data_Path_8.vhd" \

# Do not sort compile order
nosort
