# /*******************************************************************************
#  Copyright (C) 2021 Xilinx, Inc
#
#  Licensed under the Apache License, Version 2.0 (the "License");
#  you may not use this file except in compliance with the License.
#  You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
#  Unless required by applicable law or agreed to in writing, software
#  distributed under the License is distributed on an "AS IS" BASIS,
#  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#  See the License for the specific language governing permissions and
#  limitations under the License.
#
# *******************************************************************************/
[connectivity]
# Define number of kernels and their name
nk=network_krnl:1:network_krnl_0
nk=ccl_offload:1:ccl_offload_0
nk=hostctrl:1:hostctrl_0
nk=cmac_krnl:1:cmac_krnl_0
nk=reduce_sum:1:arith_0
nk=hp_compression:3:compression_0_0.compression_0_1.compression_0_2
nk=loopback:1:lb_user_krnl
nk=transpose0:2:transpose0.transpose1

# Kernels Foorplaning
slr=compression_0_0:SLR0
slr=compression_0_1:SLR0
slr=compression_0_2:SLR0
slr=lb_user_krnl:SLR0
slr=arith_0:SLR0
slr=ccl_offload_0:SLR0
slr=hostctrl_0:SLR0
slr=network_krnl_0:SLR1
slr=cmac_krnl_0:SLR2
slr=transpose0:SLR0
slr=transpose1:SLR1

sp=network_krnl_0.m00_axi:DDR[0]
sp=network_krnl_0.m01_axi:DDR[0]
sp=ccl_offload_0.m_axi_0:DDR[0:1]
sp=ccl_offload_0.m_axi_1:DDR[0:1]
sp=transpose0.m_axi_gmem:DDR[0]
sp=transpose1.m_axi_gmem:DDR[1]

# Connect host controllers to CCL Offload
stream_connect=hostctrl_0.cmd:ccl_offload_0.s_axis_call_req
stream_connect=ccl_offload_0.m_axis_call_ack:hostctrl_0.sts

# Connect CCL Offload kernel to TCP Network Kernel
stream_connect=network_krnl_0.m_axis_tcp_port_status:ccl_offload_0.s_axis_eth_port_status:512
stream_connect=network_krnl_0.m_axis_tcp_open_status:ccl_offload_0.s_axis_eth_open_status:512
stream_connect=network_krnl_0.m_axis_tcp_notification:ccl_offload_0.s_axis_eth_notification:512
stream_connect=network_krnl_0.m_axis_tcp_rx_meta:ccl_offload_0.s_axis_eth_rx_meta:512
stream_connect=network_krnl_0.m_axis_tcp_rx_data:ccl_offload_0.s_axis_eth_rx_data:512
stream_connect=network_krnl_0.m_axis_tcp_tx_status:ccl_offload_0.s_axis_eth_tx_status:512
stream_connect=ccl_offload_0.m_axis_eth_listen_port:network_krnl_0.s_axis_tcp_listen_port:512
stream_connect=ccl_offload_0.m_axis_eth_open_connection:network_krnl_0.s_axis_tcp_open_connection:512
stream_connect=ccl_offload_0.m_axis_eth_read_pkg:network_krnl_0.s_axis_tcp_read_pkg:512
stream_connect=ccl_offload_0.m_axis_eth_tx_meta:network_krnl_0.s_axis_tcp_tx_meta:512
stream_connect=ccl_offload_0.m_axis_eth_tx_data:network_krnl_0.s_axis_tcp_tx_data:512

# Connect Network Kernel to CMAC Kernel
stream_connect=cmac_krnl_0.axis_net_rx:network_krnl_0.axis_net_rx
stream_connect=network_krnl_0.axis_net_tx:cmac_krnl_0.axis_net_tx

# arithmetic connections
stream_connect=ccl_offload_0.m_axis_arith_op0:arith_0.in0
stream_connect=ccl_offload_0.m_axis_arith_op1:arith_0.in1
stream_connect=arith_0.out_r:ccl_offload_0.s_axis_arith_res

# caster connections
stream_connect=ccl_offload_0.m_axis_compression0:compression_0_0.in_r
stream_connect=compression_0_0.out_r:ccl_offload_0.s_axis_compression0

stream_connect=ccl_offload_0.m_axis_compression1:compression_0_1.in_r
stream_connect=compression_0_1.out_r:ccl_offload_0.s_axis_compression1

stream_connect=ccl_offload_0.m_axis_compression2:compression_0_2.in_r
stream_connect=compression_0_2.out_r:ccl_offload_0.s_axis_compression2

# Tie off user kernel interface
stream_connect=ccl_offload_0.m_axis_krnl:lb_user_krnl.in
stream_connect=lb_user_krnl.out:ccl_offload_0.s_axis_krnl
