{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574133520003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574133520003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 00:18:39 2019 " "Processing started: Tue Nov 19 00:18:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574133520003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574133520003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574133520003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574133520315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AES-rtl " "Found design unit 1: AES-rtl" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""} { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-rtl " "Found design unit 1: Mux2_1-rtl" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Mux2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Mux2_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddRoundKey-rtl " "Found design unit 1: AddRoundKey-rtl" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AddRoundKey.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AddRoundKey.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBox-rtl " "Found design unit 1: SBox-rtl" {  } { { "SBox.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/SBox.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBox " "Found entity 1: SBox" {  } { { "SBox.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/SBox.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "PC.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "po.vhd 2 1 " "Found 2 design units, including 1 entities, in source file po.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PO-rtl " "Found design unit 1: PO-rtl" {  } { { "PO.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""} { "Info" "ISGN_ENTITY_NAME" "1 PO " "Found entity 1: PO" {  } { { "PO.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/PO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_nb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_nb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8b-rtl " "Found design unit 1: Reg_8b-rtl" {  } { { "Reg_nb.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Reg_nb.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8b " "Found entity 1: Reg_8b" {  } { { "Reg_nb.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Reg_nb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumn-rtl " "Found design unit 1: MixColumn-rtl" {  } { { "MixColumn.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumn.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumn " "Found entity 1: MixColumn" {  } { { "MixColumn.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumns-rtl " "Found design unit 1: MixColumns-rtl" {  } { { "MixColumns.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumns.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/MixColumns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs_8b-rtl " "Found design unit 1: Regs_8b-rtl" {  } { { "Regs_8b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_8b.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs_8b " "Found entity 1: Regs_8b" {  } { { "Regs_8b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regs_32b-rtl " "Found design unit 1: Regs_32b-rtl" {  } { { "Regs_32b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_32b.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regs_32b " "Found entity 1: Regs_32b" {  } { { "Regs_32b.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Regs_32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_muxes_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block_muxes_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block_muxes_reg-rtl " "Found design unit 1: Block_muxes_reg-rtl" {  } { { "Block_muxes_reg.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Block_muxes_reg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block_muxes_reg " "Found entity 1: Block_muxes_reg" {  } { { "Block_muxes_reg.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/Block_muxes_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574133520755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "general_clk AES.vhd(66) " "VHDL Association List error at AES.vhd(66): formal \"general_clk\" does not exist" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 66 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clk AES.vhd(63) " "VHDL error at AES.vhd(63): formal port or parameter \"clk\" must have actual or default value" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 63 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clk AES.vhd(26) " "HDL error at AES.vhd(26): see declaration for object \"clk\"" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 26 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset AES.vhd(63) " "VHDL error at AES.vhd(63): formal port or parameter \"reset\" must have actual or default value" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 63 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset AES.vhd(27) " "HDL error at AES.vhd(27): see declaration for object \"reset\"" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 27 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "counter AES.vhd(63) " "VHDL error at AES.vhd(63): formal port or parameter \"counter\" must have actual or default value" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 63 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "counter AES.vhd(32) " "HDL error at AES.vhd(32): see declaration for object \"counter\"" {  } { { "AES.vhd" "" { Text "C:/Users/gisel/Documents/Faculdade/2019-2/Sistemas Digitais/AES-128/AES.vhd" 32 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574133520755 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574133520874 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 19 00:18:40 2019 " "Processing ended: Tue Nov 19 00:18:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574133520874 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574133520874 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574133520874 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574133520874 ""}
