// Seed: 2631029668
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  timeprecision 1ps;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4[1*1-1] = 1;
  assign id_5 = id_2;
  wire id_8;
  wire id_9;
  wire id_10 = id_10;
  tri  id_11;
  always @(negedge id_9) $display(1, {1, 1 | id_10}, id_11);
  module_0 modCall_1 (
      id_1,
      id_8,
      id_10
  );
endmodule
