#! /home/larry/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-559-gff8ccc0b-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b4b2d07720 .scope module, "upconv2_tb" "upconv2_tb" 2 1;
 .timescale 0 0;
v0x55b4b2d40fc0_0 .var/i "cc", 31 0;
v0x55b4b2d410c0_0 .var "clk", 0 0;
v0x55b4b2d41180_0 .net/s "dac1", 15 0, L_0x55b4b2d42100;  1 drivers
v0x55b4b2d41270_0 .net/s "dac2", 15 0, L_0x55b4b2d42770;  1 drivers
v0x55b4b2d41360_0 .var/s "iq_data", 17 0;
v0x55b4b2d41470_0 .var "iq_flag", 0 0;
v0x55b4b2d41510_0 .var/s "lo1", 17 0;
v0x55b4b2d41620_0 .var/s "lo2", 17 0;
v0x55b4b2d41730_0 .var/real "lo_amp", 0 0;
v0x55b4b2d41880_0 .var/real "phase", 0 0;
v0x55b4b2d41940_0 .var/real "ps", 0 0;
v0x55b4b2d41a00_0 .var "trace", 0 0;
v0x55b4b2d41ac0_0 .var/real "trig1", 0 0;
v0x55b4b2d41b80_0 .var/real "trig2", 0 0;
E_0x55b4b2d074c0 .event negedge, v0x55b4b2d3e670_0;
S_0x55b4b2d06b00 .scope module, "dut" "upconv2" 2 49, 3 6 0, S_0x55b4b2d07720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "iq_data";
    .port_info 2 /INPUT 1 "iq_flag";
    .port_info 3 /INPUT 18 "lo1";
    .port_info 4 /INPUT 18 "lo2";
    .port_info 5 /OUTPUT 16 "dac1";
    .port_info 6 /OUTPUT 16 "dac2";
v0x55b4b2d40900_0 .net "clk", 0 0, v0x55b4b2d410c0_0;  1 drivers
v0x55b4b2d409c0_0 .net/s "dac1", 15 0, L_0x55b4b2d42100;  alias, 1 drivers
v0x55b4b2d40a80_0 .net/s "dac2", 15 0, L_0x55b4b2d42770;  alias, 1 drivers
v0x55b4b2d40b50_0 .net/s "iq_data", 17 0, v0x55b4b2d41360_0;  1 drivers
v0x55b4b2d40c40_0 .net "iq_flag", 0 0, v0x55b4b2d41470_0;  1 drivers
v0x55b4b2d40d80_0 .net/s "lo1", 17 0, v0x55b4b2d41510_0;  1 drivers
v0x55b4b2d40e20_0 .net/s "lo2", 17 0, v0x55b4b2d41620_0;  1 drivers
S_0x55b4b2d03320 .scope module, "upconv_1" "upconv_half" 3 16, 3 26 0, S_0x55b4b2d06b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "iq_data";
    .port_info 2 /INPUT 1 "iq_flag";
    .port_info 3 /INPUT 18 "lo";
    .port_info 4 /OUTPUT 16 "dac";
L_0x55b4b2d41e20 .functor NOT 16, L_0x55b4b2d41f80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b4b2d42100 .functor BUFZ 16, v0x55b4b2d3e860_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b4b2d05550_0 .net/s *"_s0", 18 0, L_0x55b4b2d41c40;  1 drivers
v0x55b4b2d3e4a0_0 .net/s *"_s2", 18 0, L_0x55b4b2d41ce0;  1 drivers
v0x55b4b2d3e580_0 .net *"_s9", 15 0, L_0x55b4b2d41f80;  1 drivers
v0x55b4b2d3e670_0 .net "clk", 0 0, v0x55b4b2d410c0_0;  alias, 1 drivers
v0x55b4b2d3e730_0 .net/s "dac", 15 0, L_0x55b4b2d42100;  alias, 1 drivers
v0x55b4b2d3e860_0 .var/s "dac_r", 15 0;
v0x55b4b2d3e940_0 .var/s "filt1", 17 0;
v0x55b4b2d3ea20_0 .var/s "filt2", 17 0;
v0x55b4b2d3eb00_0 .net/s "filt2_s", 15 0, L_0x55b4b2d41ee0;  1 drivers
v0x55b4b2d3ec70_0 .var/s "interp1", 18 0;
v0x55b4b2d3ed50_0 .net/s "interp1_s", 15 0, L_0x55b4b2d41e20;  1 drivers
v0x55b4b2d3ee30_0 .net/s "iq_data", 17 0, v0x55b4b2d41360_0;  alias, 1 drivers
v0x55b4b2d3ef10_0 .net "iq_flag", 0 0, v0x55b4b2d41470_0;  alias, 1 drivers
v0x55b4b2d3efd0_0 .net/s "lo", 17 0, v0x55b4b2d41510_0;  alias, 1 drivers
v0x55b4b2d3f0b0_0 .var/s "prod1", 34 0;
v0x55b4b2d3f190_0 .var/s "prod2", 17 0;
v0x55b4b2d3f270_0 .var/s "prod3", 17 0;
v0x55b4b2d3f420_0 .net/s "sum", 18 0, L_0x55b4b2d41d80;  1 drivers
E_0x55b4b2d030c0 .event posedge, v0x55b4b2d3e670_0;
L_0x55b4b2d41c40 .extend/s 19, v0x55b4b2d3f190_0;
L_0x55b4b2d41ce0 .extend/s 19, v0x55b4b2d3f270_0;
L_0x55b4b2d41d80 .arith/sum 19, L_0x55b4b2d41c40, L_0x55b4b2d41ce0;
L_0x55b4b2d41ee0 .part v0x55b4b2d3ea20_0, 2, 16;
L_0x55b4b2d41f80 .part v0x55b4b2d3ec70_0, 3, 16;
S_0x55b4b2d3f560 .scope module, "upconv_2" "upconv_half" 3 19, 3 26 0, S_0x55b4b2d06b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "iq_data";
    .port_info 2 /INPUT 1 "iq_flag";
    .port_info 3 /INPUT 18 "lo";
    .port_info 4 /OUTPUT 16 "dac";
L_0x55b4b2d42410 .functor NOT 16, L_0x55b4b2d425f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55b4b2d42770 .functor BUFZ 16, v0x55b4b2d3fc20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55b4b2d3f790_0 .net/s *"_s0", 18 0, L_0x55b4b2d42170;  1 drivers
v0x55b4b2d3f870_0 .net/s *"_s2", 18 0, L_0x55b4b2d42270;  1 drivers
v0x55b4b2d3f950_0 .net *"_s9", 15 0, L_0x55b4b2d425f0;  1 drivers
v0x55b4b2d3fa40_0 .net "clk", 0 0, v0x55b4b2d410c0_0;  alias, 1 drivers
v0x55b4b2d3fb10_0 .net/s "dac", 15 0, L_0x55b4b2d42770;  alias, 1 drivers
v0x55b4b2d3fc20_0 .var/s "dac_r", 15 0;
v0x55b4b2d3fd00_0 .var/s "filt1", 17 0;
v0x55b4b2d3fde0_0 .var/s "filt2", 17 0;
v0x55b4b2d3fec0_0 .net/s "filt2_s", 15 0, L_0x55b4b2d42550;  1 drivers
v0x55b4b2d40030_0 .var/s "interp1", 18 0;
v0x55b4b2d40110_0 .net/s "interp1_s", 15 0, L_0x55b4b2d42410;  1 drivers
v0x55b4b2d401f0_0 .net/s "iq_data", 17 0, v0x55b4b2d41360_0;  alias, 1 drivers
v0x55b4b2d402b0_0 .net "iq_flag", 0 0, v0x55b4b2d41470_0;  alias, 1 drivers
v0x55b4b2d40380_0 .net/s "lo", 17 0, v0x55b4b2d41620_0;  alias, 1 drivers
v0x55b4b2d40420_0 .var/s "prod1", 34 0;
v0x55b4b2d40500_0 .var/s "prod2", 17 0;
v0x55b4b2d405e0_0 .var/s "prod3", 17 0;
v0x55b4b2d40790_0 .net/s "sum", 18 0, L_0x55b4b2d42370;  1 drivers
L_0x55b4b2d42170 .extend/s 19, v0x55b4b2d40500_0;
L_0x55b4b2d42270 .extend/s 19, v0x55b4b2d405e0_0;
L_0x55b4b2d42370 .arith/sum 19, L_0x55b4b2d42170, L_0x55b4b2d42270;
L_0x55b4b2d42550 .part v0x55b4b2d3fde0_0, 2, 16;
L_0x55b4b2d425f0 .part v0x55b4b2d40030_0, 3, 16;
    .scope S_0x55b4b2d03320;
T_0 ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x55b4b2d3f0b0_0, 0, 35;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d3f190_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d3f270_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d3e940_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d3ea20_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55b4b2d3ec70_0, 0, 19;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b4b2d3e860_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x55b4b2d03320;
T_1 ;
    %wait E_0x55b4b2d030c0;
    %load/vec4 v0x55b4b2d3efd0_0;
    %pad/s 35;
    %load/vec4 v0x55b4b2d3ee30_0;
    %pad/s 35;
    %mul;
    %assign/vec4 v0x55b4b2d3f0b0_0, 0;
    %load/vec4 v0x55b4b2d3f0b0_0;
    %parti/s 18, 17, 6;
    %assign/vec4 v0x55b4b2d3f190_0, 0;
    %load/vec4 v0x55b4b2d3f190_0;
    %assign/vec4 v0x55b4b2d3f270_0, 0;
    %load/vec4 v0x55b4b2d3ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55b4b2d3f420_0;
    %parti/s 2, 17, 6;
    %nor/r;
    %load/vec4 v0x55b4b2d3f420_0;
    %parti/s 2, 17, 6;
    %and/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x55b4b2d3f420_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x55b4b2d3f420_0;
    %parti/s 1, 18, 6;
    %load/vec4 v0x55b4b2d3f420_0;
    %parti/s 1, 18, 6;
    %inv;
    %replicate 17;
    %concat/vec4; draw_concat_vec4
    %pad/u 19;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/u 18;
    %assign/vec4 v0x55b4b2d3e940_0, 0;
    %load/vec4 v0x55b4b2d3e940_0;
    %assign/vec4 v0x55b4b2d3ea20_0, 0;
T_1.0 ;
    %load/vec4 v0x55b4b2d3ef10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55b4b2d3e940_0;
    %pad/s 19;
    %load/vec4 v0x55b4b2d3ea20_0;
    %pad/s 19;
    %add;
    %subi 1, 0, 19;
    %assign/vec4 v0x55b4b2d3ec70_0, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b4b2d03320;
T_2 ;
    %wait E_0x55b4b2d030c0;
    %load/vec4 v0x55b4b2d3ef10_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x55b4b2d3ed50_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x55b4b2d3eb00_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x55b4b2d3e860_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55b4b2d3f560;
T_3 ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x55b4b2d40420_0, 0, 35;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d40500_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d405e0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d3fd00_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d3fde0_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x55b4b2d40030_0, 0, 19;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b4b2d3fc20_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x55b4b2d3f560;
T_4 ;
    %wait E_0x55b4b2d030c0;
    %load/vec4 v0x55b4b2d40380_0;
    %pad/s 35;
    %load/vec4 v0x55b4b2d401f0_0;
    %pad/s 35;
    %mul;
    %assign/vec4 v0x55b4b2d40420_0, 0;
    %load/vec4 v0x55b4b2d40420_0;
    %parti/s 18, 17, 6;
    %assign/vec4 v0x55b4b2d40500_0, 0;
    %load/vec4 v0x55b4b2d40500_0;
    %assign/vec4 v0x55b4b2d405e0_0, 0;
    %load/vec4 v0x55b4b2d402b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55b4b2d40790_0;
    %parti/s 2, 17, 6;
    %nor/r;
    %load/vec4 v0x55b4b2d40790_0;
    %parti/s 2, 17, 6;
    %and/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0x55b4b2d40790_0;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x55b4b2d40790_0;
    %parti/s 1, 18, 6;
    %load/vec4 v0x55b4b2d40790_0;
    %parti/s 1, 18, 6;
    %inv;
    %replicate 17;
    %concat/vec4; draw_concat_vec4
    %pad/u 19;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %pad/u 18;
    %assign/vec4 v0x55b4b2d3fd00_0, 0;
    %load/vec4 v0x55b4b2d3fd00_0;
    %assign/vec4 v0x55b4b2d3fde0_0, 0;
T_4.0 ;
    %load/vec4 v0x55b4b2d402b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55b4b2d3fd00_0;
    %pad/s 19;
    %load/vec4 v0x55b4b2d3fde0_0;
    %pad/s 19;
    %add;
    %subi 1, 0, 19;
    %assign/vec4 v0x55b4b2d40030_0, 0;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b4b2d3f560;
T_5 ;
    %wait E_0x55b4b2d030c0;
    %load/vec4 v0x55b4b2d402b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x55b4b2d40110_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x55b4b2d3fec0_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x55b4b2d3fc20_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b4b2d07720;
T_6 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d41510_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d41620_0, 0, 18;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4b2d41470_0, 0, 1;
    %pushi/real 2044399652, 4063; load=0.237999
    %pushi/real 595058, 4041; load=0.237999
    %add/wr;
    %store/real v0x55b4b2d41940_0;
    %pushi/real 2147450880, 4082; load=131070.
    %store/real v0x55b4b2d41730_0;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x55b4b2d41360_0, 0, 18;
    %end;
    .thread T_6;
    .scope S_0x55b4b2d07720;
T_7 ;
    %vpi_func 2 6 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 7 "$dumpfile", "upconv2.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000101, S_0x55b4b2d07720 {0 0 0};
T_7.0 ;
    %vpi_func 2 10 "$test$plusargs" 32, "trace" {0 0 0};
    %pad/u 1;
    %store/vec4 v0x55b4b2d41a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b4b2d40fc0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55b4b2d40fc0_0;
    %cmpi/s 543, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b4b2d410c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4b2d410c0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x55b4b2d40fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b4b2d40fc0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .thread T_7;
    .scope S_0x55b4b2d07720;
T_8 ;
    %wait E_0x55b4b2d030c0;
    %load/vec4 v0x55b4b2d41470_0;
    %inv;
    %assign/vec4 v0x55b4b2d41470_0, 0;
    %load/vec4 v0x55b4b2d41470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55b4b2d40fc0_0;
    %cvt/rv/s;
    %load/real v0x55b4b2d41940_0;
    %mul/wr;
    %store/real v0x55b4b2d41880_0;
    %vpi_func/r 2 28 "$cos", v0x55b4b2d41880_0 {0 0 0};
    %store/real v0x55b4b2d41ac0_0;
    %load/real v0x55b4b2d41880_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x55b4b2d41940_0;
    %mul/wr;
    %add/wr;
    %vpi_func/r 2 29 "$sin", W<0,r> {0 1 0};
    %store/real v0x55b4b2d41b80_0;
    %jmp T_8.1;
T_8.0 ;
    %vpi_func/r 2 31 "$sin", v0x55b4b2d41880_0 {0 0 0};
    %store/real v0x55b4b2d41ac0_0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x55b4b2d41880_0;
    %pushi/real 1073741824, 4065; load=0.500000
    %load/real v0x55b4b2d41940_0;
    %mul/wr;
    %add/wr;
    %vpi_func/r 2 32 "$cos", W<0,r> {0 1 0};
    %sub/wr;
    %store/real v0x55b4b2d41b80_0;
T_8.1 ;
    %load/real v0x55b4b2d41730_0;
    %load/real v0x55b4b2d41ac0_0;
    %mul/wr;
    %cvt/vr 18;
    %assign/vec4 v0x55b4b2d41510_0, 0;
    %load/real v0x55b4b2d41730_0;
    %load/real v0x55b4b2d41b80_0;
    %mul/wr;
    %cvt/vr 18;
    %assign/vec4 v0x55b4b2d41620_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b4b2d07720;
T_9 ;
    %wait E_0x55b4b2d030c0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55b4b2d41360_0, 0;
    %load/vec4 v0x55b4b2d40fc0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 4000, 0, 18;
    %assign/vec4 v0x55b4b2d41360_0, 0;
T_9.0 ;
    %load/vec4 v0x55b4b2d40fc0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 4000, 0, 18;
    %assign/vec4 v0x55b4b2d41360_0, 0;
T_9.2 ;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0x55b4b2d40fc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x55b4b2d41470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 4000, 0, 18;
    %assign/vec4 v0x55b4b2d41360_0, 0;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b4b2d07720;
T_10 ;
    %wait E_0x55b4b2d074c0;
    %load/vec4 v0x55b4b2d41a00_0;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x55b4b2d40fc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 2 56 "$display", "%d", v0x55b4b2d41180_0 {0 0 0};
    %vpi_call 2 57 "$display", "%d", v0x55b4b2d41270_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "upconv2_tb.v";
    "../sel4v/upconv2.v";
