`timescale 1ns / 1ps
module FIFO (
    // Write domain
    input  logic                   wr_clk,
    input  logic                   wr_rst,      
    input  logic                   wr_en,
    input  logic [15:0]            wr_data,
    output logic                   full,
    output logic                   almost_full,

    // Read domain
    input  logic                   rd_clk,
    input  logic                   rd_rst,
    input  logic                   rd_en,
    output logic [15:0]            rd_data,
    output logic                   empty,
    output logic                   almost_empty
);
    localparam DATA_WIDTH = 16;
    localparam ADDR_WIDTH = 5 ;      
    
    logic [ADDR_WIDTH:0] rd_ptr ;
    logic [ADDR_WIDTH:0] wr_ptr ;
    logic [DATA_WIDTH-1:0] data [(2**ADDR_WIDTH)-1:0];   

    logic  rd_wrap;
    logic  wr_wrap;
    
    logic [ADDR_WIDTH-1:0] wr_addr;
    logic [ADDR_WIDTH-1:0] rd_addr;

    assign rd_addr = rd_ptr[ADDR_WIDTH-1:0];
    assign wr_addr = wr_ptr[ADDR_WIDTH-1:0];
    assign rd_wrap = rd_ptr[ADDR_WIDTH];
    assign wr_wrap = wr_ptr[ADDR_WIDTH];

    logic [ADDR_WIDTH:0] grayCode_rd_ptr ;
    logic [ADDR_WIDTH:0] grayCode_wr_ptr ;
    
    logic [ADDR_WIDTH:0] rd_ptr_syncronizer;
    logic [ADDR_WIDTH:0] wr_ptr_syncronizer;

    logic [ADDR_WIDTH:0] grayCode_rd_ptr_synced;
    logic [ADDR_WIDTH:0] grayCode_wr_ptr_synced;
    
    logic [ADDR_WIDTH:0] binary_rd_ptr_synced;
    logic [ADDR_WIDTH:0] binary_wr_ptr_synced;
        
    assign grayCode_rd_ptr =  rd_ptr ^ rd_ptr >>1;
    assign grayCode_wr_ptr =  wr_ptr ^ wr_ptr >>1;
    
    logic FIFO_FUll;
    logic FIFO_EMPTY;
    logic synced_wr_wrap;
    logic synced_rd_wrap;
    assign synced_wr_wrap  = binary_wr_ptr_synced[ADDR_WIDTH];
    assign synced_rd_wrap  = binary_rd_ptr_synced[ADDR_WIDTH];
    
    assign FIFO_FUll = ((wr_addr == binary_rd_ptr_synced[ADDR_WIDTH-1:0]) && (wr_wrap != synced_rd_wrap));
   
    assign FIFO_EMPTY = ((rd_addr == binary_wr_ptr_synced[ADDR_WIDTH-1:0]) && (rd_wrap == synced_wr_wrap));
    genvar i;
    
    logic readNow;
    assign readNow = rd_en && !FIFO_EMPTY;
    
    logic writeNow;
    assign writeNow = wr_en && !FIFO_FUll;

    generate
        for(i=0;i<=ADDR_WIDTH;i++) begin
            assign binary_rd_ptr_synced[i] = ^(grayCode_rd_ptr_synced >> i);
            assign binary_wr_ptr_synced[i] = ^(grayCode_wr_ptr_synced >> i);
        end
    endgenerate

    always_ff@(posedge wr_clk, posedge wr_rst) begin 
        if(wr_rst) begin 
            almost_full <= 0;
            full  <= 0;
            wr_ptr <= 0;          
        end
        else begin 
            full <= FIFO_FUll; 
            rd_ptr_syncronizer <= grayCode_rd_ptr;
            grayCode_rd_ptr_synced <= rd_ptr_syncronizer;
            if (wr_ptr - binary_rd_ptr_synced >= 30 ) almost_full <= 1;                  
            else almost_full <= 0;
            if(FIFO_FUll) full <= 1;
            else full <= 0;            
            if(writeNow) begin 
                data[wr_addr] <= wr_data;
                wr_ptr <= wr_ptr +1;
            end         
        end        
    end 
    
    always_ff@(posedge rd_clk, posedge rd_rst) begin
        if(rd_rst) begin 
             almost_empty <= 0;
             empty  <= 1;
             rd_ptr <= 0;  
         end 
         else begin  
            wr_ptr_syncronizer <= grayCode_wr_ptr;
            grayCode_wr_ptr_synced <= wr_ptr_syncronizer;      
            if(binary_wr_ptr_synced - rd_ptr <= 3) almost_empty<=1; 
            else almost_empty <= 0;  
            if(FIFO_EMPTY) empty <= 1;
            else empty <= 0; 
            if(readNow) begin
                rd_data <= data[rd_addr];
                rd_ptr <= rd_ptr + 1; 
            end      
         end 
    end 
endmodule