INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_assignment4/project_assignment4.srcs/sources_1/new/fingerprint_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fingerprint_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_assignment4/project_assignment4.srcs/sources_1/new/modular_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_assignment4/project_assignment4.srcs/sim_1/new/scan_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_sim
