ARM GAS  /tmp/ccLQL0LR.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f3xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f3xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f3xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f3xx_hal_msp.c ****   *
  18:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f3xx_hal_msp.c ****   */
  20:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f3xx_hal_msp.c **** 
  22:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f3xx_hal_msp.c **** 
  26:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccLQL0LR.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** /**
  62:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f3xx_hal_msp.c ****   */
  64:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f3xx_hal_msp.c **** 
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/ccLQL0LR.s 			page 3


  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f3xx_hal_msp.c **** 
  73:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f3xx_hal_msp.c **** 
  75:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE130:
  81              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_CAN_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_CAN_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  79:Core/Src/stm32f3xx_hal_msp.c **** 
  80:Core/Src/stm32f3xx_hal_msp.c **** /**
  81:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP Initialization
  82:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
ARM GAS  /tmp/ccLQL0LR.s 			page 4


  84:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f3xx_hal_msp.c **** */
  86:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  87:Core/Src/stm32f3xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 87 1 is_stmt 0 view .LVU15
  97 0000 00B5     		push	{lr}
  98              	.LCFI2:
  99              		.cfi_def_cfa_offset 4
 100              		.cfi_offset 14, -4
 101 0002 89B0     		sub	sp, sp, #36
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 88 3 is_stmt 1 view .LVU16
 105              		.loc 1 88 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 112              		.loc 1 89 3 is_stmt 1 view .LVU18
 113              		.loc 1 89 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 89 5 view .LVU20
 116 0012 154B     		ldr	r3, .L9
 117 0014 9A42     		cmp	r2, r3
 118 0016 02D0     		beq	.L8
 119              	.LVL1:
 120              	.L5:
  90:Core/Src/stm32f3xx_hal_msp.c ****   {
  91:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 0 */
  92:Core/Src/stm32f3xx_hal_msp.c **** 
  93:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 0 */
  94:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  96:Core/Src/stm32f3xx_hal_msp.c **** 
  97:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
  99:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
 100:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 101:Core/Src/stm32f3xx_hal_msp.c ****     */
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 107:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 110:Core/Src/stm32f3xx_hal_msp.c **** 
 111:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 1 */
ARM GAS  /tmp/ccLQL0LR.s 			page 5


 112:Core/Src/stm32f3xx_hal_msp.c ****   }
 113:Core/Src/stm32f3xx_hal_msp.c **** 
 114:Core/Src/stm32f3xx_hal_msp.c **** }
 121              		.loc 1 114 1 view .LVU21
 122 0018 09B0     		add	sp, sp, #36
 123              	.LCFI4:
 124              		.cfi_remember_state
 125              		.cfi_def_cfa_offset 4
 126              		@ sp needed
 127 001a 5DF804FB 		ldr	pc, [sp], #4
 128              	.LVL2:
 129              	.L8:
 130              	.LCFI5:
 131              		.cfi_restore_state
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 132              		.loc 1 95 5 is_stmt 1 view .LVU22
 133              	.LBB4:
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 134              		.loc 1 95 5 view .LVU23
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 135              		.loc 1 95 5 view .LVU24
 136 001e 03F5D633 		add	r3, r3, #109568
 137 0022 DA69     		ldr	r2, [r3, #28]
 138 0024 42F00072 		orr	r2, r2, #33554432
 139 0028 DA61     		str	r2, [r3, #28]
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU25
 141 002a DA69     		ldr	r2, [r3, #28]
 142 002c 02F00072 		and	r2, r2, #33554432
 143 0030 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 144              		.loc 1 95 5 view .LVU26
 145 0032 019A     		ldr	r2, [sp, #4]
 146              	.LBE4:
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 147              		.loc 1 95 5 view .LVU27
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 148              		.loc 1 97 5 view .LVU28
 149              	.LBB5:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 150              		.loc 1 97 5 view .LVU29
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 151              		.loc 1 97 5 view .LVU30
 152 0034 5A69     		ldr	r2, [r3, #20]
 153 0036 42F40032 		orr	r2, r2, #131072
 154 003a 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 155              		.loc 1 97 5 view .LVU31
 156 003c 5B69     		ldr	r3, [r3, #20]
 157 003e 03F40033 		and	r3, r3, #131072
 158 0042 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 159              		.loc 1 97 5 view .LVU32
 160 0044 029B     		ldr	r3, [sp, #8]
 161              	.LBE5:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 162              		.loc 1 97 5 view .LVU33
ARM GAS  /tmp/ccLQL0LR.s 			page 6


 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 163              		.loc 1 102 5 view .LVU34
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 164              		.loc 1 102 25 is_stmt 0 view .LVU35
 165 0046 4FF4C053 		mov	r3, #6144
 166 004a 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 103 5 is_stmt 1 view .LVU36
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 103 26 is_stmt 0 view .LVU37
 169 004c 0223     		movs	r3, #2
 170 004e 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 171              		.loc 1 104 5 is_stmt 1 view .LVU38
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 172              		.loc 1 104 26 is_stmt 0 view .LVU39
 173 0050 0023     		movs	r3, #0
 174 0052 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 175              		.loc 1 105 5 is_stmt 1 view .LVU40
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 176              		.loc 1 105 27 is_stmt 0 view .LVU41
 177 0054 0323     		movs	r3, #3
 178 0056 0693     		str	r3, [sp, #24]
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 179              		.loc 1 106 5 is_stmt 1 view .LVU42
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 106 31 is_stmt 0 view .LVU43
 181 0058 0923     		movs	r3, #9
 182 005a 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 183              		.loc 1 107 5 is_stmt 1 view .LVU44
 184 005c 03A9     		add	r1, sp, #12
 185 005e 4FF09040 		mov	r0, #1207959552
 186              	.LVL3:
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 187              		.loc 1 107 5 is_stmt 0 view .LVU45
 188 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL4:
 190              		.loc 1 114 1 view .LVU46
 191 0066 D7E7     		b	.L5
 192              	.L10:
 193              		.align	2
 194              	.L9:
 195 0068 00640040 		.word	1073767424
 196              		.cfi_endproc
 197              	.LFE131:
 199              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 200              		.align	1
 201              		.global	HAL_CAN_MspDeInit
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	HAL_CAN_MspDeInit:
 208              	.LVL5:
 209              	.LFB132:
ARM GAS  /tmp/ccLQL0LR.s 			page 7


 115:Core/Src/stm32f3xx_hal_msp.c **** 
 116:Core/Src/stm32f3xx_hal_msp.c **** /**
 117:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 118:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
 120:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32f3xx_hal_msp.c **** */
 122:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 123:Core/Src/stm32f3xx_hal_msp.c **** {
 210              		.loc 1 123 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              		.loc 1 123 1 is_stmt 0 view .LVU48
 215 0000 08B5     		push	{r3, lr}
 216              	.LCFI6:
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 3, -8
 219              		.cfi_offset 14, -4
 124:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 220              		.loc 1 124 3 is_stmt 1 view .LVU49
 221              		.loc 1 124 10 is_stmt 0 view .LVU50
 222 0002 0268     		ldr	r2, [r0]
 223              		.loc 1 124 5 view .LVU51
 224 0004 074B     		ldr	r3, .L15
 225 0006 9A42     		cmp	r2, r3
 226 0008 00D0     		beq	.L14
 227              	.LVL6:
 228              	.L11:
 125:Core/Src/stm32f3xx_hal_msp.c ****   {
 126:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 0 */
 127:Core/Src/stm32f3xx_hal_msp.c **** 
 128:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 0 */
 129:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 132:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 133:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
 134:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 135:Core/Src/stm32f3xx_hal_msp.c ****     */
 136:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 137:Core/Src/stm32f3xx_hal_msp.c **** 
 138:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 140:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 1 */
 141:Core/Src/stm32f3xx_hal_msp.c ****   }
 142:Core/Src/stm32f3xx_hal_msp.c **** 
 143:Core/Src/stm32f3xx_hal_msp.c **** }
 229              		.loc 1 143 1 view .LVU52
 230 000a 08BD     		pop	{r3, pc}
 231              	.LVL7:
 232              	.L14:
 130:Core/Src/stm32f3xx_hal_msp.c **** 
 233              		.loc 1 130 5 is_stmt 1 view .LVU53
 234 000c 064A     		ldr	r2, .L15+4
 235 000e D369     		ldr	r3, [r2, #28]
 236 0010 23F00073 		bic	r3, r3, #33554432
ARM GAS  /tmp/ccLQL0LR.s 			page 8


 237 0014 D361     		str	r3, [r2, #28]
 136:Core/Src/stm32f3xx_hal_msp.c **** 
 238              		.loc 1 136 5 view .LVU54
 239 0016 4FF4C051 		mov	r1, #6144
 240 001a 4FF09040 		mov	r0, #1207959552
 241              	.LVL8:
 136:Core/Src/stm32f3xx_hal_msp.c **** 
 242              		.loc 1 136 5 is_stmt 0 view .LVU55
 243 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 244              	.LVL9:
 245              		.loc 1 143 1 view .LVU56
 246 0022 F2E7     		b	.L11
 247              	.L16:
 248              		.align	2
 249              	.L15:
 250 0024 00640040 		.word	1073767424
 251 0028 00100240 		.word	1073876992
 252              		.cfi_endproc
 253              	.LFE132:
 255              		.text
 256              	.Letext0:
 257              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 258              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 259              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 260              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 261              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 262              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 263              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 264              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccLQL0LR.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/ccLQL0LR.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccLQL0LR.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccLQL0LR.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccLQL0LR.s:82     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccLQL0LR.s:89     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccLQL0LR.s:195    .text.HAL_CAN_MspInit:0000000000000068 $d
     /tmp/ccLQL0LR.s:200    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccLQL0LR.s:207    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccLQL0LR.s:250    .text.HAL_CAN_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
