{
  "creator": "Yosys 0.13+39 (git sha1 9c9366895, ccache clang 11.0.0-2~ubuntu20.04.1 -Os -flto -flto)",
  "modules": {
    "BUF_X1": {
      "attributes": {
        "blackbox": 1,
        "hdlname": "\\BUF_X1",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Task/CustomModules/standard_cell_primitives.v:111.1-114.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Task/CustomModules/standard_cell_primitives.v:112.11-112.12"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Task/CustomModules/standard_cell_primitives.v:113.12-113.13"
          }
        }
      }
    },
    "MUX2_X1": {
      "attributes": {
        "blackbox": 1,
        "hdlname": "\\MUX2_X1",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Task/CustomModules/standard_cell_primitives.v:27.1-32.10"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Task/CustomModules/standard_cell_primitives.v:28.11-28.13"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Task/CustomModules/standard_cell_primitives.v:29.11-29.13"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Task/CustomModules/standard_cell_primitives.v:30.11-30.12"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Task/CustomModules/standard_cell_primitives.v:31.12-31.13"
          }
        }
      }
    },
    "cbx_1__1_": {
      "attributes": {
        "hdlname": "\\cbx_1__1_",
        "top": 1,
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:3.1-303.10"
      },
      "ports": {
        "cfg_done": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "prog_reset": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "prog_clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "chanx_left_in": {
          "direction": "input",
          "upto": 1,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ]
        },
        "chanx_right_in": {
          "direction": "input",
          "upto": 1,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ]
        },
        "ccff_head": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "chanx_left_out": {
          "direction": "output",
          "upto": 1,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ]
        },
        "chanx_right_out": {
          "direction": "output",
          "upto": 1,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ]
        },
        "ccff_tail": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "grid_top_out": {
          "direction": "output",
          "bits": [ 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ]
        },
        "grid_bottom_out": {
          "direction": "output",
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "grid_bottom_in": {
          "direction": "input",
          "bits": [ 67, 68, 69 ]
        },
        "grid_left_t_out": {
          "direction": "output",
          "bits": [ 67, 68, 69 ]
        },
        "grid_right_t_out": {
          "direction": "output",
          "bits": [ 67, 68, 69 ]
        },
        "grid_top_in": {
          "direction": "input",
          "bits": [ 70, 71 ]
        },
        "grid_left_b_out": {
          "direction": "output",
          "bits": [ 70, 71 ]
        },
        "grid_right_b_out": {
          "direction": "output",
          "bits": [ 70, 71 ]
        }
      },
      "cells": {
        "mux_bottom_ipin_0": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:163.16-169.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 26, 6, 32, 12, 38, 18, 44, 24 ],
            "out": [ 52 ],
            "sram": [ 72, 73, 74, 75 ],
            "sram_inv": [ 76, 77, 78, 79 ]
          }
        },
        "mux_bottom_ipin_1": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:170.16-176.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 25, 5, 31, 11, 37, 17, 43, 23 ],
            "out": [ 56 ],
            "sram": [ 80, 81, 82, 83 ],
            "sram_inv": [ 84, 85, 86, 87 ]
          }
        },
        "mux_bottom_ipin_2": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:177.16-183.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 30, 10, 36, 16, 42, 22, 44, 24 ],
            "out": [ 47 ],
            "sram": [ 88, 89, 90, 91 ],
            "sram_inv": [ 92, 93, 94, 95 ]
          }
        },
        "mux_bottom_ipin_3": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:184.16-190.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 29, 9, 35, 15, 41, 21, 43, 23 ],
            "out": [ 48 ],
            "sram": [ 96, 97, 98, 99 ],
            "sram_inv": [ 100, 101, 102, 103 ]
          }
        },
        "mux_bottom_ipin_4": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:191.16-197.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 28, 8, 34, 14, 40, 20, 42, 22 ],
            "out": [ 49 ],
            "sram": [ 104, 105, 106, 107 ],
            "sram_inv": [ 108, 109, 110, 111 ]
          }
        },
        "mux_bottom_ipin_5": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:198.16-204.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 27, 7, 33, 13, 39, 19, 41, 21 ],
            "out": [ 50 ],
            "sram": [ 112, 113, 114, 115 ],
            "sram_inv": [ 116, 117, 118, 119 ]
          }
        },
        "mux_bottom_ipin_6": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:205.16-211.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 26, 6, 32, 12, 38, 18, 40, 20 ],
            "out": [ 51 ],
            "sram": [ 120, 121, 122, 123 ],
            "sram_inv": [ 124, 125, 126, 127 ]
          }
        },
        "mux_bottom_ipin_7": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:212.16-218.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 25, 5, 31, 11, 37, 17, 39, 19 ],
            "out": [ 53 ],
            "sram": [ 128, 129, 130, 131 ],
            "sram_inv": [ 132, 133, 134, 135 ]
          }
        },
        "mux_bottom_ipin_8": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:219.16-225.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 30, 10, 36, 16, 38, 18, 44, 24 ],
            "out": [ 54 ],
            "sram": [ 136, 137, 138, 139 ],
            "sram_inv": [ 140, 141, 142, 143 ]
          }
        },
        "mux_bottom_ipin_9": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:226.16-232.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 29, 9, 35, 15, 37, 17, 43, 23 ],
            "out": [ 55 ],
            "sram": [ 144, 145, 146, 147 ],
            "sram_inv": [ 148, 149, 150, 151 ]
          }
        },
        "mux_top_ipin_0": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:233.16-239.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 28, 8, 34, 14, 36, 16, 42, 22 ],
            "out": [ 57 ],
            "sram": [ 152, 153, 154, 155 ],
            "sram_inv": [ 156, 157, 158, 159 ]
          }
        },
        "mux_top_ipin_1": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:240.16-246.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 27, 7, 33, 13, 35, 15, 41, 21 ],
            "out": [ 65 ],
            "sram": [ 160, 161, 162, 163 ],
            "sram_inv": [ 164, 165, 166, 167 ]
          }
        },
        "mux_top_ipin_2": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:247.16-253.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 26, 6, 32, 12, 34, 14, 40, 20 ],
            "out": [ 66 ],
            "sram": [ 168, 169, 170, 171 ],
            "sram_inv": [ 172, 173, 174, 175 ]
          }
        },
        "mux_top_ipin_3": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:254.16-260.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 25, 5, 31, 11, 33, 13, 39, 19 ],
            "out": [ 58 ],
            "sram": [ 176, 177, 178, 179 ],
            "sram_inv": [ 180, 181, 182, 183 ]
          }
        },
        "mux_top_ipin_4": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:261.16-267.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 30, 10, 32, 12, 38, 18, 44, 24 ],
            "out": [ 59 ],
            "sram": [ 184, 185, 186, 187 ],
            "sram_inv": [ 188, 189, 190, 191 ]
          }
        },
        "mux_top_ipin_5": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:268.16-274.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 29, 9, 31, 11, 37, 17, 43, 23 ],
            "out": [ 60 ],
            "sram": [ 192, 193, 194, 195 ],
            "sram_inv": [ 196, 197, 198, 199 ]
          }
        },
        "mux_top_ipin_6": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:275.16-281.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 28, 8, 30, 10, 36, 16, 42, 22 ],
            "out": [ 61 ],
            "sram": [ 200, 201, 202, 203 ],
            "sram_inv": [ 204, 205, 206, 207 ]
          }
        },
        "mux_top_ipin_7": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:282.16-288.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 27, 7, 29, 9, 35, 15, 41, 21 ],
            "out": [ 62 ],
            "sram": [ 208, 209, 210, 211 ],
            "sram_inv": [ 212, 213, 214, 215 ]
          }
        },
        "mux_top_ipin_8": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:289.16-295.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 26, 6, 28, 8, 34, 14, 40, 20 ],
            "out": [ 63 ],
            "sram": [ 216, 217, 218, 219 ],
            "sram_inv": [ 220, 221, 222, 223 ]
          }
        },
        "mux_top_ipin_9": {
          "hide_name": 0,
          "type": "mux2_size8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:296.16-302.6"
          },
          "port_directions": {
            "in": "input",
            "out": "output",
            "sram": "input",
            "sram_inv": "input"
          },
          "connections": {
            "in": [ 25, 5, 27, 7, 33, 13, 39, 19 ],
            "out": [ 64 ],
            "sram": [ 224, 225, 226, 227 ],
            "sram_inv": [ 228, 229, 230, 231 ]
          }
        }
      },
      "netnames": {
        "ccff_head": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:29.11-29.20"
          }
        },
        "ccff_tail": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:32.12-32.21"
          }
        },
        "cfg_done": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:24.11-24.19"
          }
        },
        "chanx_left_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:27.17-27.30"
          }
        },
        "chanx_left_out": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:30.18-30.32"
          }
        },
        "chanx_right_in": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:28.17-28.31"
          }
        },
        "chanx_right_out": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:31.18-31.33"
          }
        },
        "grid_bottom_in": {
          "hide_name": 0,
          "bits": [ 67, 68, 69 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:35.16-35.30"
          }
        },
        "grid_bottom_out": {
          "hide_name": 0,
          "bits": [ 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:34.17-34.32"
          }
        },
        "grid_left_b_out": {
          "hide_name": 0,
          "bits": [ 70, 71 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:39.17-39.32"
          }
        },
        "grid_left_t_out": {
          "hide_name": 0,
          "bits": [ 67, 68, 69 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:36.17-36.32"
          }
        },
        "grid_right_b_out": {
          "hide_name": 0,
          "bits": [ 70, 71 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:40.17-40.33"
          }
        },
        "grid_right_t_out": {
          "hide_name": 0,
          "bits": [ 67, 68, 69 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:37.17-37.33"
          }
        },
        "grid_top_in": {
          "hide_name": 0,
          "bits": [ 70, 71 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:38.16-38.27"
          }
        },
        "grid_top_out": {
          "hide_name": 0,
          "bits": [ 47, 48, 49, 50, 51, 52, 53, 54, 55, 56 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:33.17-33.29"
          }
        },
        "mux2_size8_0_sram": {
          "hide_name": 0,
          "bits": [ 72, 73, 74, 75 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:51.15-51.32"
          }
        },
        "mux2_size8_0_sram_inv": {
          "hide_name": 0,
          "bits": [ 76, 77, 78, 79 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:52.15-52.36"
          }
        },
        "mux2_size8_10_sram": {
          "hide_name": 0,
          "bits": [ 152, 153, 154, 155 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:53.15-53.33"
          }
        },
        "mux2_size8_10_sram_inv": {
          "hide_name": 0,
          "bits": [ 156, 157, 158, 159 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:54.15-54.37"
          }
        },
        "mux2_size8_11_sram": {
          "hide_name": 0,
          "bits": [ 160, 161, 162, 163 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:55.15-55.33"
          }
        },
        "mux2_size8_11_sram_inv": {
          "hide_name": 0,
          "bits": [ 164, 165, 166, 167 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:56.15-56.37"
          }
        },
        "mux2_size8_12_sram": {
          "hide_name": 0,
          "bits": [ 168, 169, 170, 171 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:57.15-57.33"
          }
        },
        "mux2_size8_12_sram_inv": {
          "hide_name": 0,
          "bits": [ 172, 173, 174, 175 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:58.15-58.37"
          }
        },
        "mux2_size8_13_sram": {
          "hide_name": 0,
          "bits": [ 176, 177, 178, 179 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:59.15-59.33"
          }
        },
        "mux2_size8_13_sram_inv": {
          "hide_name": 0,
          "bits": [ 180, 181, 182, 183 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:60.15-60.37"
          }
        },
        "mux2_size8_14_sram": {
          "hide_name": 0,
          "bits": [ 184, 185, 186, 187 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:61.15-61.33"
          }
        },
        "mux2_size8_14_sram_inv": {
          "hide_name": 0,
          "bits": [ 188, 189, 190, 191 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:62.15-62.37"
          }
        },
        "mux2_size8_15_sram": {
          "hide_name": 0,
          "bits": [ 192, 193, 194, 195 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:63.15-63.33"
          }
        },
        "mux2_size8_15_sram_inv": {
          "hide_name": 0,
          "bits": [ 196, 197, 198, 199 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:64.15-64.37"
          }
        },
        "mux2_size8_16_sram": {
          "hide_name": 0,
          "bits": [ 200, 201, 202, 203 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:65.15-65.33"
          }
        },
        "mux2_size8_16_sram_inv": {
          "hide_name": 0,
          "bits": [ 204, 205, 206, 207 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:66.15-66.37"
          }
        },
        "mux2_size8_17_sram": {
          "hide_name": 0,
          "bits": [ 208, 209, 210, 211 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:67.15-67.33"
          }
        },
        "mux2_size8_17_sram_inv": {
          "hide_name": 0,
          "bits": [ 212, 213, 214, 215 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:68.15-68.37"
          }
        },
        "mux2_size8_18_sram": {
          "hide_name": 0,
          "bits": [ 216, 217, 218, 219 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:69.15-69.33"
          }
        },
        "mux2_size8_18_sram_inv": {
          "hide_name": 0,
          "bits": [ 220, 221, 222, 223 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:70.15-70.37"
          }
        },
        "mux2_size8_19_sram": {
          "hide_name": 0,
          "bits": [ 224, 225, 226, 227 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:71.15-71.33"
          }
        },
        "mux2_size8_19_sram_inv": {
          "hide_name": 0,
          "bits": [ 228, 229, 230, 231 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:72.15-72.37"
          }
        },
        "mux2_size8_1_sram": {
          "hide_name": 0,
          "bits": [ 80, 81, 82, 83 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:73.15-73.32"
          }
        },
        "mux2_size8_1_sram_inv": {
          "hide_name": 0,
          "bits": [ 84, 85, 86, 87 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:74.15-74.36"
          }
        },
        "mux2_size8_2_sram": {
          "hide_name": 0,
          "bits": [ 88, 89, 90, 91 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:75.15-75.32"
          }
        },
        "mux2_size8_2_sram_inv": {
          "hide_name": 0,
          "bits": [ 92, 93, 94, 95 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:76.15-76.36"
          }
        },
        "mux2_size8_3_sram": {
          "hide_name": 0,
          "bits": [ 96, 97, 98, 99 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:77.15-77.32"
          }
        },
        "mux2_size8_3_sram_inv": {
          "hide_name": 0,
          "bits": [ 100, 101, 102, 103 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:78.15-78.36"
          }
        },
        "mux2_size8_4_sram": {
          "hide_name": 0,
          "bits": [ 104, 105, 106, 107 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:79.15-79.32"
          }
        },
        "mux2_size8_4_sram_inv": {
          "hide_name": 0,
          "bits": [ 108, 109, 110, 111 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:80.15-80.36"
          }
        },
        "mux2_size8_5_sram": {
          "hide_name": 0,
          "bits": [ 112, 113, 114, 115 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:81.15-81.32"
          }
        },
        "mux2_size8_5_sram_inv": {
          "hide_name": 0,
          "bits": [ 116, 117, 118, 119 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:82.15-82.36"
          }
        },
        "mux2_size8_6_sram": {
          "hide_name": 0,
          "bits": [ 120, 121, 122, 123 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:83.15-83.32"
          }
        },
        "mux2_size8_6_sram_inv": {
          "hide_name": 0,
          "bits": [ 124, 125, 126, 127 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:84.15-84.36"
          }
        },
        "mux2_size8_7_sram": {
          "hide_name": 0,
          "bits": [ 128, 129, 130, 131 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:85.15-85.32"
          }
        },
        "mux2_size8_7_sram_inv": {
          "hide_name": 0,
          "bits": [ 132, 133, 134, 135 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:86.15-86.36"
          }
        },
        "mux2_size8_8_sram": {
          "hide_name": 0,
          "bits": [ 136, 137, 138, 139 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:87.15-87.32"
          }
        },
        "mux2_size8_8_sram_inv": {
          "hide_name": 0,
          "bits": [ 140, 141, 142, 143 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:88.15-88.36"
          }
        },
        "mux2_size8_9_sram": {
          "hide_name": 0,
          "bits": [ 144, 145, 146, 147 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:89.15-89.32"
          }
        },
        "mux2_size8_9_sram_inv": {
          "hide_name": 0,
          "bits": [ 148, 149, 150, 151 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:90.15-90.36"
          }
        },
        "prog_clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:26.11-26.19"
          }
        },
        "prog_reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/./_tmp/cbx_1__1_.v:25.11-25.21"
          }
        }
      }
    },
    "const1": {
      "attributes": {
        "hdlname": "\\const1",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/inv_buf_passgate.v:31.1-39.10"
      },
      "ports": {
        "const1": {
          "direction": "output",
          "bits": [ "1" ]
        }
      },
      "cells": {
      },
      "netnames": {
        "const1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/inv_buf_passgate.v:33.14-33.20"
          }
        }
      }
    },
    "mux2_size8": {
      "attributes": {
        "hdlname": "\\mux2_size8",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:13.1-91.10"
      },
      "ports": {
        "in": {
          "direction": "input",
          "upto": 1,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "sram": {
          "direction": "input",
          "upto": 1,
          "bits": [ 10, 11, 12, 13 ]
        },
        "sram_inv": {
          "direction": "input",
          "upto": 1,
          "bits": [ 14, 15, 16, 17 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 18 ]
        }
      },
      "cells": {
        "BUF_X1_0_": {
          "hide_name": 0,
          "type": "BUF_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:39.9-41.11"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "Y": [ 18 ]
          }
        },
        "const1_0_": {
          "hide_name": 0,
          "type": "const1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:36.9-37.28"
          },
          "port_directions": {
            "const1": "output"
          },
          "connections": {
            "const1": [ 20 ]
          }
        },
        "mux_l1_in_0_": {
          "hide_name": 0,
          "type": "MUX2_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:43.10-47.19"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A0": [ 9 ],
            "A1": [ 8 ],
            "S": [ 13 ],
            "Y": [ 21 ]
          }
        },
        "mux_l2_in_0_": {
          "hide_name": 0,
          "type": "MUX2_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:49.10-53.19"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A0": [ 21 ],
            "A1": [ 7 ],
            "S": [ 12 ],
            "Y": [ 22 ]
          }
        },
        "mux_l2_in_1_": {
          "hide_name": 0,
          "type": "MUX2_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:55.10-59.19"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A0": [ 6 ],
            "A1": [ 5 ],
            "S": [ 12 ],
            "Y": [ 23 ]
          }
        },
        "mux_l2_in_2_": {
          "hide_name": 0,
          "type": "MUX2_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:61.10-65.19"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A0": [ 4 ],
            "A1": [ 3 ],
            "S": [ 12 ],
            "Y": [ 24 ]
          }
        },
        "mux_l2_in_3_": {
          "hide_name": 0,
          "type": "MUX2_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:67.10-71.19"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A0": [ 2 ],
            "A1": [ 20 ],
            "S": [ 12 ],
            "Y": [ 25 ]
          }
        },
        "mux_l3_in_0_": {
          "hide_name": 0,
          "type": "MUX2_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:73.10-77.19"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A0": [ 22 ],
            "A1": [ 23 ],
            "S": [ 11 ],
            "Y": [ 26 ]
          }
        },
        "mux_l3_in_1_": {
          "hide_name": 0,
          "type": "MUX2_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:79.10-83.19"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A0": [ 24 ],
            "A1": [ 25 ],
            "S": [ 11 ],
            "Y": [ 27 ]
          }
        },
        "mux_l4_in_0_": {
          "hide_name": 0,
          "type": "MUX2_X1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:85.10-89.19"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A0": [ 26 ],
            "A1": [ 27 ],
            "S": [ 10 ],
            "Y": [ 19 ]
          }
        }
      },
      "netnames": {
        "MUX2_X1_0_Y": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:47.6-47.17"
          }
        },
        "MUX2_X1_1_Y": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:53.6-53.17"
          }
        },
        "MUX2_X1_2_Y": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:59.6-59.17"
          }
        },
        "MUX2_X1_3_Y": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:65.6-65.17"
          }
        },
        "MUX2_X1_4_Y": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:71.6-71.17"
          }
        },
        "MUX2_X1_5_Y": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:77.6-77.17"
          }
        },
        "MUX2_X1_6_Y": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:83.6-83.17"
          }
        },
        "MUX2_X1_7_Y": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:40.6-40.17"
          }
        },
        "const1_0_const1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:37.11-37.26"
          }
        },
        "in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:18.13-18.15"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:24.14-24.17"
          }
        },
        "sram": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:20.13-20.17"
          }
        },
        "sram_inv": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "upto": 1,
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/OpenFPGA/basic/../homogeneous_fabric/FPGA44_Verilog/sub_module/muxes.v:22.13-22.21"
          }
        }
      }
    }
  }
}
