//
// Generated by Bluespec Compiler, version 2021.07 (build 4cac6eba)
//
// On Sun Mar 16 14:52:09 IST 2025
//
//
// Ports:
// Name                         I/O  size props
// CLK                            I     1 clock
// RST_N                          I     1 reset
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTbSoc(CLK,
	       RST_N);
  input  CLK;
  input  RST_N;

  // inlined wires
  wire main_memory_dut_read_request_sent_port1__read,
       main_memory_dut_read_request_sent_port2__read,
       rg_read_rx_1_whas,
       uart_uart_fifoRecv_r_deq_whas,
       uart_uart_pwRecvCellCountReset_whas,
       uart_uart_pwRecvEnableBitCount_whas,
       uart_uart_pwRecvResetBitCount_whas,
       uart_uart_pwXmitCellCountReset_whas,
       uart_uart_pwXmitEnableBitCount_whas,
       uart_uart_pwXmitLoadBuffer_whas;

  // register bootrom_dut_read_request_sent
  reg bootrom_dut_read_request_sent;
  wire bootrom_dut_read_request_sent_D_IN, bootrom_dut_read_request_sent_EN;

  // register bootrom_dut_rg_req
  reg [4 : 0] bootrom_dut_rg_req;
  wire [4 : 0] bootrom_dut_rg_req_D_IN;
  wire bootrom_dut_rg_req_EN;

  // register bootrom_rg_offset
  reg [2 : 0] bootrom_rg_offset;
  wire [2 : 0] bootrom_rg_offset_D_IN;
  wire bootrom_rg_offset_EN;

  // register bootrom_rg_size
  reg [1 : 0] bootrom_rg_size;
  wire [1 : 0] bootrom_rg_size_D_IN;
  wire bootrom_rg_size_EN;

  // register dump
  reg [31 : 0] dump;
  wire [31 : 0] dump_D_IN;
  wire dump_EN;

  // register dump1
  reg [31 : 0] dump1;
  wire [31 : 0] dump1_D_IN;
  wire dump1_EN;

  // register main_memory_dut_read_request_sent
  reg main_memory_dut_read_request_sent;
  wire main_memory_dut_read_request_sent_D_IN,
       main_memory_dut_read_request_sent_EN;

  // register main_memory_rg_offset
  reg [2 : 0] main_memory_rg_offset;
  wire [2 : 0] main_memory_rg_offset_D_IN;
  wire main_memory_rg_offset_EN;

  // register main_memory_rg_size
  reg [1 : 0] main_memory_rg_size;
  wire [1 : 0] main_memory_rg_size_D_IN;
  wire main_memory_rg_size_EN;

  // register rg_cnt
  reg [4 : 0] rg_cnt;
  wire [4 : 0] rg_cnt_D_IN;
  wire rg_cnt_EN;

  // register rg_read_rx
  reg rg_read_rx;
  wire rg_read_rx_D_IN, rg_read_rx_EN;

  // register uart_baud_value
  reg [15 : 0] uart_baud_value;
  wire [15 : 0] uart_baud_value_D_IN;
  wire uart_baud_value_EN;

  // register uart_uart_fifoRecv_countReg
  reg [4 : 0] uart_uart_fifoRecv_countReg;
  wire [4 : 0] uart_uart_fifoRecv_countReg_D_IN;
  wire uart_uart_fifoRecv_countReg_EN;

  // register uart_uart_fifoXmit_countReg
  reg [4 : 0] uart_uart_fifoXmit_countReg;
  wire [4 : 0] uart_uart_fifoXmit_countReg_D_IN;
  wire uart_uart_fifoXmit_countReg_EN;

  // register uart_uart_rRecvBitCount
  reg [3 : 0] uart_uart_rRecvBitCount;
  wire [3 : 0] uart_uart_rRecvBitCount_D_IN;
  wire uart_uart_rRecvBitCount_EN;

  // register uart_uart_rRecvCellCount
  reg [3 : 0] uart_uart_rRecvCellCount;
  wire [3 : 0] uart_uart_rRecvCellCount_D_IN;
  wire uart_uart_rRecvCellCount_EN;

  // register uart_uart_rRecvData
  reg uart_uart_rRecvData;
  wire uart_uart_rRecvData_D_IN, uart_uart_rRecvData_EN;

  // register uart_uart_rRecvParity
  reg uart_uart_rRecvParity;
  wire uart_uart_rRecvParity_D_IN, uart_uart_rRecvParity_EN;

  // register uart_uart_rRecvState
  reg [2 : 0] uart_uart_rRecvState;
  reg [2 : 0] uart_uart_rRecvState_D_IN;
  wire uart_uart_rRecvState_EN;

  // register uart_uart_rXmitBitCount
  reg [3 : 0] uart_uart_rXmitBitCount;
  wire [3 : 0] uart_uart_rXmitBitCount_D_IN;
  wire uart_uart_rXmitBitCount_EN;

  // register uart_uart_rXmitCellCount
  reg [3 : 0] uart_uart_rXmitCellCount;
  wire [3 : 0] uart_uart_rXmitCellCount_D_IN;
  wire uart_uart_rXmitCellCount_EN;

  // register uart_uart_rXmitDataOut
  reg uart_uart_rXmitDataOut;
  reg uart_uart_rXmitDataOut_D_IN;
  wire uart_uart_rXmitDataOut_EN;

  // register uart_uart_rXmitParity
  reg uart_uart_rXmitParity;
  wire uart_uart_rXmitParity_D_IN, uart_uart_rXmitParity_EN;

  // register uart_uart_rXmitState
  reg [2 : 0] uart_uart_rXmitState;
  reg [2 : 0] uart_uart_rXmitState_D_IN;
  wire uart_uart_rXmitState_EN;

  // register uart_uart_vrRecvBuffer_0
  reg uart_uart_vrRecvBuffer_0;
  wire uart_uart_vrRecvBuffer_0_D_IN, uart_uart_vrRecvBuffer_0_EN;

  // register uart_uart_vrRecvBuffer_1
  reg uart_uart_vrRecvBuffer_1;
  wire uart_uart_vrRecvBuffer_1_D_IN, uart_uart_vrRecvBuffer_1_EN;

  // register uart_uart_vrRecvBuffer_2
  reg uart_uart_vrRecvBuffer_2;
  wire uart_uart_vrRecvBuffer_2_D_IN, uart_uart_vrRecvBuffer_2_EN;

  // register uart_uart_vrRecvBuffer_3
  reg uart_uart_vrRecvBuffer_3;
  wire uart_uart_vrRecvBuffer_3_D_IN, uart_uart_vrRecvBuffer_3_EN;

  // register uart_uart_vrRecvBuffer_4
  reg uart_uart_vrRecvBuffer_4;
  wire uart_uart_vrRecvBuffer_4_D_IN, uart_uart_vrRecvBuffer_4_EN;

  // register uart_uart_vrRecvBuffer_5
  reg uart_uart_vrRecvBuffer_5;
  wire uart_uart_vrRecvBuffer_5_D_IN, uart_uart_vrRecvBuffer_5_EN;

  // register uart_uart_vrRecvBuffer_6
  reg uart_uart_vrRecvBuffer_6;
  wire uart_uart_vrRecvBuffer_6_D_IN, uart_uart_vrRecvBuffer_6_EN;

  // register uart_uart_vrRecvBuffer_7
  reg uart_uart_vrRecvBuffer_7;
  wire uart_uart_vrRecvBuffer_7_D_IN, uart_uart_vrRecvBuffer_7_EN;

  // register uart_uart_vrXmitBuffer_0
  reg uart_uart_vrXmitBuffer_0;
  wire uart_uart_vrXmitBuffer_0_D_IN, uart_uart_vrXmitBuffer_0_EN;

  // register uart_uart_vrXmitBuffer_1
  reg uart_uart_vrXmitBuffer_1;
  wire uart_uart_vrXmitBuffer_1_D_IN, uart_uart_vrXmitBuffer_1_EN;

  // register uart_uart_vrXmitBuffer_2
  reg uart_uart_vrXmitBuffer_2;
  wire uart_uart_vrXmitBuffer_2_D_IN, uart_uart_vrXmitBuffer_2_EN;

  // register uart_uart_vrXmitBuffer_3
  reg uart_uart_vrXmitBuffer_3;
  wire uart_uart_vrXmitBuffer_3_D_IN, uart_uart_vrXmitBuffer_3_EN;

  // register uart_uart_vrXmitBuffer_4
  reg uart_uart_vrXmitBuffer_4;
  wire uart_uart_vrXmitBuffer_4_D_IN, uart_uart_vrXmitBuffer_4_EN;

  // register uart_uart_vrXmitBuffer_5
  reg uart_uart_vrXmitBuffer_5;
  wire uart_uart_vrXmitBuffer_5_D_IN, uart_uart_vrXmitBuffer_5_EN;

  // register uart_uart_vrXmitBuffer_6
  reg uart_uart_vrXmitBuffer_6;
  wire uart_uart_vrXmitBuffer_6_D_IN, uart_uart_vrXmitBuffer_6_EN;

  // register uart_uart_vrXmitBuffer_7
  reg uart_uart_vrXmitBuffer_7;
  wire uart_uart_vrXmitBuffer_7_D_IN, uart_uart_vrXmitBuffer_7_EN;

  // ports of submodule bootrom_dut_dmemLSB
  wire [31 : 0] bootrom_dut_dmemLSB_DI, bootrom_dut_dmemLSB_DO;
  wire [12 : 0] bootrom_dut_dmemLSB_ADDR;
  wire bootrom_dut_dmemLSB_EN, bootrom_dut_dmemLSB_WE;

  // ports of submodule bootrom_dut_dmemMSB
  wire [31 : 0] bootrom_dut_dmemMSB_DI, bootrom_dut_dmemMSB_DO;
  wire [12 : 0] bootrom_dut_dmemMSB_ADDR;
  wire bootrom_dut_dmemMSB_EN, bootrom_dut_dmemMSB_WE;

  // ports of submodule bootrom_s_xactor_f_rd_addr
  wire [36 : 0] bootrom_s_xactor_f_rd_addr_D_IN,
		bootrom_s_xactor_f_rd_addr_D_OUT;
  wire bootrom_s_xactor_f_rd_addr_CLR,
       bootrom_s_xactor_f_rd_addr_DEQ,
       bootrom_s_xactor_f_rd_addr_EMPTY_N,
       bootrom_s_xactor_f_rd_addr_ENQ,
       bootrom_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule bootrom_s_xactor_f_rd_data
  wire [65 : 0] bootrom_s_xactor_f_rd_data_D_IN,
		bootrom_s_xactor_f_rd_data_D_OUT;
  wire bootrom_s_xactor_f_rd_data_CLR,
       bootrom_s_xactor_f_rd_data_DEQ,
       bootrom_s_xactor_f_rd_data_EMPTY_N,
       bootrom_s_xactor_f_rd_data_ENQ,
       bootrom_s_xactor_f_rd_data_FULL_N;

  // ports of submodule bootrom_s_xactor_f_wr_addr
  wire [36 : 0] bootrom_s_xactor_f_wr_addr_D_IN;
  wire bootrom_s_xactor_f_wr_addr_CLR,
       bootrom_s_xactor_f_wr_addr_DEQ,
       bootrom_s_xactor_f_wr_addr_EMPTY_N,
       bootrom_s_xactor_f_wr_addr_ENQ,
       bootrom_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule bootrom_s_xactor_f_wr_data
  wire [71 : 0] bootrom_s_xactor_f_wr_data_D_IN;
  wire bootrom_s_xactor_f_wr_data_CLR,
       bootrom_s_xactor_f_wr_data_DEQ,
       bootrom_s_xactor_f_wr_data_EMPTY_N,
       bootrom_s_xactor_f_wr_data_ENQ,
       bootrom_s_xactor_f_wr_data_FULL_N;

  // ports of submodule bootrom_s_xactor_f_wr_resp
  wire [1 : 0] bootrom_s_xactor_f_wr_resp_D_IN,
	       bootrom_s_xactor_f_wr_resp_D_OUT;
  wire bootrom_s_xactor_f_wr_resp_CLR,
       bootrom_s_xactor_f_wr_resp_DEQ,
       bootrom_s_xactor_f_wr_resp_EMPTY_N,
       bootrom_s_xactor_f_wr_resp_ENQ,
       bootrom_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule main_memory_dut_dmemMSB
  wire [63 : 0] main_memory_dut_dmemMSB_DIA,
		main_memory_dut_dmemMSB_DIB,
		main_memory_dut_dmemMSB_DOA;
  wire [21 : 0] main_memory_dut_dmemMSB_ADDRA, main_memory_dut_dmemMSB_ADDRB;
  wire [7 : 0] main_memory_dut_dmemMSB_WEA, main_memory_dut_dmemMSB_WEB;
  wire main_memory_dut_dmemMSB_ENA, main_memory_dut_dmemMSB_ENB;

  // ports of submodule main_memory_s_xactor_f_rd_addr
  wire [36 : 0] main_memory_s_xactor_f_rd_addr_D_IN,
		main_memory_s_xactor_f_rd_addr_D_OUT;
  wire main_memory_s_xactor_f_rd_addr_CLR,
       main_memory_s_xactor_f_rd_addr_DEQ,
       main_memory_s_xactor_f_rd_addr_EMPTY_N,
       main_memory_s_xactor_f_rd_addr_ENQ,
       main_memory_s_xactor_f_rd_addr_FULL_N;

  // ports of submodule main_memory_s_xactor_f_rd_data
  wire [65 : 0] main_memory_s_xactor_f_rd_data_D_IN,
		main_memory_s_xactor_f_rd_data_D_OUT;
  wire main_memory_s_xactor_f_rd_data_CLR,
       main_memory_s_xactor_f_rd_data_DEQ,
       main_memory_s_xactor_f_rd_data_EMPTY_N,
       main_memory_s_xactor_f_rd_data_ENQ,
       main_memory_s_xactor_f_rd_data_FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_addr
  wire [36 : 0] main_memory_s_xactor_f_wr_addr_D_IN,
		main_memory_s_xactor_f_wr_addr_D_OUT;
  wire main_memory_s_xactor_f_wr_addr_CLR,
       main_memory_s_xactor_f_wr_addr_DEQ,
       main_memory_s_xactor_f_wr_addr_EMPTY_N,
       main_memory_s_xactor_f_wr_addr_ENQ,
       main_memory_s_xactor_f_wr_addr_FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_data
  wire [71 : 0] main_memory_s_xactor_f_wr_data_D_IN,
		main_memory_s_xactor_f_wr_data_D_OUT;
  wire main_memory_s_xactor_f_wr_data_CLR,
       main_memory_s_xactor_f_wr_data_DEQ,
       main_memory_s_xactor_f_wr_data_EMPTY_N,
       main_memory_s_xactor_f_wr_data_ENQ,
       main_memory_s_xactor_f_wr_data_FULL_N;

  // ports of submodule main_memory_s_xactor_f_wr_resp
  wire [1 : 0] main_memory_s_xactor_f_wr_resp_D_IN,
	       main_memory_s_xactor_f_wr_resp_D_OUT;
  wire main_memory_s_xactor_f_wr_resp_CLR,
       main_memory_s_xactor_f_wr_resp_DEQ,
       main_memory_s_xactor_f_wr_resp_EMPTY_N,
       main_memory_s_xactor_f_wr_resp_ENQ,
       main_memory_s_xactor_f_wr_resp_FULL_N;

  // ports of submodule soc
  wire [166 : 0] soc_io_dump_get;
  wire [63 : 0] soc_boot_mem_master_m_rvalid_rdata,
		soc_boot_mem_master_wdata,
		soc_main_mem_master_m_rvalid_rdata,
		soc_main_mem_master_wdata;
  wire [31 : 0] soc_boot_mem_master_araddr,
		soc_boot_mem_master_awaddr,
		soc_main_mem_master_araddr,
		soc_main_mem_master_awaddr;
  wire [7 : 0] soc_boot_mem_master_wstrb, soc_main_mem_master_wstrb;
  wire [2 : 0] soc_boot_mem_master_arprot,
	       soc_boot_mem_master_awprot,
	       soc_main_mem_master_arprot,
	       soc_main_mem_master_awprot;
  wire [1 : 0] soc_boot_mem_master_arsize,
	       soc_boot_mem_master_awsize,
	       soc_boot_mem_master_m_bvalid_bresp,
	       soc_boot_mem_master_m_rvalid_rresp,
	       soc_main_mem_master_arsize,
	       soc_main_mem_master_awsize,
	       soc_main_mem_master_m_bvalid_bresp,
	       soc_main_mem_master_m_rvalid_rresp;
  wire soc_EN_io_dump_get,
       soc_RDY_io_dump_get,
       soc_boot_mem_master_arvalid,
       soc_boot_mem_master_awvalid,
       soc_boot_mem_master_bready,
       soc_boot_mem_master_m_arready_arready,
       soc_boot_mem_master_m_awready_awready,
       soc_boot_mem_master_m_bvalid_bvalid,
       soc_boot_mem_master_m_rvalid_rvalid,
       soc_boot_mem_master_m_wready_wready,
       soc_boot_mem_master_rready,
       soc_boot_mem_master_wvalid,
       soc_main_mem_master_arvalid,
       soc_main_mem_master_awvalid,
       soc_main_mem_master_bready,
       soc_main_mem_master_m_arready_arready,
       soc_main_mem_master_m_awready_awready,
       soc_main_mem_master_m_bvalid_bvalid,
       soc_main_mem_master_m_rvalid_rvalid,
       soc_main_mem_master_m_wready_wready,
       soc_main_mem_master_rready,
       soc_main_mem_master_wvalid,
       soc_mv_end_simulation,
       soc_uart_io_SIN,
       soc_uart_io_SOUT;

  // ports of submodule tck_clk
  wire tck_clk_CLK_IN,
       tck_clk_CLK_IN_EN,
       tck_clk_CLK_OUT,
       tck_clk_COND_IN,
       tck_clk_COND_IN_EN;

  // ports of submodule trst
  wire trst_ASSERT_IN, trst_OUT_RST;

  // ports of submodule uart_uart_baudGen_rBaudCounter
  wire [15 : 0] uart_uart_baudGen_rBaudCounter_DATA_A,
		uart_uart_baudGen_rBaudCounter_DATA_B,
		uart_uart_baudGen_rBaudCounter_DATA_C,
		uart_uart_baudGen_rBaudCounter_DATA_F,
		uart_uart_baudGen_rBaudCounter_Q_OUT;
  wire uart_uart_baudGen_rBaudCounter_ADDA,
       uart_uart_baudGen_rBaudCounter_ADDB,
       uart_uart_baudGen_rBaudCounter_SETC,
       uart_uart_baudGen_rBaudCounter_SETF;

  // ports of submodule uart_uart_baudGen_rBaudTickCounter
  wire [2 : 0] uart_uart_baudGen_rBaudTickCounter_DATA_A,
	       uart_uart_baudGen_rBaudTickCounter_DATA_B,
	       uart_uart_baudGen_rBaudTickCounter_DATA_C,
	       uart_uart_baudGen_rBaudTickCounter_DATA_F,
	       uart_uart_baudGen_rBaudTickCounter_Q_OUT;
  wire uart_uart_baudGen_rBaudTickCounter_ADDA,
       uart_uart_baudGen_rBaudTickCounter_ADDB,
       uart_uart_baudGen_rBaudTickCounter_SETC,
       uart_uart_baudGen_rBaudTickCounter_SETF;

  // ports of submodule uart_uart_fifoRecv
  wire [7 : 0] uart_uart_fifoRecv_D_IN, uart_uart_fifoRecv_D_OUT;
  wire uart_uart_fifoRecv_CLR,
       uart_uart_fifoRecv_DEQ,
       uart_uart_fifoRecv_EMPTY_N,
       uart_uart_fifoRecv_ENQ,
       uart_uart_fifoRecv_FULL_N;

  // ports of submodule uart_uart_fifoXmit
  wire [7 : 0] uart_uart_fifoXmit_D_IN, uart_uart_fifoXmit_D_OUT;
  wire uart_uart_fifoXmit_CLR,
       uart_uart_fifoXmit_DEQ,
       uart_uart_fifoXmit_EMPTY_N,
       uart_uart_fifoXmit_ENQ,
       uart_uart_fifoXmit_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_bootrom_dut_read_request_sent__dreg_update,
       CAN_FIRE_RL_bootrom_read_request_first,
       CAN_FIRE_RL_bootrom_read_response,
       CAN_FIRE_RL_bootrom_write_request_address_channel,
       CAN_FIRE_RL_check_if_character_present,
       CAN_FIRE_RL_connect_uart_in,
       CAN_FIRE_RL_connect_uart_out,
       CAN_FIRE_RL_display_eol,
       CAN_FIRE_RL_end_simulation,
       CAN_FIRE_RL_main_memory_read_request_first,
       CAN_FIRE_RL_main_memory_read_response,
       CAN_FIRE_RL_main_memory_write_request_address_channel,
       CAN_FIRE_RL_open_file_app,
       CAN_FIRE_RL_open_file_rtldump,
       CAN_FIRE_RL_rg_read_rx__dreg_update,
       CAN_FIRE_RL_rl_rd_addr_channel,
       CAN_FIRE_RL_rl_rd_addr_channel_1,
       CAN_FIRE_RL_rl_rd_data_channel,
       CAN_FIRE_RL_rl_rd_data_channel_1,
       CAN_FIRE_RL_rl_wr_addr_channel,
       CAN_FIRE_RL_rl_wr_addr_channel_1,
       CAN_FIRE_RL_rl_wr_data_channel,
       CAN_FIRE_RL_rl_wr_data_channel_1,
       CAN_FIRE_RL_rl_wr_response_channel,
       CAN_FIRE_RL_rl_wr_response_channel_1,
       CAN_FIRE_RL_uart_capture_status,
       CAN_FIRE_RL_uart_uart_baudGen_assert_2x_baud_tick,
       CAN_FIRE_RL_uart_uart_baudGen_baud_count_wire,
       CAN_FIRE_RL_uart_uart_baudGen_baud_tick_count_wire,
       CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x,
       CAN_FIRE_RL_uart_uart_baud_generator_clock_enable,
       CAN_FIRE_RL_uart_uart_fifoRecv__updateLevelCounter,
       CAN_FIRE_RL_uart_uart_fifoXmit__updateLevelCounter,
       CAN_FIRE_RL_uart_uart_receive_bit_cell_time_counter,
       CAN_FIRE_RL_uart_uart_receive_bit_counter,
       CAN_FIRE_RL_uart_uart_receive_buffer_shift,
       CAN_FIRE_RL_uart_uart_receive_find_center_of_bit_cell,
       CAN_FIRE_RL_uart_uart_receive_parity_bit,
       CAN_FIRE_RL_uart_uart_receive_sample_pin,
       CAN_FIRE_RL_uart_uart_receive_stop_first_bit,
       CAN_FIRE_RL_uart_uart_receive_stop_last_bit,
       CAN_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample,
       CAN_FIRE_RL_uart_uart_receive_wait_for_start_bit,
       CAN_FIRE_RL_uart_uart_transmit_bit_cell_time_counter,
       CAN_FIRE_RL_uart_uart_transmit_bit_counter,
       CAN_FIRE_RL_uart_uart_transmit_buffer_load,
       CAN_FIRE_RL_uart_uart_transmit_buffer_shift,
       CAN_FIRE_RL_uart_uart_transmit_send_parity_bit,
       CAN_FIRE_RL_uart_uart_transmit_send_start_bit,
       CAN_FIRE_RL_uart_uart_transmit_send_stop_bit,
       CAN_FIRE_RL_uart_uart_transmit_send_stop_bit1_5,
       CAN_FIRE_RL_uart_uart_transmit_send_stop_bit2,
       CAN_FIRE_RL_uart_uart_transmit_shift_next_bit,
       CAN_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time,
       CAN_FIRE_RL_uart_uart_transmit_wait_for_start_command,
       CAN_FIRE_RL_write_dump_file,
       CAN_FIRE_RL_write_received_character,
       WILL_FIRE_RL_bootrom_dut_read_request_sent__dreg_update,
       WILL_FIRE_RL_bootrom_read_request_first,
       WILL_FIRE_RL_bootrom_read_response,
       WILL_FIRE_RL_bootrom_write_request_address_channel,
       WILL_FIRE_RL_check_if_character_present,
       WILL_FIRE_RL_connect_uart_in,
       WILL_FIRE_RL_connect_uart_out,
       WILL_FIRE_RL_display_eol,
       WILL_FIRE_RL_end_simulation,
       WILL_FIRE_RL_main_memory_read_request_first,
       WILL_FIRE_RL_main_memory_read_response,
       WILL_FIRE_RL_main_memory_write_request_address_channel,
       WILL_FIRE_RL_open_file_app,
       WILL_FIRE_RL_open_file_rtldump,
       WILL_FIRE_RL_rg_read_rx__dreg_update,
       WILL_FIRE_RL_rl_rd_addr_channel,
       WILL_FIRE_RL_rl_rd_addr_channel_1,
       WILL_FIRE_RL_rl_rd_data_channel,
       WILL_FIRE_RL_rl_rd_data_channel_1,
       WILL_FIRE_RL_rl_wr_addr_channel,
       WILL_FIRE_RL_rl_wr_addr_channel_1,
       WILL_FIRE_RL_rl_wr_data_channel,
       WILL_FIRE_RL_rl_wr_data_channel_1,
       WILL_FIRE_RL_rl_wr_response_channel,
       WILL_FIRE_RL_rl_wr_response_channel_1,
       WILL_FIRE_RL_uart_capture_status,
       WILL_FIRE_RL_uart_uart_baudGen_assert_2x_baud_tick,
       WILL_FIRE_RL_uart_uart_baudGen_baud_count_wire,
       WILL_FIRE_RL_uart_uart_baudGen_baud_tick_count_wire,
       WILL_FIRE_RL_uart_uart_baudGen_count_baudtick_16x,
       WILL_FIRE_RL_uart_uart_baud_generator_clock_enable,
       WILL_FIRE_RL_uart_uart_fifoRecv__updateLevelCounter,
       WILL_FIRE_RL_uart_uart_fifoXmit__updateLevelCounter,
       WILL_FIRE_RL_uart_uart_receive_bit_cell_time_counter,
       WILL_FIRE_RL_uart_uart_receive_bit_counter,
       WILL_FIRE_RL_uart_uart_receive_buffer_shift,
       WILL_FIRE_RL_uart_uart_receive_find_center_of_bit_cell,
       WILL_FIRE_RL_uart_uart_receive_parity_bit,
       WILL_FIRE_RL_uart_uart_receive_sample_pin,
       WILL_FIRE_RL_uart_uart_receive_stop_first_bit,
       WILL_FIRE_RL_uart_uart_receive_stop_last_bit,
       WILL_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample,
       WILL_FIRE_RL_uart_uart_receive_wait_for_start_bit,
       WILL_FIRE_RL_uart_uart_transmit_bit_cell_time_counter,
       WILL_FIRE_RL_uart_uart_transmit_bit_counter,
       WILL_FIRE_RL_uart_uart_transmit_buffer_load,
       WILL_FIRE_RL_uart_uart_transmit_buffer_shift,
       WILL_FIRE_RL_uart_uart_transmit_send_parity_bit,
       WILL_FIRE_RL_uart_uart_transmit_send_start_bit,
       WILL_FIRE_RL_uart_uart_transmit_send_stop_bit,
       WILL_FIRE_RL_uart_uart_transmit_send_stop_bit1_5,
       WILL_FIRE_RL_uart_uart_transmit_send_stop_bit2,
       WILL_FIRE_RL_uart_uart_transmit_shift_next_bit,
       WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time,
       WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command,
       WILL_FIRE_RL_write_dump_file,
       WILL_FIRE_RL_write_received_character;

  // inputs to muxes for submodule ports
  reg [2 : 0] MUX_uart_uart_rRecvState_write_1__VAL_3;
  wire [2 : 0] MUX_uart_uart_rRecvState_write_1__VAL_1,
	       MUX_uart_uart_rRecvState_write_1__VAL_2,
	       MUX_uart_uart_rRecvState_write_1__VAL_4,
	       MUX_uart_uart_rXmitState_write_1__VAL_1,
	       MUX_uart_uart_rXmitState_write_1__VAL_2,
	       MUX_uart_uart_rXmitState_write_1__VAL_3,
	       MUX_uart_uart_rXmitState_write_1__VAL_4,
	       MUX_uart_uart_rXmitState_write_1__VAL_5,
	       MUX_uart_uart_rXmitState_write_1__VAL_6,
	       MUX_uart_uart_rXmitState_write_1__VAL_7;
  wire MUX_uart_uart_rRecvState_write_1__SEL_6,
       MUX_uart_uart_rXmitDataOut_write_1__SEL_1,
       MUX_uart_uart_rXmitDataOut_write_1__SEL_2,
       MUX_uart_uart_rXmitDataOut_write_1__SEL_3;

  // declarations used by system tasks
  // synopsys translate_off
  reg [63 : 0] v__h15795;
  reg TASK_testplusargs___d303;
  reg TASK_testplusargs___d304;
  reg TASK_testplusargs___d305;
  reg [63 : 0] v__h15865;
  reg [31 : 0] TASK_fopen___d312;
  reg TASK_testplusargs___d314;
  reg TASK_testplusargs___d315;
  reg TASK_testplusargs___d316;
  reg [63 : 0] v__h16130;
  reg [31 : 0] TASK_fopen___d321;
  reg TASK_testplusargs___d323;
  reg TASK_testplusargs___d324;
  reg TASK_testplusargs___d325;
  reg [63 : 0] v__h16541;
  reg TASK_testplusargs___d177;
  reg TASK_testplusargs___d178;
  reg TASK_testplusargs___d179;
  reg [63 : 0] v__h12756;
  reg TASK_testplusargs___d199;
  reg TASK_testplusargs___d200;
  reg TASK_testplusargs___d201;
  reg [63 : 0] v__h13264;
  reg TASK_testplusargs___d188;
  reg TASK_testplusargs___d189;
  reg TASK_testplusargs___d190;
  reg [63 : 0] v__h13029;
  reg TASK_testplusargs___d223;
  reg TASK_testplusargs___d224;
  reg TASK_testplusargs___d225;
  reg [63 : 0] v__h14750;
  reg TASK_testplusargs___d233;
  reg TASK_testplusargs___d234;
  reg TASK_testplusargs___d235;
  reg [63 : 0] v__h14949;
  reg TASK_fopen_12_EQ_0_13_AND_TASK_testplusargs_14_ETC___d319;
  reg TASK_fopen_21_EQ_0_22_AND_TASK_testplusargs_23_ETC___d328;
  // synopsys translate_on

  // remaining internal signals
  wire [63 : 0] data0__h14881, data__h18070;
  wire [31 : 0] bootrom_s_xactor_f_rd_addrD_OUT_BITS_36_TO_5__ETC__q1,
		main_memory_s_xactor_f_rd_addrD_OUT_BITS_36_T_ETC__q2,
		main_memory_s_xactor_f_wr_addrD_OUT_BITS_36_T_ETC__q3;
  wire [3 : 0] x__h3526, x__h5230, x__h6986, x__h7012, x_wget__h11371;
  wire _dor2uart_uart_pwXmitCellCountReset_EN_wset,
       rg_cnt_10_ULT_5___d311,
       uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30,
       z__h8469,
       z__h8476,
       z__h8483,
       z__h8490,
       z__h8497,
       z__h8504;

  // submodule bootrom_dut_dmemLSB
  BRAM1Load #(.FILENAME("boot.LSB"),
	      .PIPELINED(1'd0),
	      .ADDR_WIDTH(32'd13),
	      .DATA_WIDTH(32'd32),
	      .MEMSIZE(14'd8192),
	      .BINARY(1'd0)) bootrom_dut_dmemLSB(.CLK(CLK),
						 .ADDR(bootrom_dut_dmemLSB_ADDR),
						 .DI(bootrom_dut_dmemLSB_DI),
						 .WE(bootrom_dut_dmemLSB_WE),
						 .EN(bootrom_dut_dmemLSB_EN),
						 .DO(bootrom_dut_dmemLSB_DO));

  // submodule bootrom_dut_dmemMSB
  BRAM1Load #(.FILENAME("boot.MSB"),
	      .PIPELINED(1'd0),
	      .ADDR_WIDTH(32'd13),
	      .DATA_WIDTH(32'd32),
	      .MEMSIZE(14'd8192),
	      .BINARY(1'd0)) bootrom_dut_dmemMSB(.CLK(CLK),
						 .ADDR(bootrom_dut_dmemMSB_ADDR),
						 .DI(bootrom_dut_dmemMSB_DI),
						 .WE(bootrom_dut_dmemMSB_WE),
						 .EN(bootrom_dut_dmemMSB_EN),
						 .DO(bootrom_dut_dmemMSB_DO));

  // submodule bootrom_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) bootrom_s_xactor_f_rd_addr(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_rd_addr_D_IN),
						     .ENQ(bootrom_s_xactor_f_rd_addr_ENQ),
						     .DEQ(bootrom_s_xactor_f_rd_addr_DEQ),
						     .CLR(bootrom_s_xactor_f_rd_addr_CLR),
						     .D_OUT(bootrom_s_xactor_f_rd_addr_D_OUT),
						     .FULL_N(bootrom_s_xactor_f_rd_addr_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_rd_addr_EMPTY_N));

  // submodule bootrom_s_xactor_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(1'd1)) bootrom_s_xactor_f_rd_data(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_rd_data_D_IN),
						     .ENQ(bootrom_s_xactor_f_rd_data_ENQ),
						     .DEQ(bootrom_s_xactor_f_rd_data_DEQ),
						     .CLR(bootrom_s_xactor_f_rd_data_CLR),
						     .D_OUT(bootrom_s_xactor_f_rd_data_D_OUT),
						     .FULL_N(bootrom_s_xactor_f_rd_data_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_rd_data_EMPTY_N));

  // submodule bootrom_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) bootrom_s_xactor_f_wr_addr(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_wr_addr_D_IN),
						     .ENQ(bootrom_s_xactor_f_wr_addr_ENQ),
						     .DEQ(bootrom_s_xactor_f_wr_addr_DEQ),
						     .CLR(bootrom_s_xactor_f_wr_addr_CLR),
						     .D_OUT(),
						     .FULL_N(bootrom_s_xactor_f_wr_addr_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_wr_addr_EMPTY_N));

  // submodule bootrom_s_xactor_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(1'd1)) bootrom_s_xactor_f_wr_data(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_wr_data_D_IN),
						     .ENQ(bootrom_s_xactor_f_wr_data_ENQ),
						     .DEQ(bootrom_s_xactor_f_wr_data_DEQ),
						     .CLR(bootrom_s_xactor_f_wr_data_CLR),
						     .D_OUT(),
						     .FULL_N(bootrom_s_xactor_f_wr_data_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_wr_data_EMPTY_N));

  // submodule bootrom_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) bootrom_s_xactor_f_wr_resp(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(bootrom_s_xactor_f_wr_resp_D_IN),
						     .ENQ(bootrom_s_xactor_f_wr_resp_ENQ),
						     .DEQ(bootrom_s_xactor_f_wr_resp_DEQ),
						     .CLR(bootrom_s_xactor_f_wr_resp_CLR),
						     .D_OUT(bootrom_s_xactor_f_wr_resp_D_OUT),
						     .FULL_N(bootrom_s_xactor_f_wr_resp_FULL_N),
						     .EMPTY_N(bootrom_s_xactor_f_wr_resp_EMPTY_N));

  // submodule main_memory_dut_dmemMSB
  BRAM2BELoad #(.FILENAME("code.mem"),
		.PIPELINED(1'd0),
		.ADDR_WIDTH(32'd22),
		.DATA_WIDTH(32'd64),
		.CHUNKSIZE(32'd8),
		.WE_WIDTH(32'd8),
		.MEMSIZE(23'd4194304),
		.BINARY(1'd0)) main_memory_dut_dmemMSB(.CLKA(CLK),
						       .CLKB(CLK),
						       .ADDRA(main_memory_dut_dmemMSB_ADDRA),
						       .ADDRB(main_memory_dut_dmemMSB_ADDRB),
						       .DIA(main_memory_dut_dmemMSB_DIA),
						       .DIB(main_memory_dut_dmemMSB_DIB),
						       .WEA(main_memory_dut_dmemMSB_WEA),
						       .WEB(main_memory_dut_dmemMSB_WEB),
						       .ENA(main_memory_dut_dmemMSB_ENA),
						       .ENB(main_memory_dut_dmemMSB_ENB),
						       .DOA(main_memory_dut_dmemMSB_DOA),
						       .DOB());

  // submodule main_memory_s_xactor_f_rd_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) main_memory_s_xactor_f_rd_addr(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_rd_addr_D_IN),
							 .ENQ(main_memory_s_xactor_f_rd_addr_ENQ),
							 .DEQ(main_memory_s_xactor_f_rd_addr_DEQ),
							 .CLR(main_memory_s_xactor_f_rd_addr_CLR),
							 .D_OUT(main_memory_s_xactor_f_rd_addr_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_rd_addr_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_rd_addr_EMPTY_N));

  // submodule main_memory_s_xactor_f_rd_data
  FIFO2 #(.width(32'd66),
	  .guarded(1'd1)) main_memory_s_xactor_f_rd_data(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_rd_data_D_IN),
							 .ENQ(main_memory_s_xactor_f_rd_data_ENQ),
							 .DEQ(main_memory_s_xactor_f_rd_data_DEQ),
							 .CLR(main_memory_s_xactor_f_rd_data_CLR),
							 .D_OUT(main_memory_s_xactor_f_rd_data_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_rd_data_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_rd_data_EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_addr
  FIFO2 #(.width(32'd37),
	  .guarded(1'd1)) main_memory_s_xactor_f_wr_addr(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_wr_addr_D_IN),
							 .ENQ(main_memory_s_xactor_f_wr_addr_ENQ),
							 .DEQ(main_memory_s_xactor_f_wr_addr_DEQ),
							 .CLR(main_memory_s_xactor_f_wr_addr_CLR),
							 .D_OUT(main_memory_s_xactor_f_wr_addr_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_wr_addr_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_wr_addr_EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_data
  FIFO2 #(.width(32'd72),
	  .guarded(1'd1)) main_memory_s_xactor_f_wr_data(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_wr_data_D_IN),
							 .ENQ(main_memory_s_xactor_f_wr_data_ENQ),
							 .DEQ(main_memory_s_xactor_f_wr_data_DEQ),
							 .CLR(main_memory_s_xactor_f_wr_data_CLR),
							 .D_OUT(main_memory_s_xactor_f_wr_data_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_wr_data_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_wr_data_EMPTY_N));

  // submodule main_memory_s_xactor_f_wr_resp
  FIFO2 #(.width(32'd2),
	  .guarded(1'd1)) main_memory_s_xactor_f_wr_resp(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(main_memory_s_xactor_f_wr_resp_D_IN),
							 .ENQ(main_memory_s_xactor_f_wr_resp_ENQ),
							 .DEQ(main_memory_s_xactor_f_wr_resp_DEQ),
							 .CLR(main_memory_s_xactor_f_wr_resp_CLR),
							 .D_OUT(main_memory_s_xactor_f_wr_resp_D_OUT),
							 .FULL_N(main_memory_s_xactor_f_wr_resp_FULL_N),
							 .EMPTY_N(main_memory_s_xactor_f_wr_resp_EMPTY_N));

  // submodule soc
  mkSoc soc(.CLK_tck_clk(tck_clk_CLK_OUT),
	    .RST_N_trst(trst_OUT_RST),
	    .CLK(CLK),
	    .RST_N(RST_N),
	    .boot_mem_master_m_arready_arready(soc_boot_mem_master_m_arready_arready),
	    .boot_mem_master_m_awready_awready(soc_boot_mem_master_m_awready_awready),
	    .boot_mem_master_m_bvalid_bresp(soc_boot_mem_master_m_bvalid_bresp),
	    .boot_mem_master_m_bvalid_bvalid(soc_boot_mem_master_m_bvalid_bvalid),
	    .boot_mem_master_m_rvalid_rdata(soc_boot_mem_master_m_rvalid_rdata),
	    .boot_mem_master_m_rvalid_rresp(soc_boot_mem_master_m_rvalid_rresp),
	    .boot_mem_master_m_rvalid_rvalid(soc_boot_mem_master_m_rvalid_rvalid),
	    .boot_mem_master_m_wready_wready(soc_boot_mem_master_m_wready_wready),
	    .main_mem_master_m_arready_arready(soc_main_mem_master_m_arready_arready),
	    .main_mem_master_m_awready_awready(soc_main_mem_master_m_awready_awready),
	    .main_mem_master_m_bvalid_bresp(soc_main_mem_master_m_bvalid_bresp),
	    .main_mem_master_m_bvalid_bvalid(soc_main_mem_master_m_bvalid_bvalid),
	    .main_mem_master_m_rvalid_rdata(soc_main_mem_master_m_rvalid_rdata),
	    .main_mem_master_m_rvalid_rresp(soc_main_mem_master_m_rvalid_rresp),
	    .main_mem_master_m_rvalid_rvalid(soc_main_mem_master_m_rvalid_rvalid),
	    .main_mem_master_m_wready_wready(soc_main_mem_master_m_wready_wready),
	    .uart_io_SIN(soc_uart_io_SIN),
	    .EN_io_dump_get(soc_EN_io_dump_get),
	    .io_dump_get(soc_io_dump_get),
	    .RDY_io_dump_get(soc_RDY_io_dump_get),
	    .main_mem_master_awvalid(soc_main_mem_master_awvalid),
	    .main_mem_master_awaddr(soc_main_mem_master_awaddr),
	    .main_mem_master_awprot(soc_main_mem_master_awprot),
	    .main_mem_master_awsize(soc_main_mem_master_awsize),
	    .main_mem_master_wvalid(soc_main_mem_master_wvalid),
	    .main_mem_master_wdata(soc_main_mem_master_wdata),
	    .main_mem_master_wstrb(soc_main_mem_master_wstrb),
	    .main_mem_master_bready(soc_main_mem_master_bready),
	    .main_mem_master_arvalid(soc_main_mem_master_arvalid),
	    .main_mem_master_araddr(soc_main_mem_master_araddr),
	    .main_mem_master_arprot(soc_main_mem_master_arprot),
	    .main_mem_master_arsize(soc_main_mem_master_arsize),
	    .main_mem_master_rready(soc_main_mem_master_rready),
	    .boot_mem_master_awvalid(soc_boot_mem_master_awvalid),
	    .boot_mem_master_awaddr(soc_boot_mem_master_awaddr),
	    .boot_mem_master_awprot(soc_boot_mem_master_awprot),
	    .boot_mem_master_awsize(soc_boot_mem_master_awsize),
	    .boot_mem_master_wvalid(soc_boot_mem_master_wvalid),
	    .boot_mem_master_wdata(soc_boot_mem_master_wdata),
	    .boot_mem_master_wstrb(soc_boot_mem_master_wstrb),
	    .boot_mem_master_bready(soc_boot_mem_master_bready),
	    .boot_mem_master_arvalid(soc_boot_mem_master_arvalid),
	    .boot_mem_master_araddr(soc_boot_mem_master_araddr),
	    .boot_mem_master_arprot(soc_boot_mem_master_arprot),
	    .boot_mem_master_arsize(soc_boot_mem_master_arsize),
	    .boot_mem_master_rready(soc_boot_mem_master_rready),
	    .uart_io_SOUT(soc_uart_io_SOUT),
	    .mv_end_simulation(soc_mv_end_simulation),
	    .RDY_mv_end_simulation());

  // submodule tck_clk
  MakeClock #(.initVal(1'd1), .initGate(1'd1)) tck_clk(.CLK(CLK),
						       .RST(RST_N),
						       .CLK_IN(tck_clk_CLK_IN),
						       .COND_IN(tck_clk_COND_IN),
						       .CLK_IN_EN(tck_clk_CLK_IN_EN),
						       .COND_IN_EN(tck_clk_COND_IN_EN),
						       .CLK_VAL_OUT(),
						       .COND_OUT(),
						       .CLK_GATE_OUT(),
						       .CLK_OUT(tck_clk_CLK_OUT));

  // submodule trst
  MakeReset0 #(.init(1'd1)) trst(.CLK(CLK),
				 .RST(RST_N),
				 .ASSERT_IN(trst_ASSERT_IN),
				 .ASSERT_OUT(),
				 .OUT_RST(trst_OUT_RST));

  // submodule uart_uart_baudGen_rBaudCounter
  Counter #(.width(32'd16),
	    .init(16'd0)) uart_uart_baudGen_rBaudCounter(.CLK(CLK),
							 .RST(RST_N),
							 .DATA_A(uart_uart_baudGen_rBaudCounter_DATA_A),
							 .DATA_B(uart_uart_baudGen_rBaudCounter_DATA_B),
							 .DATA_C(uart_uart_baudGen_rBaudCounter_DATA_C),
							 .DATA_F(uart_uart_baudGen_rBaudCounter_DATA_F),
							 .ADDA(uart_uart_baudGen_rBaudCounter_ADDA),
							 .ADDB(uart_uart_baudGen_rBaudCounter_ADDB),
							 .SETC(uart_uart_baudGen_rBaudCounter_SETC),
							 .SETF(uart_uart_baudGen_rBaudCounter_SETF),
							 .Q_OUT(uart_uart_baudGen_rBaudCounter_Q_OUT));

  // submodule uart_uart_baudGen_rBaudTickCounter
  Counter #(.width(32'd3),
	    .init(3'd0)) uart_uart_baudGen_rBaudTickCounter(.CLK(CLK),
							    .RST(RST_N),
							    .DATA_A(uart_uart_baudGen_rBaudTickCounter_DATA_A),
							    .DATA_B(uart_uart_baudGen_rBaudTickCounter_DATA_B),
							    .DATA_C(uart_uart_baudGen_rBaudTickCounter_DATA_C),
							    .DATA_F(uart_uart_baudGen_rBaudTickCounter_DATA_F),
							    .ADDA(uart_uart_baudGen_rBaudTickCounter_ADDA),
							    .ADDB(uart_uart_baudGen_rBaudTickCounter_ADDB),
							    .SETC(uart_uart_baudGen_rBaudTickCounter_SETC),
							    .SETF(uart_uart_baudGen_rBaudTickCounter_SETF),
							    .Q_OUT(uart_uart_baudGen_rBaudTickCounter_Q_OUT));

  // submodule uart_uart_fifoRecv
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) uart_uart_fifoRecv(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(uart_uart_fifoRecv_D_IN),
						 .ENQ(uart_uart_fifoRecv_ENQ),
						 .DEQ(uart_uart_fifoRecv_DEQ),
						 .CLR(uart_uart_fifoRecv_CLR),
						 .D_OUT(uart_uart_fifoRecv_D_OUT),
						 .FULL_N(uart_uart_fifoRecv_FULL_N),
						 .EMPTY_N(uart_uart_fifoRecv_EMPTY_N));

  // submodule uart_uart_fifoXmit
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd16),
	      .p3cntr_width(32'd4),
	      .guarded(1'd1)) uart_uart_fifoXmit(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(uart_uart_fifoXmit_D_IN),
						 .ENQ(uart_uart_fifoXmit_ENQ),
						 .DEQ(uart_uart_fifoXmit_DEQ),
						 .CLR(uart_uart_fifoXmit_CLR),
						 .D_OUT(uart_uart_fifoXmit_D_OUT),
						 .FULL_N(uart_uart_fifoXmit_FULL_N),
						 .EMPTY_N(uart_uart_fifoXmit_EMPTY_N));

  // rule RL_rl_wr_addr_channel
  assign CAN_FIRE_RL_rl_wr_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel = 1'd1 ;

  // rule RL_rl_wr_data_channel
  assign CAN_FIRE_RL_rl_wr_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel = 1'd1 ;

  // rule RL_rl_wr_response_channel
  assign CAN_FIRE_RL_rl_wr_response_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel = 1'd1 ;

  // rule RL_rl_rd_addr_channel
  assign CAN_FIRE_RL_rl_rd_addr_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel = 1'd1 ;

  // rule RL_rl_rd_data_channel
  assign CAN_FIRE_RL_rl_rd_data_channel = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel = 1'd1 ;

  // rule RL_rl_wr_addr_channel_1
  assign CAN_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_addr_channel_1 = 1'd1 ;

  // rule RL_rl_wr_data_channel_1
  assign CAN_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_data_channel_1 = 1'd1 ;

  // rule RL_rl_wr_response_channel_1
  assign CAN_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_wr_response_channel_1 = 1'd1 ;

  // rule RL_rl_rd_addr_channel_1
  assign CAN_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_addr_channel_1 = 1'd1 ;

  // rule RL_rl_rd_data_channel_1
  assign CAN_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;
  assign WILL_FIRE_RL_rl_rd_data_channel_1 = 1'd1 ;

  // rule RL_display_eol
  assign CAN_FIRE_RL_display_eol = 1'd1 ;
  assign WILL_FIRE_RL_display_eol = 1'd1 ;

  // rule RL_open_file_rtldump
  assign CAN_FIRE_RL_open_file_rtldump = rg_cnt_10_ULT_5___d311 ;
  assign WILL_FIRE_RL_open_file_rtldump = rg_cnt_10_ULT_5___d311 ;

  // rule RL_open_file_app
  assign CAN_FIRE_RL_open_file_app = rg_cnt_10_ULT_5___d311 ;
  assign WILL_FIRE_RL_open_file_app = rg_cnt_10_ULT_5___d311 ;

  // rule RL_connect_uart_out
  assign CAN_FIRE_RL_connect_uart_out = 1'd1 ;
  assign WILL_FIRE_RL_connect_uart_out = 1'd1 ;

  // rule RL_end_simulation
  assign CAN_FIRE_RL_end_simulation = soc_mv_end_simulation ;
  assign WILL_FIRE_RL_end_simulation = soc_mv_end_simulation ;

  // rule RL_write_dump_file
  assign CAN_FIRE_RL_write_dump_file =
	     soc_RDY_io_dump_get && !rg_cnt_10_ULT_5___d311 ;
  assign WILL_FIRE_RL_write_dump_file = CAN_FIRE_RL_write_dump_file ;

  // rule RL_uart_capture_status
  assign CAN_FIRE_RL_uart_capture_status = 1'd1 ;
  assign WILL_FIRE_RL_uart_capture_status = 1'd1 ;

  // rule RL_check_if_character_present
  assign CAN_FIRE_RL_check_if_character_present = !rg_read_rx ;
  assign WILL_FIRE_RL_check_if_character_present =
	     CAN_FIRE_RL_check_if_character_present ;

  // rule RL_write_received_character
  assign CAN_FIRE_RL_write_received_character =
	     !rg_cnt_10_ULT_5___d311 && rg_read_rx ;
  assign WILL_FIRE_RL_write_received_character =
	     CAN_FIRE_RL_write_received_character ;

  // rule RL_uart_uart_baudGen_baud_count_wire
  assign CAN_FIRE_RL_uart_uart_baudGen_baud_count_wire = 1'd1 ;
  assign WILL_FIRE_RL_uart_uart_baudGen_baud_count_wire = 1'd1 ;

  // rule RL_uart_uart_baud_generator_clock_enable
  assign CAN_FIRE_RL_uart_uart_baud_generator_clock_enable = 1'd1 ;
  assign WILL_FIRE_RL_uart_uart_baud_generator_clock_enable = 1'd1 ;

  // rule RL_uart_uart_receive_wait_for_start_bit
  assign CAN_FIRE_RL_uart_uart_receive_wait_for_start_bit =
	     uart_uart_rRecvState == 3'd0 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_receive_wait_for_start_bit =
	     CAN_FIRE_RL_uart_uart_receive_wait_for_start_bit ;

  // rule RL_uart_uart_receive_find_center_of_bit_cell
  assign CAN_FIRE_RL_uart_uart_receive_find_center_of_bit_cell =
	     uart_uart_rRecvState == 3'd1 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_receive_find_center_of_bit_cell =
	     CAN_FIRE_RL_uart_uart_receive_find_center_of_bit_cell ;

  // rule RL_uart_uart_receive_wait_bit_cell_time_for_sample
  assign CAN_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample =
	     uart_uart_rRecvState == 3'd2 &&
	     uart_uart_rRecvCellCount == 4'hF &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample =
	     CAN_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample ;

  // rule RL_uart_uart_receive_sample_pin
  assign CAN_FIRE_RL_uart_uart_receive_sample_pin =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;
  assign WILL_FIRE_RL_uart_uart_receive_sample_pin =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // rule RL_uart_uart_receive_parity_bit
  assign CAN_FIRE_RL_uart_uart_receive_parity_bit =
	     uart_uart_rRecvState == 3'd4 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_receive_parity_bit =
	     CAN_FIRE_RL_uart_uart_receive_parity_bit ;

  // rule RL_uart_uart_receive_stop_first_bit
  assign CAN_FIRE_RL_uart_uart_receive_stop_first_bit =
	     uart_uart_rRecvState == 3'd5 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_receive_stop_first_bit =
	     CAN_FIRE_RL_uart_uart_receive_stop_first_bit ;

  // rule RL_uart_uart_receive_bit_counter
  assign CAN_FIRE_RL_uart_uart_receive_bit_counter = 1'd1 ;
  assign WILL_FIRE_RL_uart_uart_receive_bit_counter = 1'd1 ;

  // rule RL_uart_uart_receive_stop_last_bit
  assign CAN_FIRE_RL_uart_uart_receive_stop_last_bit =
	     uart_uart_rRecvState == 3'd6 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_receive_stop_last_bit =
	     CAN_FIRE_RL_uart_uart_receive_stop_last_bit ;

  // rule RL_uart_uart_receive_bit_cell_time_counter
  assign CAN_FIRE_RL_uart_uart_receive_bit_cell_time_counter =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;
  assign WILL_FIRE_RL_uart_uart_receive_bit_cell_time_counter =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;

  // rule RL_uart_uart_receive_buffer_shift
  assign CAN_FIRE_RL_uart_uart_receive_buffer_shift =
	     uart_uart_rRecvState == 3'd3 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_receive_buffer_shift =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // rule RL_connect_uart_in
  assign CAN_FIRE_RL_connect_uart_in = 1'd1 ;
  assign WILL_FIRE_RL_connect_uart_in = 1'd1 ;

  // rule RL_uart_uart_transmit_wait_for_start_command
  assign CAN_FIRE_RL_uart_uart_transmit_wait_for_start_command =
	     uart_uart_rXmitState == 3'd0 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command =
	     CAN_FIRE_RL_uart_uart_transmit_wait_for_start_command ;

  // rule RL_uart_uart_transmit_send_start_bit
  assign CAN_FIRE_RL_uart_uart_transmit_send_start_bit =
	     uart_uart_rXmitState == 3'd1 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_transmit_send_start_bit =
	     CAN_FIRE_RL_uart_uart_transmit_send_start_bit ;

  // rule RL_uart_uart_transmit_wait_1_bit_cell_time
  assign CAN_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time =
	     uart_uart_rXmitState == 3'd2 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time =
	     CAN_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time ;

  // rule RL_uart_uart_transmit_bit_counter
  assign CAN_FIRE_RL_uart_uart_transmit_bit_counter = 1'd1 ;
  assign WILL_FIRE_RL_uart_uart_transmit_bit_counter = 1'd1 ;

  // rule RL_uart_uart_transmit_shift_next_bit
  assign CAN_FIRE_RL_uart_uart_transmit_shift_next_bit =
	     uart_uart_rXmitState == 3'd3 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_transmit_shift_next_bit =
	     CAN_FIRE_RL_uart_uart_transmit_shift_next_bit ;

  // rule RL_uart_uart_transmit_buffer_load
  assign CAN_FIRE_RL_uart_uart_transmit_buffer_load =
	     uart_uart_fifoXmit_EMPTY_N && uart_uart_pwXmitLoadBuffer_whas ;
  assign WILL_FIRE_RL_uart_uart_transmit_buffer_load =
	     CAN_FIRE_RL_uart_uart_transmit_buffer_load ;

  // rule RL_uart_uart_transmit_buffer_shift
  assign CAN_FIRE_RL_uart_uart_transmit_buffer_shift =
	     !uart_uart_pwXmitLoadBuffer_whas &&
	     CAN_FIRE_RL_uart_uart_transmit_shift_next_bit ;
  assign WILL_FIRE_RL_uart_uart_transmit_buffer_shift =
	     CAN_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // rule RL_uart_uart_transmit_send_parity_bit
  assign CAN_FIRE_RL_uart_uart_transmit_send_parity_bit =
	     uart_uart_rXmitState == 3'd7 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_transmit_send_parity_bit =
	     CAN_FIRE_RL_uart_uart_transmit_send_parity_bit ;

  // rule RL_uart_uart_transmit_send_stop_bit
  assign CAN_FIRE_RL_uart_uart_transmit_send_stop_bit =
	     uart_uart_rXmitState == 3'd4 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_transmit_send_stop_bit =
	     CAN_FIRE_RL_uart_uart_transmit_send_stop_bit ;

  // rule RL_uart_uart_transmit_send_stop_bit1_5
  assign CAN_FIRE_RL_uart_uart_transmit_send_stop_bit1_5 =
	     uart_uart_rXmitState == 3'd5 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_transmit_send_stop_bit1_5 =
	     CAN_FIRE_RL_uart_uart_transmit_send_stop_bit1_5 ;

  // rule RL_uart_uart_transmit_send_stop_bit2
  assign CAN_FIRE_RL_uart_uart_transmit_send_stop_bit2 =
	     uart_uart_rXmitState == 3'd6 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_transmit_send_stop_bit2 =
	     CAN_FIRE_RL_uart_uart_transmit_send_stop_bit2 ;

  // rule RL_uart_uart_transmit_bit_cell_time_counter
  assign CAN_FIRE_RL_uart_uart_transmit_bit_cell_time_counter =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;
  assign WILL_FIRE_RL_uart_uart_transmit_bit_cell_time_counter =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;

  // rule RL_uart_uart_baudGen_baud_tick_count_wire
  assign CAN_FIRE_RL_uart_uart_baudGen_baud_tick_count_wire = 1'd1 ;
  assign WILL_FIRE_RL_uart_uart_baudGen_baud_tick_count_wire = 1'd1 ;

  // rule RL_uart_uart_baudGen_assert_2x_baud_tick
  assign CAN_FIRE_RL_uart_uart_baudGen_assert_2x_baud_tick =
	     uart_uart_baudGen_rBaudTickCounter_Q_OUT == 3'd0 &&
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_baudGen_assert_2x_baud_tick =
	     CAN_FIRE_RL_uart_uart_baudGen_assert_2x_baud_tick ;

  // rule RL_uart_uart_baudGen_count_baudtick_16x
  assign CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x =
	     !uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign WILL_FIRE_RL_uart_uart_baudGen_count_baudtick_16x =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;

  // rule RL_uart_uart_fifoRecv__updateLevelCounter
  assign CAN_FIRE_RL_uart_uart_fifoRecv__updateLevelCounter =
	     CAN_FIRE_RL_uart_uart_receive_stop_last_bit !=
	     uart_uart_fifoRecv_r_deq_whas ;
  assign WILL_FIRE_RL_uart_uart_fifoRecv__updateLevelCounter =
	     CAN_FIRE_RL_uart_uart_fifoRecv__updateLevelCounter ;

  // rule RL_uart_uart_fifoXmit__updateLevelCounter
  assign CAN_FIRE_RL_uart_uart_fifoXmit__updateLevelCounter =
	     1'b0 != CAN_FIRE_RL_uart_uart_transmit_buffer_load ;
  assign WILL_FIRE_RL_uart_uart_fifoXmit__updateLevelCounter =
	     CAN_FIRE_RL_uart_uart_fifoXmit__updateLevelCounter ;

  // rule RL_rg_read_rx__dreg_update
  assign CAN_FIRE_RL_rg_read_rx__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_rg_read_rx__dreg_update = 1'd1 ;

  // rule RL_main_memory_write_request_address_channel
  assign CAN_FIRE_RL_main_memory_write_request_address_channel =
	     main_memory_s_xactor_f_wr_addr_EMPTY_N &&
	     main_memory_s_xactor_f_wr_data_EMPTY_N &&
	     main_memory_s_xactor_f_wr_resp_FULL_N ;
  assign WILL_FIRE_RL_main_memory_write_request_address_channel =
	     CAN_FIRE_RL_main_memory_write_request_address_channel ;

  // rule RL_main_memory_read_response
  assign CAN_FIRE_RL_main_memory_read_response =
	     main_memory_dut_read_request_sent &&
	     main_memory_s_xactor_f_rd_data_FULL_N ;
  assign WILL_FIRE_RL_main_memory_read_response =
	     CAN_FIRE_RL_main_memory_read_response ;

  // rule RL_main_memory_read_request_first
  assign CAN_FIRE_RL_main_memory_read_request_first =
	     main_memory_s_xactor_f_rd_addr_EMPTY_N ;
  assign WILL_FIRE_RL_main_memory_read_request_first =
	     main_memory_s_xactor_f_rd_addr_EMPTY_N ;

  // rule RL_bootrom_write_request_address_channel
  assign CAN_FIRE_RL_bootrom_write_request_address_channel =
	     bootrom_s_xactor_f_wr_addr_EMPTY_N &&
	     bootrom_s_xactor_f_wr_data_EMPTY_N &&
	     bootrom_s_xactor_f_wr_resp_FULL_N ;
  assign WILL_FIRE_RL_bootrom_write_request_address_channel =
	     CAN_FIRE_RL_bootrom_write_request_address_channel ;

  // rule RL_bootrom_read_request_first
  assign CAN_FIRE_RL_bootrom_read_request_first =
	     bootrom_s_xactor_f_rd_addr_EMPTY_N ;
  assign WILL_FIRE_RL_bootrom_read_request_first =
	     bootrom_s_xactor_f_rd_addr_EMPTY_N ;

  // rule RL_bootrom_read_response
  assign CAN_FIRE_RL_bootrom_read_response =
	     bootrom_dut_read_request_sent &&
	     bootrom_s_xactor_f_rd_data_FULL_N ;
  assign WILL_FIRE_RL_bootrom_read_response =
	     CAN_FIRE_RL_bootrom_read_response ;

  // rule RL_bootrom_dut_read_request_sent__dreg_update
  assign CAN_FIRE_RL_bootrom_dut_read_request_sent__dreg_update = 1'd1 ;
  assign WILL_FIRE_RL_bootrom_dut_read_request_sent__dreg_update = 1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_uart_uart_rRecvState_write_1__SEL_6 =
	     WILL_FIRE_RL_uart_uart_receive_parity_bit ||
	     WILL_FIRE_RL_uart_uart_receive_sample_pin ;
  assign MUX_uart_uart_rXmitDataOut_write_1__SEL_1 =
	     WILL_FIRE_RL_uart_uart_transmit_shift_next_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time ;
  assign MUX_uart_uart_rXmitDataOut_write_1__SEL_2 =
	     WILL_FIRE_RL_uart_uart_transmit_send_parity_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_send_start_bit ;
  assign MUX_uart_uart_rXmitDataOut_write_1__SEL_3 =
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit2 ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit1_5 ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command ;
  assign MUX_uart_uart_rRecvState_write_1__VAL_1 =
	     uart_uart_rRecvData ? 3'd0 : 3'd1 ;
  assign MUX_uart_uart_rRecvState_write_1__VAL_2 =
	     (uart_uart_rRecvCellCount == 4'h4) ?
	       (uart_uart_rRecvData ? 3'd0 : 3'd2) :
	       3'd1 ;
  always@(uart_uart_rRecvBitCount)
  begin
    case (uart_uart_rRecvBitCount)
      4'd8, 4'd9, 4'd10: MUX_uart_uart_rRecvState_write_1__VAL_3 = 3'd6;
      default: MUX_uart_uart_rRecvState_write_1__VAL_3 = 3'd3;
    endcase
  end
  assign MUX_uart_uart_rRecvState_write_1__VAL_4 =
	     uart_uart_rRecvData ? 3'd2 : 3'd0 ;
  assign MUX_uart_uart_rXmitState_write_1__VAL_1 =
	     uart_uart_fifoXmit_EMPTY_N ? 3'd1 : 3'd0 ;
  assign MUX_uart_uart_rXmitState_write_1__VAL_2 =
	     (uart_uart_rXmitCellCount == 4'hF) ? 3'd2 : 3'd1 ;
  assign MUX_uart_uart_rXmitState_write_1__VAL_3 =
	     (uart_uart_rXmitCellCount == 4'hF) ?
	       ((uart_uart_rXmitBitCount == 4'd7) ? 3'd4 : 3'd3) :
	       3'd2 ;
  assign MUX_uart_uart_rXmitState_write_1__VAL_4 =
	     (uart_uart_rXmitCellCount == 4'hF) ? 3'd4 : 3'd7 ;
  assign MUX_uart_uart_rXmitState_write_1__VAL_5 =
	     (uart_uart_rXmitCellCount == 4'hF) ? 3'd0 : 3'd4 ;
  assign MUX_uart_uart_rXmitState_write_1__VAL_6 =
	     (uart_uart_rXmitCellCount == 4'h7) ? 3'd0 : 3'd5 ;
  assign MUX_uart_uart_rXmitState_write_1__VAL_7 =
	     (uart_uart_rXmitCellCount == 4'hF) ? 3'd0 : 3'd6 ;

  // inlined wires
  assign rg_read_rx_1_whas =
	     WILL_FIRE_RL_check_if_character_present && x_wget__h11371[3] ;
  assign uart_uart_fifoRecv_r_deq_whas =
	     WILL_FIRE_RL_write_received_character &&
	     uart_uart_fifoRecv_EMPTY_N ;
  assign uart_uart_pwRecvCellCountReset_whas =
	     WILL_FIRE_RL_uart_uart_receive_find_center_of_bit_cell &&
	     uart_uart_rRecvCellCount == 4'h4 ||
	     WILL_FIRE_RL_uart_uart_receive_stop_last_bit ||
	     WILL_FIRE_RL_uart_uart_receive_stop_first_bit ||
	     WILL_FIRE_RL_uart_uart_receive_parity_bit ||
	     WILL_FIRE_RL_uart_uart_receive_sample_pin ||
	     WILL_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample ||
	     WILL_FIRE_RL_uart_uart_receive_wait_for_start_bit ;
  assign uart_uart_pwRecvResetBitCount_whas =
	     WILL_FIRE_RL_uart_uart_receive_wait_for_start_bit &&
	     uart_uart_rRecvData ;
  assign uart_uart_pwRecvEnableBitCount_whas =
	     WILL_FIRE_RL_uart_uart_receive_stop_first_bit ||
	     WILL_FIRE_RL_uart_uart_receive_parity_bit ||
	     WILL_FIRE_RL_uart_uart_receive_sample_pin ;
  assign uart_uart_pwXmitCellCountReset_whas =
	     WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command &&
	     uart_uart_fifoXmit_EMPTY_N ||
	     _dor2uart_uart_pwXmitCellCountReset_EN_wset &&
	     uart_uart_rXmitCellCount == 4'hF ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit1_5 &&
	     uart_uart_rXmitCellCount == 4'h7 ;
  assign uart_uart_pwXmitEnableBitCount_whas =
	     WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time &&
	     uart_uart_rXmitCellCount == 4'hF &&
	     uart_uart_rXmitBitCount != 4'd7 ;
  assign uart_uart_pwXmitLoadBuffer_whas =
	     WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command &&
	     uart_uart_fifoXmit_EMPTY_N ;
  assign main_memory_dut_read_request_sent_port1__read =
	     !CAN_FIRE_RL_main_memory_read_response &&
	     main_memory_dut_read_request_sent ;
  assign main_memory_dut_read_request_sent_port2__read =
	     main_memory_s_xactor_f_rd_addr_EMPTY_N ||
	     main_memory_dut_read_request_sent_port1__read ;

  // register bootrom_dut_read_request_sent
  assign bootrom_dut_read_request_sent_D_IN =
	     bootrom_s_xactor_f_rd_addr_EMPTY_N ;
  assign bootrom_dut_read_request_sent_EN = 1'd1 ;

  // register bootrom_dut_rg_req
  assign bootrom_dut_rg_req_D_IN =
	     { bootrom_s_xactor_f_rd_addr_D_OUT[7:5],
	       bootrom_s_xactor_f_rd_addr_D_OUT[1:0] } ;
  assign bootrom_dut_rg_req_EN = bootrom_s_xactor_f_rd_addr_EMPTY_N ;

  // register bootrom_rg_offset
  assign bootrom_rg_offset_D_IN = bootrom_s_xactor_f_rd_addr_D_OUT[7:5] ;
  assign bootrom_rg_offset_EN = bootrom_s_xactor_f_rd_addr_EMPTY_N ;

  // register bootrom_rg_size
  assign bootrom_rg_size_D_IN = bootrom_s_xactor_f_rd_addr_D_OUT[1:0] ;
  assign bootrom_rg_size_EN = bootrom_s_xactor_f_rd_addr_EMPTY_N ;

  // register dump
  assign dump_D_IN = TASK_fopen___d312 ;
  assign dump_EN = rg_cnt_10_ULT_5___d311 ;

  // register dump1
  assign dump1_D_IN = TASK_fopen___d321 ;
  assign dump1_EN = rg_cnt_10_ULT_5___d311 ;

  // register main_memory_dut_read_request_sent
  assign main_memory_dut_read_request_sent_D_IN =
	     main_memory_dut_read_request_sent_port2__read ;
  assign main_memory_dut_read_request_sent_EN = 1'b1 ;

  // register main_memory_rg_offset
  assign main_memory_rg_offset_D_IN =
	     main_memory_s_xactor_f_rd_addr_D_OUT[7:5] ;
  assign main_memory_rg_offset_EN = main_memory_s_xactor_f_rd_addr_EMPTY_N ;

  // register main_memory_rg_size
  assign main_memory_rg_size_D_IN =
	     main_memory_s_xactor_f_rd_addr_D_OUT[1:0] ;
  assign main_memory_rg_size_EN = main_memory_s_xactor_f_rd_addr_EMPTY_N ;

  // register rg_cnt
  assign rg_cnt_D_IN = rg_cnt + 5'd1 ;
  assign rg_cnt_EN = rg_cnt_10_ULT_5___d311 ;

  // register rg_read_rx
  assign rg_read_rx_D_IN = rg_read_rx_1_whas ;
  assign rg_read_rx_EN = 1'd1 ;

  // register uart_baud_value
  assign uart_baud_value_D_IN = 16'h0 ;
  assign uart_baud_value_EN = 1'b0 ;

  // register uart_uart_fifoRecv_countReg
  assign uart_uart_fifoRecv_countReg_D_IN =
	     CAN_FIRE_RL_uart_uart_receive_stop_last_bit ?
	       uart_uart_fifoRecv_countReg + 5'd1 :
	       uart_uart_fifoRecv_countReg - 5'd1 ;
  assign uart_uart_fifoRecv_countReg_EN =
	     CAN_FIRE_RL_uart_uart_fifoRecv__updateLevelCounter ;

  // register uart_uart_fifoXmit_countReg
  assign uart_uart_fifoXmit_countReg_D_IN =
	     uart_uart_fifoXmit_countReg - 5'd1 ;
  assign uart_uart_fifoXmit_countReg_EN =
	     CAN_FIRE_RL_uart_uart_fifoXmit__updateLevelCounter ;

  // register uart_uart_rRecvBitCount
  assign uart_uart_rRecvBitCount_D_IN =
	     uart_uart_pwRecvResetBitCount_whas ? 4'd0 : x__h5230 ;
  assign uart_uart_rRecvBitCount_EN =
	     uart_uart_pwRecvResetBitCount_whas ||
	     uart_uart_pwRecvEnableBitCount_whas ;

  // register uart_uart_rRecvCellCount
  assign uart_uart_rRecvCellCount_D_IN =
	     uart_uart_pwRecvCellCountReset_whas ? 4'd0 : x__h3526 ;
  assign uart_uart_rRecvCellCount_EN =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;

  // register uart_uart_rRecvData
  assign uart_uart_rRecvData_D_IN = soc_uart_io_SOUT ;
  assign uart_uart_rRecvData_EN = 1'd1 ;

  // register uart_uart_rRecvParity
  assign uart_uart_rRecvParity_D_IN = uart_uart_rRecvData ;
  assign uart_uart_rRecvParity_EN = CAN_FIRE_RL_uart_uart_receive_parity_bit ;

  // register uart_uart_rRecvState
  always@(WILL_FIRE_RL_uart_uart_receive_wait_for_start_bit or
	  MUX_uart_uart_rRecvState_write_1__VAL_1 or
	  WILL_FIRE_RL_uart_uart_receive_find_center_of_bit_cell or
	  MUX_uart_uart_rRecvState_write_1__VAL_2 or
	  WILL_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample or
	  MUX_uart_uart_rRecvState_write_1__VAL_3 or
	  WILL_FIRE_RL_uart_uart_receive_stop_first_bit or
	  MUX_uart_uart_rRecvState_write_1__VAL_4 or
	  WILL_FIRE_RL_uart_uart_receive_stop_last_bit or
	  MUX_uart_uart_rRecvState_write_1__SEL_6)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_uart_uart_receive_wait_for_start_bit:
	  uart_uart_rRecvState_D_IN = MUX_uart_uart_rRecvState_write_1__VAL_1;
      WILL_FIRE_RL_uart_uart_receive_find_center_of_bit_cell:
	  uart_uart_rRecvState_D_IN = MUX_uart_uart_rRecvState_write_1__VAL_2;
      WILL_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample:
	  uart_uart_rRecvState_D_IN = MUX_uart_uart_rRecvState_write_1__VAL_3;
      WILL_FIRE_RL_uart_uart_receive_stop_first_bit:
	  uart_uart_rRecvState_D_IN = MUX_uart_uart_rRecvState_write_1__VAL_4;
      WILL_FIRE_RL_uart_uart_receive_stop_last_bit:
	  uart_uart_rRecvState_D_IN = 3'd0;
      MUX_uart_uart_rRecvState_write_1__SEL_6:
	  uart_uart_rRecvState_D_IN = 3'd2;
      default: uart_uart_rRecvState_D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign uart_uart_rRecvState_EN =
	     WILL_FIRE_RL_uart_uart_receive_wait_for_start_bit ||
	     WILL_FIRE_RL_uart_uart_receive_find_center_of_bit_cell ||
	     WILL_FIRE_RL_uart_uart_receive_wait_bit_cell_time_for_sample ||
	     WILL_FIRE_RL_uart_uart_receive_stop_first_bit ||
	     WILL_FIRE_RL_uart_uart_receive_stop_last_bit ||
	     WILL_FIRE_RL_uart_uart_receive_parity_bit ||
	     WILL_FIRE_RL_uart_uart_receive_sample_pin ;

  // register uart_uart_rXmitBitCount
  assign uart_uart_rXmitBitCount_D_IN =
	     CAN_FIRE_RL_uart_uart_transmit_wait_for_start_command ?
	       4'd0 :
	       x__h7012 ;
  assign uart_uart_rXmitBitCount_EN =
	     CAN_FIRE_RL_uart_uart_transmit_wait_for_start_command ||
	     uart_uart_pwXmitEnableBitCount_whas ;

  // register uart_uart_rXmitCellCount
  assign uart_uart_rXmitCellCount_D_IN =
	     uart_uart_pwXmitCellCountReset_whas ? 4'd0 : x__h6986 ;
  assign uart_uart_rXmitCellCount_EN =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;

  // register uart_uart_rXmitDataOut
  always@(MUX_uart_uart_rXmitDataOut_write_1__SEL_1 or
	  uart_uart_vrXmitBuffer_0 or
	  MUX_uart_uart_rXmitDataOut_write_1__SEL_2 or
	  MUX_uart_uart_rXmitDataOut_write_1__SEL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_uart_uart_rXmitDataOut_write_1__SEL_1:
	  uart_uart_rXmitDataOut_D_IN = uart_uart_vrXmitBuffer_0;
      MUX_uart_uart_rXmitDataOut_write_1__SEL_2:
	  uart_uart_rXmitDataOut_D_IN = 1'b0;
      MUX_uart_uart_rXmitDataOut_write_1__SEL_3:
	  uart_uart_rXmitDataOut_D_IN = 1'b1;
      default: uart_uart_rXmitDataOut_D_IN = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign uart_uart_rXmitDataOut_EN =
	     WILL_FIRE_RL_uart_uart_transmit_shift_next_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time ||
	     WILL_FIRE_RL_uart_uart_transmit_send_parity_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_send_start_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit2 ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit1_5 ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command ;

  // register uart_uart_rXmitParity
  assign uart_uart_rXmitParity_D_IN = z__h8504 ^ uart_uart_fifoXmit_D_OUT[7] ;
  assign uart_uart_rXmitParity_EN =
	     CAN_FIRE_RL_uart_uart_transmit_buffer_load ;

  // register uart_uart_rXmitState
  always@(WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command or
	  MUX_uart_uart_rXmitState_write_1__VAL_1 or
	  WILL_FIRE_RL_uart_uart_transmit_send_start_bit or
	  MUX_uart_uart_rXmitState_write_1__VAL_2 or
	  WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time or
	  MUX_uart_uart_rXmitState_write_1__VAL_3 or
	  WILL_FIRE_RL_uart_uart_transmit_send_parity_bit or
	  MUX_uart_uart_rXmitState_write_1__VAL_4 or
	  WILL_FIRE_RL_uart_uart_transmit_send_stop_bit or
	  MUX_uart_uart_rXmitState_write_1__VAL_5 or
	  WILL_FIRE_RL_uart_uart_transmit_send_stop_bit1_5 or
	  MUX_uart_uart_rXmitState_write_1__VAL_6 or
	  WILL_FIRE_RL_uart_uart_transmit_send_stop_bit2 or
	  MUX_uart_uart_rXmitState_write_1__VAL_7 or
	  WILL_FIRE_RL_uart_uart_transmit_shift_next_bit)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command:
	  uart_uart_rXmitState_D_IN = MUX_uart_uart_rXmitState_write_1__VAL_1;
      WILL_FIRE_RL_uart_uart_transmit_send_start_bit:
	  uart_uart_rXmitState_D_IN = MUX_uart_uart_rXmitState_write_1__VAL_2;
      WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time:
	  uart_uart_rXmitState_D_IN = MUX_uart_uart_rXmitState_write_1__VAL_3;
      WILL_FIRE_RL_uart_uart_transmit_send_parity_bit:
	  uart_uart_rXmitState_D_IN = MUX_uart_uart_rXmitState_write_1__VAL_4;
      WILL_FIRE_RL_uart_uart_transmit_send_stop_bit:
	  uart_uart_rXmitState_D_IN = MUX_uart_uart_rXmitState_write_1__VAL_5;
      WILL_FIRE_RL_uart_uart_transmit_send_stop_bit1_5:
	  uart_uart_rXmitState_D_IN = MUX_uart_uart_rXmitState_write_1__VAL_6;
      WILL_FIRE_RL_uart_uart_transmit_send_stop_bit2:
	  uart_uart_rXmitState_D_IN = MUX_uart_uart_rXmitState_write_1__VAL_7;
      WILL_FIRE_RL_uart_uart_transmit_shift_next_bit:
	  uart_uart_rXmitState_D_IN = 3'd2;
      default: uart_uart_rXmitState_D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign uart_uart_rXmitState_EN =
	     WILL_FIRE_RL_uart_uart_transmit_wait_for_start_command ||
	     WILL_FIRE_RL_uart_uart_transmit_send_start_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time ||
	     WILL_FIRE_RL_uart_uart_transmit_send_parity_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit1_5 ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit2 ||
	     WILL_FIRE_RL_uart_uart_transmit_shift_next_bit ;

  // register uart_uart_vrRecvBuffer_0
  assign uart_uart_vrRecvBuffer_0_D_IN = uart_uart_vrRecvBuffer_1 ;
  assign uart_uart_vrRecvBuffer_0_EN =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // register uart_uart_vrRecvBuffer_1
  assign uart_uart_vrRecvBuffer_1_D_IN = uart_uart_vrRecvBuffer_2 ;
  assign uart_uart_vrRecvBuffer_1_EN =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // register uart_uart_vrRecvBuffer_2
  assign uart_uart_vrRecvBuffer_2_D_IN = uart_uart_vrRecvBuffer_3 ;
  assign uart_uart_vrRecvBuffer_2_EN =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // register uart_uart_vrRecvBuffer_3
  assign uart_uart_vrRecvBuffer_3_D_IN = uart_uart_vrRecvBuffer_4 ;
  assign uart_uart_vrRecvBuffer_3_EN =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // register uart_uart_vrRecvBuffer_4
  assign uart_uart_vrRecvBuffer_4_D_IN = uart_uart_vrRecvBuffer_5 ;
  assign uart_uart_vrRecvBuffer_4_EN =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // register uart_uart_vrRecvBuffer_5
  assign uart_uart_vrRecvBuffer_5_D_IN = uart_uart_vrRecvBuffer_6 ;
  assign uart_uart_vrRecvBuffer_5_EN =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // register uart_uart_vrRecvBuffer_6
  assign uart_uart_vrRecvBuffer_6_D_IN = uart_uart_vrRecvBuffer_7 ;
  assign uart_uart_vrRecvBuffer_6_EN =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // register uart_uart_vrRecvBuffer_7
  assign uart_uart_vrRecvBuffer_7_D_IN = uart_uart_rRecvData ;
  assign uart_uart_vrRecvBuffer_7_EN =
	     CAN_FIRE_RL_uart_uart_receive_buffer_shift ;

  // register uart_uart_vrXmitBuffer_0
  assign uart_uart_vrXmitBuffer_0_D_IN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ?
	       uart_uart_fifoXmit_D_OUT[0] :
	       uart_uart_vrXmitBuffer_1 ;
  assign uart_uart_vrXmitBuffer_0_EN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // register uart_uart_vrXmitBuffer_1
  assign uart_uart_vrXmitBuffer_1_D_IN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ?
	       uart_uart_fifoXmit_D_OUT[1] :
	       uart_uart_vrXmitBuffer_2 ;
  assign uart_uart_vrXmitBuffer_1_EN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // register uart_uart_vrXmitBuffer_2
  assign uart_uart_vrXmitBuffer_2_D_IN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ?
	       uart_uart_fifoXmit_D_OUT[2] :
	       uart_uart_vrXmitBuffer_3 ;
  assign uart_uart_vrXmitBuffer_2_EN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // register uart_uart_vrXmitBuffer_3
  assign uart_uart_vrXmitBuffer_3_D_IN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ?
	       uart_uart_fifoXmit_D_OUT[3] :
	       uart_uart_vrXmitBuffer_4 ;
  assign uart_uart_vrXmitBuffer_3_EN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // register uart_uart_vrXmitBuffer_4
  assign uart_uart_vrXmitBuffer_4_D_IN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ?
	       uart_uart_fifoXmit_D_OUT[4] :
	       uart_uart_vrXmitBuffer_5 ;
  assign uart_uart_vrXmitBuffer_4_EN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // register uart_uart_vrXmitBuffer_5
  assign uart_uart_vrXmitBuffer_5_D_IN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ?
	       uart_uart_fifoXmit_D_OUT[5] :
	       uart_uart_vrXmitBuffer_6 ;
  assign uart_uart_vrXmitBuffer_5_EN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // register uart_uart_vrXmitBuffer_6
  assign uart_uart_vrXmitBuffer_6_D_IN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ?
	       uart_uart_fifoXmit_D_OUT[6] :
	       uart_uart_vrXmitBuffer_7 ;
  assign uart_uart_vrXmitBuffer_6_EN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // register uart_uart_vrXmitBuffer_7
  assign uart_uart_vrXmitBuffer_7_D_IN =
	     !WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     uart_uart_fifoXmit_D_OUT[7] ;
  assign uart_uart_vrXmitBuffer_7_EN =
	     WILL_FIRE_RL_uart_uart_transmit_buffer_load ||
	     WILL_FIRE_RL_uart_uart_transmit_buffer_shift ;

  // submodule bootrom_dut_dmemLSB
  assign bootrom_dut_dmemLSB_ADDR =
	     bootrom_s_xactor_f_rd_addrD_OUT_BITS_36_TO_5__ETC__q1[15:3] ;
  assign bootrom_dut_dmemLSB_DI = 32'hAAAAAAAA /* unspecified value */  ;
  assign bootrom_dut_dmemLSB_WE = 1'd0 ;
  assign bootrom_dut_dmemLSB_EN = bootrom_s_xactor_f_rd_addr_EMPTY_N ;

  // submodule bootrom_dut_dmemMSB
  assign bootrom_dut_dmemMSB_ADDR =
	     bootrom_s_xactor_f_rd_addrD_OUT_BITS_36_TO_5__ETC__q1[15:3] ;
  assign bootrom_dut_dmemMSB_DI = 32'hAAAAAAAA /* unspecified value */  ;
  assign bootrom_dut_dmemMSB_WE = 1'd0 ;
  assign bootrom_dut_dmemMSB_EN = bootrom_s_xactor_f_rd_addr_EMPTY_N ;

  // submodule bootrom_s_xactor_f_rd_addr
  assign bootrom_s_xactor_f_rd_addr_D_IN =
	     { soc_boot_mem_master_araddr,
	       soc_boot_mem_master_arprot,
	       soc_boot_mem_master_arsize } ;
  assign bootrom_s_xactor_f_rd_addr_ENQ =
	     soc_boot_mem_master_arvalid &&
	     bootrom_s_xactor_f_rd_addr_FULL_N ;
  assign bootrom_s_xactor_f_rd_addr_DEQ = bootrom_s_xactor_f_rd_addr_EMPTY_N ;
  assign bootrom_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule bootrom_s_xactor_f_rd_data
  assign bootrom_s_xactor_f_rd_data_D_IN = { 2'd0, data0__h14881 } ;
  assign bootrom_s_xactor_f_rd_data_ENQ = CAN_FIRE_RL_bootrom_read_response ;
  assign bootrom_s_xactor_f_rd_data_DEQ =
	     soc_boot_mem_master_rready &&
	     bootrom_s_xactor_f_rd_data_EMPTY_N ;
  assign bootrom_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule bootrom_s_xactor_f_wr_addr
  assign bootrom_s_xactor_f_wr_addr_D_IN =
	     { soc_boot_mem_master_awaddr,
	       soc_boot_mem_master_awprot,
	       soc_boot_mem_master_awsize } ;
  assign bootrom_s_xactor_f_wr_addr_ENQ =
	     soc_boot_mem_master_awvalid &&
	     bootrom_s_xactor_f_wr_addr_FULL_N ;
  assign bootrom_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_bootrom_write_request_address_channel ;
  assign bootrom_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule bootrom_s_xactor_f_wr_data
  assign bootrom_s_xactor_f_wr_data_D_IN =
	     { soc_boot_mem_master_wdata, soc_boot_mem_master_wstrb } ;
  assign bootrom_s_xactor_f_wr_data_ENQ =
	     soc_boot_mem_master_wvalid && bootrom_s_xactor_f_wr_data_FULL_N ;
  assign bootrom_s_xactor_f_wr_data_DEQ =
	     CAN_FIRE_RL_bootrom_write_request_address_channel ;
  assign bootrom_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule bootrom_s_xactor_f_wr_resp
  assign bootrom_s_xactor_f_wr_resp_D_IN = 2'd2 ;
  assign bootrom_s_xactor_f_wr_resp_ENQ =
	     CAN_FIRE_RL_bootrom_write_request_address_channel ;
  assign bootrom_s_xactor_f_wr_resp_DEQ =
	     soc_boot_mem_master_bready &&
	     bootrom_s_xactor_f_wr_resp_EMPTY_N ;
  assign bootrom_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule main_memory_dut_dmemMSB
  assign main_memory_dut_dmemMSB_ADDRA =
	     main_memory_s_xactor_f_rd_addrD_OUT_BITS_36_T_ETC__q2[24:3] ;
  assign main_memory_dut_dmemMSB_ADDRB =
	     main_memory_s_xactor_f_wr_addrD_OUT_BITS_36_T_ETC__q3[24:3] ;
  assign main_memory_dut_dmemMSB_DIA =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign main_memory_dut_dmemMSB_DIB =
	     main_memory_s_xactor_f_wr_data_D_OUT[71:8] ;
  assign main_memory_dut_dmemMSB_WEA = 8'd0 ;
  assign main_memory_dut_dmemMSB_WEB =
	     main_memory_s_xactor_f_wr_data_D_OUT[7:0] ;
  assign main_memory_dut_dmemMSB_ENA =
	     main_memory_s_xactor_f_rd_addr_EMPTY_N ;
  assign main_memory_dut_dmemMSB_ENB =
	     CAN_FIRE_RL_main_memory_write_request_address_channel ;

  // submodule main_memory_s_xactor_f_rd_addr
  assign main_memory_s_xactor_f_rd_addr_D_IN =
	     { soc_main_mem_master_araddr,
	       soc_main_mem_master_arprot,
	       soc_main_mem_master_arsize } ;
  assign main_memory_s_xactor_f_rd_addr_ENQ =
	     soc_main_mem_master_arvalid &&
	     main_memory_s_xactor_f_rd_addr_FULL_N ;
  assign main_memory_s_xactor_f_rd_addr_DEQ =
	     main_memory_s_xactor_f_rd_addr_EMPTY_N ;
  assign main_memory_s_xactor_f_rd_addr_CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_rd_data
  assign main_memory_s_xactor_f_rd_data_D_IN =
	     { 2'd0, main_memory_dut_dmemMSB_DOA } ;
  assign main_memory_s_xactor_f_rd_data_ENQ =
	     CAN_FIRE_RL_main_memory_read_response ;
  assign main_memory_s_xactor_f_rd_data_DEQ =
	     soc_main_mem_master_rready &&
	     main_memory_s_xactor_f_rd_data_EMPTY_N ;
  assign main_memory_s_xactor_f_rd_data_CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_addr
  assign main_memory_s_xactor_f_wr_addr_D_IN =
	     { soc_main_mem_master_awaddr,
	       soc_main_mem_master_awprot,
	       soc_main_mem_master_awsize } ;
  assign main_memory_s_xactor_f_wr_addr_ENQ =
	     soc_main_mem_master_awvalid &&
	     main_memory_s_xactor_f_wr_addr_FULL_N ;
  assign main_memory_s_xactor_f_wr_addr_DEQ =
	     CAN_FIRE_RL_main_memory_write_request_address_channel ;
  assign main_memory_s_xactor_f_wr_addr_CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_data
  assign main_memory_s_xactor_f_wr_data_D_IN =
	     { soc_main_mem_master_wdata, soc_main_mem_master_wstrb } ;
  assign main_memory_s_xactor_f_wr_data_ENQ =
	     soc_main_mem_master_wvalid &&
	     main_memory_s_xactor_f_wr_data_FULL_N ;
  assign main_memory_s_xactor_f_wr_data_DEQ =
	     CAN_FIRE_RL_main_memory_write_request_address_channel ;
  assign main_memory_s_xactor_f_wr_data_CLR = 1'b0 ;

  // submodule main_memory_s_xactor_f_wr_resp
  assign main_memory_s_xactor_f_wr_resp_D_IN = 2'd0 ;
  assign main_memory_s_xactor_f_wr_resp_ENQ =
	     CAN_FIRE_RL_main_memory_write_request_address_channel ;
  assign main_memory_s_xactor_f_wr_resp_DEQ =
	     soc_main_mem_master_bready &&
	     main_memory_s_xactor_f_wr_resp_EMPTY_N ;
  assign main_memory_s_xactor_f_wr_resp_CLR = 1'b0 ;

  // submodule soc
  assign soc_boot_mem_master_m_arready_arready =
	     bootrom_s_xactor_f_rd_addr_FULL_N ;
  assign soc_boot_mem_master_m_awready_awready =
	     bootrom_s_xactor_f_wr_addr_FULL_N ;
  assign soc_boot_mem_master_m_bvalid_bresp =
	     bootrom_s_xactor_f_wr_resp_D_OUT ;
  assign soc_boot_mem_master_m_bvalid_bvalid =
	     bootrom_s_xactor_f_wr_resp_EMPTY_N ;
  assign soc_boot_mem_master_m_rvalid_rdata =
	     bootrom_s_xactor_f_rd_data_D_OUT[63:0] ;
  assign soc_boot_mem_master_m_rvalid_rresp =
	     bootrom_s_xactor_f_rd_data_D_OUT[65:64] ;
  assign soc_boot_mem_master_m_rvalid_rvalid =
	     bootrom_s_xactor_f_rd_data_EMPTY_N ;
  assign soc_boot_mem_master_m_wready_wready =
	     bootrom_s_xactor_f_wr_data_FULL_N ;
  assign soc_main_mem_master_m_arready_arready =
	     main_memory_s_xactor_f_rd_addr_FULL_N ;
  assign soc_main_mem_master_m_awready_awready =
	     main_memory_s_xactor_f_wr_addr_FULL_N ;
  assign soc_main_mem_master_m_bvalid_bresp =
	     main_memory_s_xactor_f_wr_resp_D_OUT ;
  assign soc_main_mem_master_m_bvalid_bvalid =
	     main_memory_s_xactor_f_wr_resp_EMPTY_N ;
  assign soc_main_mem_master_m_rvalid_rdata =
	     main_memory_s_xactor_f_rd_data_D_OUT[63:0] ;
  assign soc_main_mem_master_m_rvalid_rresp =
	     main_memory_s_xactor_f_rd_data_D_OUT[65:64] ;
  assign soc_main_mem_master_m_rvalid_rvalid =
	     main_memory_s_xactor_f_rd_data_EMPTY_N ;
  assign soc_main_mem_master_m_wready_wready =
	     main_memory_s_xactor_f_wr_data_FULL_N ;
  assign soc_uart_io_SIN = uart_uart_rXmitDataOut ;
  assign soc_EN_io_dump_get = CAN_FIRE_RL_write_dump_file ;

  // submodule tck_clk
  assign tck_clk_CLK_IN = 1'b0 ;
  assign tck_clk_COND_IN = 1'b0 ;
  assign tck_clk_CLK_IN_EN = 1'b0 ;
  assign tck_clk_COND_IN_EN = 1'b0 ;

  // submodule trst
  assign trst_ASSERT_IN = 1'b0 ;

  // submodule uart_uart_baudGen_rBaudCounter
  assign uart_uart_baudGen_rBaudCounter_DATA_A = 16'd1 ;
  assign uart_uart_baudGen_rBaudCounter_DATA_B = 16'h0 ;
  assign uart_uart_baudGen_rBaudCounter_DATA_C = 16'h0 ;
  assign uart_uart_baudGen_rBaudCounter_DATA_F = 16'd0 ;
  assign uart_uart_baudGen_rBaudCounter_ADDA =
	     uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 ;
  assign uart_uart_baudGen_rBaudCounter_ADDB = 1'b0 ;
  assign uart_uart_baudGen_rBaudCounter_SETC = 1'b0 ;
  assign uart_uart_baudGen_rBaudCounter_SETF =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;

  // submodule uart_uart_baudGen_rBaudTickCounter
  assign uart_uart_baudGen_rBaudTickCounter_DATA_A = 3'd1 ;
  assign uart_uart_baudGen_rBaudTickCounter_DATA_B = 3'h0 ;
  assign uart_uart_baudGen_rBaudTickCounter_DATA_C = 3'h0 ;
  assign uart_uart_baudGen_rBaudTickCounter_DATA_F = 3'h0 ;
  assign uart_uart_baudGen_rBaudTickCounter_ADDA =
	     CAN_FIRE_RL_uart_uart_baudGen_count_baudtick_16x ;
  assign uart_uart_baudGen_rBaudTickCounter_ADDB = 1'b0 ;
  assign uart_uart_baudGen_rBaudTickCounter_SETC = 1'b0 ;
  assign uart_uart_baudGen_rBaudTickCounter_SETF = 1'b0 ;

  // submodule uart_uart_fifoRecv
  assign uart_uart_fifoRecv_D_IN =
	     { uart_uart_vrRecvBuffer_7,
	       uart_uart_vrRecvBuffer_6,
	       uart_uart_vrRecvBuffer_5,
	       uart_uart_vrRecvBuffer_4,
	       uart_uart_vrRecvBuffer_3,
	       uart_uart_vrRecvBuffer_2,
	       uart_uart_vrRecvBuffer_1,
	       uart_uart_vrRecvBuffer_0 } ;
  assign uart_uart_fifoRecv_ENQ =
	     CAN_FIRE_RL_uart_uart_receive_stop_last_bit ;
  assign uart_uart_fifoRecv_DEQ = uart_uart_fifoRecv_r_deq_whas ;
  assign uart_uart_fifoRecv_CLR = 1'b0 ;

  // submodule uart_uart_fifoXmit
  assign uart_uart_fifoXmit_D_IN = 8'h0 ;
  assign uart_uart_fifoXmit_ENQ = 1'b0 ;
  assign uart_uart_fifoXmit_DEQ = CAN_FIRE_RL_uart_uart_transmit_buffer_load ;
  assign uart_uart_fifoXmit_CLR = 1'b0 ;

  // remaining internal signals
  assign _dor2uart_uart_pwXmitCellCountReset_EN_wset =
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit2 ||
	     WILL_FIRE_RL_uart_uart_transmit_send_stop_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_send_parity_bit ||
	     WILL_FIRE_RL_uart_uart_transmit_wait_1_bit_cell_time ||
	     WILL_FIRE_RL_uart_uart_transmit_send_start_bit ;
  assign bootrom_s_xactor_f_rd_addrD_OUT_BITS_36_TO_5__ETC__q1 =
	     bootrom_s_xactor_f_rd_addr_D_OUT[36:5] - 32'h00001000 ;
  assign data0__h14881 = { bootrom_dut_dmemMSB_DO, bootrom_dut_dmemLSB_DO } ;
  assign data__h18070 =
	     uart_uart_fifoRecv_EMPTY_N ?
	       {8{uart_uart_fifoRecv_D_OUT}} :
	       64'd0 ;
  assign main_memory_s_xactor_f_rd_addrD_OUT_BITS_36_T_ETC__q2 =
	     main_memory_s_xactor_f_rd_addr_D_OUT[36:5] - 32'h80000000 ;
  assign main_memory_s_xactor_f_wr_addrD_OUT_BITS_36_T_ETC__q3 =
	     main_memory_s_xactor_f_wr_addr_D_OUT[36:5] - 32'h80000000 ;
  assign rg_cnt_10_ULT_5___d311 = rg_cnt < 5'd5 ;
  assign uart_uart_baudGen_rBaudCounter_value_PLUS_1_8__ETC___d30 =
	     uart_uart_baudGen_rBaudCounter_Q_OUT + 16'd1 < uart_baud_value ;
  assign x__h3526 = uart_uart_rRecvCellCount + 4'd1 ;
  assign x__h5230 = uart_uart_rRecvBitCount + 4'd1 ;
  assign x__h6986 = uart_uart_rXmitCellCount + 4'd1 ;
  assign x__h7012 = uart_uart_rXmitBitCount + 4'd1 ;
  assign x_wget__h11371 =
	     { uart_uart_fifoRecv_EMPTY_N,
	       uart_uart_fifoRecv_FULL_N,
	       uart_uart_fifoXmit_FULL_N,
	       !uart_uart_fifoXmit_EMPTY_N && uart_uart_rXmitState == 3'd0 } ;
  assign z__h8469 =
	     uart_uart_fifoXmit_D_OUT[0] ^ uart_uart_fifoXmit_D_OUT[1] ;
  assign z__h8476 = z__h8469 ^ uart_uart_fifoXmit_D_OUT[2] ;
  assign z__h8483 = z__h8476 ^ uart_uart_fifoXmit_D_OUT[3] ;
  assign z__h8490 = z__h8483 ^ uart_uart_fifoXmit_D_OUT[4] ;
  assign z__h8497 = z__h8490 ^ uart_uart_fifoXmit_D_OUT[5] ;
  assign z__h8504 = z__h8497 ^ uart_uart_fifoXmit_D_OUT[6] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        bootrom_dut_read_request_sent <= `BSV_ASSIGNMENT_DELAY 1'd0;
	bootrom_dut_rg_req <= `BSV_ASSIGNMENT_DELAY 5'd0;
	bootrom_rg_offset <= `BSV_ASSIGNMENT_DELAY 3'd0;
	bootrom_rg_size <= `BSV_ASSIGNMENT_DELAY 2'd3;
	main_memory_dut_read_request_sent <= `BSV_ASSIGNMENT_DELAY 1'd0;
	main_memory_rg_offset <= `BSV_ASSIGNMENT_DELAY 3'd0;
	main_memory_rg_size <= `BSV_ASSIGNMENT_DELAY 2'd3;
	uart_baud_value <= `BSV_ASSIGNMENT_DELAY 16'd5;
	uart_uart_fifoRecv_countReg <= `BSV_ASSIGNMENT_DELAY 5'd0;
	uart_uart_fifoXmit_countReg <= `BSV_ASSIGNMENT_DELAY 5'd0;
	uart_uart_rRecvData <= `BSV_ASSIGNMENT_DELAY 1'd1;
      end
    else
      begin
        if (bootrom_dut_read_request_sent_EN)
	  bootrom_dut_read_request_sent <= `BSV_ASSIGNMENT_DELAY
	      bootrom_dut_read_request_sent_D_IN;
	if (bootrom_dut_rg_req_EN)
	  bootrom_dut_rg_req <= `BSV_ASSIGNMENT_DELAY bootrom_dut_rg_req_D_IN;
	if (bootrom_rg_offset_EN)
	  bootrom_rg_offset <= `BSV_ASSIGNMENT_DELAY bootrom_rg_offset_D_IN;
	if (bootrom_rg_size_EN)
	  bootrom_rg_size <= `BSV_ASSIGNMENT_DELAY bootrom_rg_size_D_IN;
	if (main_memory_dut_read_request_sent_EN)
	  main_memory_dut_read_request_sent <= `BSV_ASSIGNMENT_DELAY
	      main_memory_dut_read_request_sent_D_IN;
	if (main_memory_rg_offset_EN)
	  main_memory_rg_offset <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_offset_D_IN;
	if (main_memory_rg_size_EN)
	  main_memory_rg_size <= `BSV_ASSIGNMENT_DELAY
	      main_memory_rg_size_D_IN;
	if (uart_baud_value_EN)
	  uart_baud_value <= `BSV_ASSIGNMENT_DELAY uart_baud_value_D_IN;
	if (uart_uart_fifoRecv_countReg_EN)
	  uart_uart_fifoRecv_countReg <= `BSV_ASSIGNMENT_DELAY
	      uart_uart_fifoRecv_countReg_D_IN;
	if (uart_uart_fifoXmit_countReg_EN)
	  uart_uart_fifoXmit_countReg <= `BSV_ASSIGNMENT_DELAY
	      uart_uart_fifoXmit_countReg_D_IN;
	if (uart_uart_rRecvData_EN)
	  uart_uart_rRecvData <= `BSV_ASSIGNMENT_DELAY
	      uart_uart_rRecvData_D_IN;
      end
    if (uart_uart_vrRecvBuffer_0_EN)
      uart_uart_vrRecvBuffer_0 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrRecvBuffer_0_D_IN;
    if (uart_uart_vrRecvBuffer_1_EN)
      uart_uart_vrRecvBuffer_1 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrRecvBuffer_1_D_IN;
    if (uart_uart_vrRecvBuffer_2_EN)
      uart_uart_vrRecvBuffer_2 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrRecvBuffer_2_D_IN;
    if (uart_uart_vrRecvBuffer_3_EN)
      uart_uart_vrRecvBuffer_3 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrRecvBuffer_3_D_IN;
    if (uart_uart_vrRecvBuffer_4_EN)
      uart_uart_vrRecvBuffer_4 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrRecvBuffer_4_D_IN;
    if (uart_uart_vrRecvBuffer_5_EN)
      uart_uart_vrRecvBuffer_5 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrRecvBuffer_5_D_IN;
    if (uart_uart_vrRecvBuffer_6_EN)
      uart_uart_vrRecvBuffer_6 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrRecvBuffer_6_D_IN;
    if (uart_uart_vrRecvBuffer_7_EN)
      uart_uart_vrRecvBuffer_7 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrRecvBuffer_7_D_IN;
    if (uart_uart_vrXmitBuffer_0_EN)
      uart_uart_vrXmitBuffer_0 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrXmitBuffer_0_D_IN;
    if (uart_uart_vrXmitBuffer_1_EN)
      uart_uart_vrXmitBuffer_1 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrXmitBuffer_1_D_IN;
    if (uart_uart_vrXmitBuffer_2_EN)
      uart_uart_vrXmitBuffer_2 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrXmitBuffer_2_D_IN;
    if (uart_uart_vrXmitBuffer_3_EN)
      uart_uart_vrXmitBuffer_3 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrXmitBuffer_3_D_IN;
    if (uart_uart_vrXmitBuffer_4_EN)
      uart_uart_vrXmitBuffer_4 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrXmitBuffer_4_D_IN;
    if (uart_uart_vrXmitBuffer_5_EN)
      uart_uart_vrXmitBuffer_5 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrXmitBuffer_5_D_IN;
    if (uart_uart_vrXmitBuffer_6_EN)
      uart_uart_vrXmitBuffer_6 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrXmitBuffer_6_D_IN;
    if (uart_uart_vrXmitBuffer_7_EN)
      uart_uart_vrXmitBuffer_7 <= `BSV_ASSIGNMENT_DELAY
	  uart_uart_vrXmitBuffer_7_D_IN;
  end

  always@(posedge CLK or `BSV_RESET_EDGE RST_N)
  if (RST_N == `BSV_RESET_VALUE)
    begin
      dump <= `BSV_ASSIGNMENT_DELAY 32'd0;
      dump1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
      rg_cnt <= `BSV_ASSIGNMENT_DELAY 5'd0;
      rg_read_rx <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_uart_rRecvBitCount <= `BSV_ASSIGNMENT_DELAY 4'd0;
      uart_uart_rRecvCellCount <= `BSV_ASSIGNMENT_DELAY 4'd0;
      uart_uart_rRecvParity <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_uart_rRecvState <= `BSV_ASSIGNMENT_DELAY 3'd0;
      uart_uart_rXmitBitCount <= `BSV_ASSIGNMENT_DELAY 4'd0;
      uart_uart_rXmitCellCount <= `BSV_ASSIGNMENT_DELAY 4'd0;
      uart_uart_rXmitDataOut <= `BSV_ASSIGNMENT_DELAY 1'd1;
      uart_uart_rXmitParity <= `BSV_ASSIGNMENT_DELAY 1'd0;
      uart_uart_rXmitState <= `BSV_ASSIGNMENT_DELAY 3'd0;
    end
  else
    begin
      if (dump_EN) dump <= `BSV_ASSIGNMENT_DELAY dump_D_IN;
      if (dump1_EN) dump1 <= `BSV_ASSIGNMENT_DELAY dump1_D_IN;
      if (rg_cnt_EN) rg_cnt <= `BSV_ASSIGNMENT_DELAY rg_cnt_D_IN;
      if (rg_read_rx_EN) rg_read_rx <= `BSV_ASSIGNMENT_DELAY rg_read_rx_D_IN;
      if (uart_uart_rRecvBitCount_EN)
	uart_uart_rRecvBitCount <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rRecvBitCount_D_IN;
      if (uart_uart_rRecvCellCount_EN)
	uart_uart_rRecvCellCount <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rRecvCellCount_D_IN;
      if (uart_uart_rRecvParity_EN)
	uart_uart_rRecvParity <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rRecvParity_D_IN;
      if (uart_uart_rRecvState_EN)
	uart_uart_rRecvState <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rRecvState_D_IN;
      if (uart_uart_rXmitBitCount_EN)
	uart_uart_rXmitBitCount <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rXmitBitCount_D_IN;
      if (uart_uart_rXmitCellCount_EN)
	uart_uart_rXmitCellCount <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rXmitCellCount_D_IN;
      if (uart_uart_rXmitDataOut_EN)
	uart_uart_rXmitDataOut <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rXmitDataOut_D_IN;
      if (uart_uart_rXmitParity_EN)
	uart_uart_rXmitParity <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rXmitParity_D_IN;
      if (uart_uart_rXmitState_EN)
	uart_uart_rXmitState <= `BSV_ASSIGNMENT_DELAY
	    uart_uart_rXmitState_D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    bootrom_dut_read_request_sent = 1'h0;
    bootrom_dut_rg_req = 5'h0A;
    bootrom_rg_offset = 3'h2;
    bootrom_rg_size = 2'h2;
    dump = 32'hAAAAAAAA;
    dump1 = 32'hAAAAAAAA;
    main_memory_dut_read_request_sent = 1'h0;
    main_memory_rg_offset = 3'h2;
    main_memory_rg_size = 2'h2;
    rg_cnt = 5'h0A;
    rg_read_rx = 1'h0;
    uart_baud_value = 16'hAAAA;
    uart_uart_fifoRecv_countReg = 5'h0A;
    uart_uart_fifoXmit_countReg = 5'h0A;
    uart_uart_rRecvBitCount = 4'hA;
    uart_uart_rRecvCellCount = 4'hA;
    uart_uart_rRecvData = 1'h0;
    uart_uart_rRecvParity = 1'h0;
    uart_uart_rRecvState = 3'h2;
    uart_uart_rXmitBitCount = 4'hA;
    uart_uart_rXmitCellCount = 4'hA;
    uart_uart_rXmitDataOut = 1'h0;
    uart_uart_rXmitParity = 1'h0;
    uart_uart_rXmitState = 3'h2;
    uart_uart_vrRecvBuffer_0 = 1'h0;
    uart_uart_vrRecvBuffer_1 = 1'h0;
    uart_uart_vrRecvBuffer_2 = 1'h0;
    uart_uart_vrRecvBuffer_3 = 1'h0;
    uart_uart_vrRecvBuffer_4 = 1'h0;
    uart_uart_vrRecvBuffer_5 = 1'h0;
    uart_uart_vrRecvBuffer_6 = 1'h0;
    uart_uart_vrRecvBuffer_7 = 1'h0;
    uart_uart_vrXmitBuffer_0 = 1'h0;
    uart_uart_vrXmitBuffer_1 = 1'h0;
    uart_uart_vrXmitBuffer_2 = 1'h0;
    uart_uart_vrXmitBuffer_3 = 1'h0;
    uart_uart_vrXmitBuffer_4 = 1'h0;
    uart_uart_vrXmitBuffer_5 = 1'h0;
    uart_uart_vrXmitBuffer_6 = 1'h0;
    uart_uart_vrXmitBuffer_7 = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    begin
      v__h15795 = $time;
      #0;
    end
    begin
      TASK_testplusargs___d303 = $test$plusargs("fullverbose");
      #0;
    end
    begin
      TASK_testplusargs___d304 = $test$plusargs("mtb");
      #0;
    end
    begin
      TASK_testplusargs___d305 = $test$plusargs("l0");
      #0;
    end
    begin
      v__h15865 = $time;
      #0;
    end
    if (TASK_testplusargs___d303 ||
	TASK_testplusargs___d304 && TASK_testplusargs___d305)
      $write("[%10d", v__h15865, "] ");
    if (TASK_testplusargs___d303 ||
	TASK_testplusargs___d304 && TASK_testplusargs___d305)
      $write("\n[%10d]", v__h15795);
    if (TASK_testplusargs___d303 ||
	TASK_testplusargs___d304 && TASK_testplusargs___d305)
      $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump)
	begin
	  TASK_fopen___d312 = $fopen("rtl.dump", "w");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump && TASK_fopen___d312 == 32'd0)
	begin
	  TASK_testplusargs___d314 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump && TASK_fopen___d312 == 32'd0)
	begin
	  TASK_testplusargs___d315 = $test$plusargs("mtb");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump && TASK_fopen___d312 == 32'd0)
	begin
	  TASK_testplusargs___d316 = $test$plusargs("l0");
	  #0;
	end
    TASK_fopen_12_EQ_0_13_AND_TASK_testplusargs_14_ETC___d319 =
	TASK_fopen___d312 == 32'd0 &&
	(TASK_testplusargs___d314 ||
	 TASK_testplusargs___d315 && TASK_testplusargs___d316);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump && TASK_fopen___d312 == 32'd0)
	begin
	  v__h16130 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump &&
	  TASK_fopen_12_EQ_0_13_AND_TASK_testplusargs_14_ETC___d319)
	$write("[%10d", v__h16130, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump &&
	  TASK_fopen_12_EQ_0_13_AND_TASK_testplusargs_14_ETC___d319)
	$write("TB: cannot open %s", "rtl.dump");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump &&
	  TASK_fopen_12_EQ_0_13_AND_TASK_testplusargs_14_ETC___d319)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_rtldump && TASK_fopen___d312 == 32'd0)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app)
	begin
	  TASK_fopen___d321 = $fopen("app_log", "w");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app && TASK_fopen___d321 == 32'd0)
	begin
	  TASK_testplusargs___d323 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app && TASK_fopen___d321 == 32'd0)
	begin
	  TASK_testplusargs___d324 = $test$plusargs("mtb");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app && TASK_fopen___d321 == 32'd0)
	begin
	  TASK_testplusargs___d325 = $test$plusargs("l0");
	  #0;
	end
    TASK_fopen_21_EQ_0_22_AND_TASK_testplusargs_23_ETC___d328 =
	TASK_fopen___d321 == 32'd0 &&
	(TASK_testplusargs___d323 ||
	 TASK_testplusargs___d324 && TASK_testplusargs___d325);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app && TASK_fopen___d321 == 32'd0)
	begin
	  v__h16541 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app &&
	  TASK_fopen_21_EQ_0_22_AND_TASK_testplusargs_23_ETC___d328)
	$write("[%10d", v__h16541, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app &&
	  TASK_fopen_21_EQ_0_22_AND_TASK_testplusargs_23_ETC___d328)
	$write("TB: cannot open %s", "app_log");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app &&
	  TASK_fopen_21_EQ_0_22_AND_TASK_testplusargs_23_ETC___d328)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_open_file_app && TASK_fopen___d321 == 32'd0)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE) if (soc_mv_end_simulation) $finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_write_dump_file)
	$fwrite(dump,
		soc_io_dump_get[166:165],
		" 0x%16h",
		soc_io_dump_get[164:101],
		" (0x%8h",
		soc_io_dump_get[100:69],
		")");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_write_dump_file)
	$fwrite(dump,
		" x%d",
		soc_io_dump_get[68:64],
		" 0x%16h",
		soc_io_dump_get[63:0],
		"\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_write_received_character)
	$fwrite(dump1, "%c", data__h18070);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_request_address_channel)
	begin
	  TASK_testplusargs___d177 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_request_address_channel)
	begin
	  TASK_testplusargs___d178 = $test$plusargs("mbram");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_request_address_channel)
	begin
	  TASK_testplusargs___d179 = $test$plusargs("l0");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_request_address_channel)
	begin
	  v__h12756 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_request_address_channel &&
	  (TASK_testplusargs___d177 ||
	   TASK_testplusargs___d178 && TASK_testplusargs___d179))
	$write("[%10d", v__h12756, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_request_address_channel &&
	  (TASK_testplusargs___d177 ||
	   TASK_testplusargs___d178 && TASK_testplusargs___d179))
	$write("",
	       "MainMEM",
	       ": Recieved Write Request for Address: %h Index: %h Data: %h wrstrb: %h",
	       main_memory_s_xactor_f_wr_addr_D_OUT[36:5],
	       main_memory_s_xactor_f_wr_addrD_OUT_BITS_36_T_ETC__q3[24:3],
	       main_memory_s_xactor_f_wr_data_D_OUT[71:8],
	       main_memory_s_xactor_f_wr_data_D_OUT[7:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_write_request_address_channel &&
	  (TASK_testplusargs___d177 ||
	   TASK_testplusargs___d178 && TASK_testplusargs___d179))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response)
	begin
	  TASK_testplusargs___d199 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response)
	begin
	  TASK_testplusargs___d200 = $test$plusargs("mbram");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response)
	begin
	  TASK_testplusargs___d201 = $test$plusargs("l1");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response)
	begin
	  v__h13264 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response &&
	  (TASK_testplusargs___d199 ||
	   TASK_testplusargs___d200 && TASK_testplusargs___d201))
	$write("[%10d", v__h13264, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response &&
	  (TASK_testplusargs___d199 ||
	   TASK_testplusargs___d200 && TASK_testplusargs___d201))
	$write("",
	       "MainMEM",
	       ": Responding Read Request with Data: %h ",
	       main_memory_dut_dmemMSB_DOA);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_main_memory_read_response &&
	  (TASK_testplusargs___d199 ||
	   TASK_testplusargs___d200 && TASK_testplusargs___d201))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_s_xactor_f_rd_addr_EMPTY_N)
	begin
	  TASK_testplusargs___d188 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_s_xactor_f_rd_addr_EMPTY_N)
	begin
	  TASK_testplusargs___d189 = $test$plusargs("mbram");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_s_xactor_f_rd_addr_EMPTY_N)
	begin
	  TASK_testplusargs___d190 = $test$plusargs("l0");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_s_xactor_f_rd_addr_EMPTY_N)
	begin
	  v__h13029 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_s_xactor_f_rd_addr_EMPTY_N &&
	  (TASK_testplusargs___d188 ||
	   TASK_testplusargs___d189 && TASK_testplusargs___d190))
	$write("[%10d", v__h13029, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_s_xactor_f_rd_addr_EMPTY_N &&
	  (TASK_testplusargs___d188 ||
	   TASK_testplusargs___d189 && TASK_testplusargs___d190))
	$write("",
	       "MainMEM",
	       ": Recieved Read Request for Address: %h Index: %h",
	       main_memory_s_xactor_f_rd_addr_D_OUT[36:5],
	       main_memory_s_xactor_f_rd_addrD_OUT_BITS_36_T_ETC__q2[24:3]);
    if (RST_N != `BSV_RESET_VALUE)
      if (main_memory_s_xactor_f_rd_addr_EMPTY_N &&
	  (TASK_testplusargs___d188 ||
	   TASK_testplusargs___d189 && TASK_testplusargs___d190))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (bootrom_s_xactor_f_rd_addr_EMPTY_N)
	begin
	  TASK_testplusargs___d223 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (bootrom_s_xactor_f_rd_addr_EMPTY_N)
	begin
	  TASK_testplusargs___d224 = $test$plusargs("mbootrom");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (bootrom_s_xactor_f_rd_addr_EMPTY_N)
	begin
	  TASK_testplusargs___d225 = $test$plusargs("l0");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (bootrom_s_xactor_f_rd_addr_EMPTY_N)
	begin
	  v__h14750 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (bootrom_s_xactor_f_rd_addr_EMPTY_N &&
	  (TASK_testplusargs___d223 ||
	   TASK_testplusargs___d224 && TASK_testplusargs___d225))
	$write("[%10d", v__h14750, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (bootrom_s_xactor_f_rd_addr_EMPTY_N &&
	  (TASK_testplusargs___d223 ||
	   TASK_testplusargs___d224 && TASK_testplusargs___d225))
	$write("BootROM: Recieved Read Request for Address: %h Index Address: %h b: %d",
	       bootrom_s_xactor_f_rd_addr_D_OUT[36:5],
	       bootrom_s_xactor_f_rd_addrD_OUT_BITS_36_TO_5__ETC__q1[15:3],
	       $signed(32'd2));
    if (RST_N != `BSV_RESET_VALUE)
      if (bootrom_s_xactor_f_rd_addr_EMPTY_N &&
	  (TASK_testplusargs___d223 ||
	   TASK_testplusargs___d224 && TASK_testplusargs___d225))
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bootrom_read_response)
	begin
	  TASK_testplusargs___d233 = $test$plusargs("fullverbose");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bootrom_read_response)
	begin
	  TASK_testplusargs___d234 = $test$plusargs("mbootrom");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bootrom_read_response)
	begin
	  TASK_testplusargs___d235 = $test$plusargs("l1");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bootrom_read_response)
	begin
	  v__h14949 = $time;
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bootrom_read_response &&
	  (TASK_testplusargs___d233 ||
	   TASK_testplusargs___d234 && TASK_testplusargs___d235))
	$write("[%10d", v__h14949, "] ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bootrom_read_response &&
	  (TASK_testplusargs___d233 ||
	   TASK_testplusargs___d234 && TASK_testplusargs___d235))
	$write("BootROM : Responding Read Request with Data: %h ",
	       data0__h14881);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_bootrom_read_response &&
	  (TASK_testplusargs___d233 ||
	   TASK_testplusargs___d234 && TASK_testplusargs___d235))
	$write("\n");
  end
  // synopsys translate_on
endmodule  // mkTbSoc

