

================================================================
== Vitis HLS Report for 'PE338'
================================================================
* Date:           Tue Sep  5 22:49:23 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3077|     3077| 10.256 us | 10.256 us |  3077|  3077|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |     3075|     3075|         5|          1|          1|  3072|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      116|       53|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      111|    -|
|Register             |        -|     -|      199|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      315|      219|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |Bert_layer_add_12ns_12ns_12_1_1_U3659  |Bert_layer_add_12ns_12ns_12_1_1  |        0|   0|    0|  12|    0|
    |Bert_layer_add_40ns_40ns_40_1_1_U3661  |Bert_layer_add_40ns_40ns_40_1_1  |        0|   0|    0|  40|    0|
    |Bert_layer_mul_24s_24s_40_2_1_U3660    |Bert_layer_mul_24s_24s_40_2_1    |        0|   2|  116|   1|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+----+-----+
    |Total                                  |                                 |        0|   2|  116|  53|    0|
    +---------------------------------------+---------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln8_fu_119_p2                |   icmp   |   0|  0|  13|          12|          12|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  23|          18|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_in_V_V_blk_n           |   9|          2|    1|          2|
    |A_out_V_V_blk_n          |   9|          2|    1|          2|
    |B_in_V_V_blk_n           |   9|          2|    1|          2|
    |B_out_V_V_blk_n          |   9|          2|    1|          2|
    |C_out_V_out_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |k_reg_108                |   9|          2|   12|         24|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 111|         24|   22|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_in_V_V_read_reg_175    |  24|   0|   24|          0|
    |B_in_V_V_read_reg_180    |  24|   0|   24|          0|
    |C_out_V_dc_01_reg_95     |  24|   0|   24|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln8_reg_166         |   1|   0|    1|          0|
    |k_reg_108                |  12|   0|   12|          0|
    |mul_ln1146_reg_195       |  40|   0|   40|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |icmp_ln8_reg_166         |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 199|  32|  136|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     PE338    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     PE338    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     PE338    | return value |
|start_full_n        |  in |    1| ap_ctrl_hs |     PE338    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     PE338    | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |     PE338    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     PE338    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     PE338    | return value |
|start_out           | out |    1| ap_ctrl_hs |     PE338    | return value |
|start_write         | out |    1| ap_ctrl_hs |     PE338    | return value |
|A_in_V_V_dout       |  in |   24|   ap_fifo  |   A_in_V_V   |    pointer   |
|A_in_V_V_empty_n    |  in |    1|   ap_fifo  |   A_in_V_V   |    pointer   |
|A_in_V_V_read       | out |    1|   ap_fifo  |   A_in_V_V   |    pointer   |
|A_out_V_V_din       | out |   24|   ap_fifo  |   A_out_V_V  |    pointer   |
|A_out_V_V_full_n    |  in |    1|   ap_fifo  |   A_out_V_V  |    pointer   |
|A_out_V_V_write     | out |    1|   ap_fifo  |   A_out_V_V  |    pointer   |
|B_in_V_V_dout       |  in |   24|   ap_fifo  |   B_in_V_V   |    pointer   |
|B_in_V_V_empty_n    |  in |    1|   ap_fifo  |   B_in_V_V   |    pointer   |
|B_in_V_V_read       | out |    1|   ap_fifo  |   B_in_V_V   |    pointer   |
|B_out_V_V_din       | out |   24|   ap_fifo  |   B_out_V_V  |    pointer   |
|B_out_V_V_full_n    |  in |    1|   ap_fifo  |   B_out_V_V  |    pointer   |
|B_out_V_V_write     | out |    1|   ap_fifo  |   B_out_V_V  |    pointer   |
|C_out_V_out_din     | out |   24|   ap_fifo  |  C_out_V_out |    pointer   |
|C_out_V_out_full_n  |  in |    1|   ap_fifo  |  C_out_V_out |    pointer   |
|C_out_V_out_write   | out |    1|   ap_fifo  |  C_out_V_out |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

