

================================================================
== Vitis HLS Report for 'matmul_plain'
================================================================
* Date:           Mon Dec  9 21:54:19 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matmul_plain
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4167|     4167|  41.670 us|  41.670 us|  4096|  4096|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_16_2  |     4165|     4165|        86|         16|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 86


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 1
  Pipeline-0 : II = 16, D = 86, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 89 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 90 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%j4 = alloca i32 1"   --->   Operation 91 'alloca' 'j4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%add_ln156 = alloca i32 1"   --->   Operation 92 'alloca' 'add_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [../Matmul_no_op.cpp:6]   --->   Operation 93 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataA, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataA"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataB"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dataAB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dataAB"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_5, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_10, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%AB_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %AB" [../Matmul_no_op.cpp:6]   --->   Operation 107 'read' 'AB_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B" [../Matmul_no_op.cpp:6]   --->   Operation 108 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A" [../Matmul_no_op.cpp:6]   --->   Operation 109 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 1, i5 %add_ln156"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j4"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i3"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten2"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %new.latch.for.inc22"   --->   Operation 115 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%icmp_ln165 = phi i1 0, void %entry, i1 %icmp_ln16, void %new.latch.for.inc22" [../Matmul_no_op.cpp:16]   --->   Operation 116 'phi' 'icmp_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %first_iter_0, void %for.inc22, void %for.first.iter.for.inc22"   --->   Operation 117 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%i3_load = load i5 %i3" [../Matmul_no_op.cpp:15]   --->   Operation 118 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%j4_load = load i5 %j4" [../Matmul_no_op.cpp:15]   --->   Operation 119 'load' 'j4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%add_ln156_load = load i5 %add_ln156" [../Matmul_no_op.cpp:15]   --->   Operation 120 'load' 'add_ln156_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.41ns)   --->   "%select_ln15 = select i1 %icmp_ln165, i5 0, i5 %j4_load" [../Matmul_no_op.cpp:15]   --->   Operation 121 'select' 'select_ln15' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.41ns)   --->   "%i = select i1 %icmp_ln165, i5 %add_ln156_load, i5 %i3_load" [../Matmul_no_op.cpp:15]   --->   Operation 122 'select' 'i' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i5 %i" [../Matmul_no_op.cpp:16]   --->   Operation 123 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln16, i6 0" [../Matmul_no_op.cpp:16]   --->   Operation 124 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %shl_ln" [../Matmul_no_op.cpp:16]   --->   Operation 125 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.08ns)   --->   "%add_ln16 = add i64 %zext_ln16, i64 %A_read" [../Matmul_no_op.cpp:16]   --->   Operation 126 'add' 'add_ln16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln16, i32 2, i32 63" [../Matmul_no_op.cpp:16]   --->   Operation 127 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [../Matmul_no_op.cpp:16]   --->   Operation 128 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%dataA_addr = getelementptr i32 %dataA, i64 %p_cast_cast" [../Matmul_no_op.cpp:16]   --->   Operation 129 'getelementptr' 'dataA_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i5 %select_ln15" [../Matmul_no_op.cpp:19]   --->   Operation 130 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln19, i2 0" [../Matmul_no_op.cpp:19]   --->   Operation 131 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %shl_ln1" [../Matmul_no_op.cpp:19]   --->   Operation 132 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.08ns)   --->   "%add_ln19 = add i64 %zext_ln19, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 133 'add' 'add_ln19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 134 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i62 %trunc_ln1" [../Matmul_no_op.cpp:19]   --->   Operation 135 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%dataB_addr = getelementptr i32 %dataB, i64 %sext_ln19" [../Matmul_no_op.cpp:19]   --->   Operation 136 'getelementptr' 'dataB_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.78ns)   --->   "%j = add i5 %select_ln15, i5 1" [../Matmul_no_op.cpp:16]   --->   Operation 137 'add' 'j' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.78ns)   --->   "%icmp_ln16 = icmp_eq  i5 %j, i5 16" [../Matmul_no_op.cpp:16]   --->   Operation 138 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.78ns)   --->   "%add_ln15 = add i5 %i, i5 1" [../Matmul_no_op.cpp:15]   --->   Operation 139 'add' 'add_ln15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln15 = store i5 %add_ln15, i5 %add_ln156" [../Matmul_no_op.cpp:15]   --->   Operation 140 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln16 = store i5 %j, i5 %j4" [../Matmul_no_op.cpp:16]   --->   Operation 141 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln15 = store i5 %i, i5 %i3" [../Matmul_no_op.cpp:15]   --->   Operation 142 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 143 [8/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16" [../Matmul_no_op.cpp:18]   --->   Operation 143 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 144 [8/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 144 'readreq' 'dataB_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln19_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %trunc_ln19, i2 0" [../Matmul_no_op.cpp:19]   --->   Operation 145 'bitconcatenate' 'zext_ln19_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i7 %zext_ln19_1_cast" [../Matmul_no_op.cpp:19]   --->   Operation 146 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.08ns)   --->   "%add_ln19_1 = add i64 %zext_ln19_1, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 147 'add' 'add_ln19_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_1, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 148 'partselect' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i62 %trunc_ln19_1" [../Matmul_no_op.cpp:19]   --->   Operation 149 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%dataB_addr_1 = getelementptr i32 %dataB, i64 %sext_ln19_1" [../Matmul_no_op.cpp:19]   --->   Operation 150 'getelementptr' 'dataB_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 151 [7/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16" [../Matmul_no_op.cpp:18]   --->   Operation 151 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 152 [7/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 152 'readreq' 'dataB_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 153 [8/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 153 'readreq' 'dataB_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i6 %shl_ln1" [../Matmul_no_op.cpp:19]   --->   Operation 154 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln19_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %zext_ln19_2" [../Matmul_no_op.cpp:19]   --->   Operation 155 'bitconcatenate' 'zext_ln19_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i8 %zext_ln19_3_cast" [../Matmul_no_op.cpp:19]   --->   Operation 156 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.08ns)   --->   "%add_ln19_2 = add i64 %zext_ln19_3, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 157 'add' 'add_ln19_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_2, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 158 'partselect' 'trunc_ln19_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i62 %trunc_ln19_2" [../Matmul_no_op.cpp:19]   --->   Operation 159 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%dataB_addr_2 = getelementptr i32 %dataB, i64 %sext_ln19_2" [../Matmul_no_op.cpp:19]   --->   Operation 160 'getelementptr' 'dataB_addr_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 161 [6/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16" [../Matmul_no_op.cpp:18]   --->   Operation 161 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 162 [6/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 162 'readreq' 'dataB_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 163 [7/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 163 'readreq' 'dataB_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 164 [8/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 164 'readreq' 'dataB_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln19_16 = sext i7 %zext_ln19_1_cast" [../Matmul_no_op.cpp:19]   --->   Operation 165 'sext' 'sext_ln19_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i8 %sext_ln19_16" [../Matmul_no_op.cpp:19]   --->   Operation 166 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (1.08ns)   --->   "%add_ln19_3 = add i64 %zext_ln19_4, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 167 'add' 'add_ln19_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_3, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 168 'partselect' 'trunc_ln19_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i62 %trunc_ln19_3" [../Matmul_no_op.cpp:19]   --->   Operation 169 'sext' 'sext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%dataB_addr_3 = getelementptr i32 %dataB, i64 %sext_ln19_3" [../Matmul_no_op.cpp:19]   --->   Operation 170 'getelementptr' 'dataB_addr_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 171 [5/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16" [../Matmul_no_op.cpp:18]   --->   Operation 171 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 172 [5/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 172 'readreq' 'dataB_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 173 [6/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 173 'readreq' 'dataB_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 174 [7/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 174 'readreq' 'dataB_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 175 [8/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 175 'readreq' 'dataB_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i6 %shl_ln1" [../Matmul_no_op.cpp:19]   --->   Operation 176 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln19_6_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %zext_ln19_5" [../Matmul_no_op.cpp:19]   --->   Operation 177 'bitconcatenate' 'zext_ln19_6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i9 %zext_ln19_6_cast" [../Matmul_no_op.cpp:19]   --->   Operation 178 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.08ns)   --->   "%add_ln19_4 = add i64 %zext_ln19_6, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 179 'add' 'add_ln19_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_4, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 180 'partselect' 'trunc_ln19_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i62 %trunc_ln19_4" [../Matmul_no_op.cpp:19]   --->   Operation 181 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%dataB_addr_4 = getelementptr i32 %dataB, i64 %sext_ln19_4" [../Matmul_no_op.cpp:19]   --->   Operation 182 'getelementptr' 'dataB_addr_4' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 183 [4/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16" [../Matmul_no_op.cpp:18]   --->   Operation 183 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 184 [4/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 184 'readreq' 'dataB_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 185 [5/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 185 'readreq' 'dataB_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 186 [6/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 186 'readreq' 'dataB_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 187 [7/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 187 'readreq' 'dataB_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 188 [8/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 188 'readreq' 'dataB_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln19_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %trunc_ln19, i2 0" [../Matmul_no_op.cpp:19]   --->   Operation 189 'bitconcatenate' 'zext_ln19_7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i9 %zext_ln19_7_cast" [../Matmul_no_op.cpp:19]   --->   Operation 190 'zext' 'zext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.08ns)   --->   "%add_ln19_5 = add i64 %zext_ln19_7, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 191 'add' 'add_ln19_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_5, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 192 'partselect' 'trunc_ln19_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i62 %trunc_ln19_5" [../Matmul_no_op.cpp:19]   --->   Operation 193 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%dataB_addr_5 = getelementptr i32 %dataB, i64 %sext_ln19_5" [../Matmul_no_op.cpp:19]   --->   Operation 194 'getelementptr' 'dataB_addr_5' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 195 [3/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16" [../Matmul_no_op.cpp:18]   --->   Operation 195 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 196 [3/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 196 'readreq' 'dataB_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 197 [4/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 197 'readreq' 'dataB_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 198 [5/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 198 'readreq' 'dataB_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 199 [6/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 199 'readreq' 'dataB_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 200 [7/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 200 'readreq' 'dataB_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 201 [8/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 201 'readreq' 'dataB_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln19_17 = sext i8 %zext_ln19_3_cast" [../Matmul_no_op.cpp:19]   --->   Operation 202 'sext' 'sext_ln19_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i9 %sext_ln19_17" [../Matmul_no_op.cpp:19]   --->   Operation 203 'zext' 'zext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln19_6 = add i64 %zext_ln19_8, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 204 'add' 'add_ln19_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln19_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_6, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 205 'partselect' 'trunc_ln19_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i62 %trunc_ln19_6" [../Matmul_no_op.cpp:19]   --->   Operation 206 'sext' 'sext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%dataB_addr_6 = getelementptr i32 %dataB, i64 %sext_ln19_6" [../Matmul_no_op.cpp:19]   --->   Operation 207 'getelementptr' 'dataB_addr_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 208 [2/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16" [../Matmul_no_op.cpp:18]   --->   Operation 208 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 209 [2/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 209 'readreq' 'dataB_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 210 [3/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 210 'readreq' 'dataB_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 211 [4/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 211 'readreq' 'dataB_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 212 [5/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 212 'readreq' 'dataB_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 213 [6/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 213 'readreq' 'dataB_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 214 [7/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 214 'readreq' 'dataB_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 215 [8/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 215 'readreq' 'dataB_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln19_18 = sext i7 %zext_ln19_1_cast" [../Matmul_no_op.cpp:19]   --->   Operation 216 'sext' 'sext_ln19_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i9 %sext_ln19_18" [../Matmul_no_op.cpp:19]   --->   Operation 217 'zext' 'zext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (1.08ns)   --->   "%add_ln19_7 = add i64 %zext_ln19_9, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 218 'add' 'add_ln19_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln19_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_7, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 219 'partselect' 'trunc_ln19_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i62 %trunc_ln19_7" [../Matmul_no_op.cpp:19]   --->   Operation 220 'sext' 'sext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%dataB_addr_7 = getelementptr i32 %dataB, i64 %sext_ln19_7" [../Matmul_no_op.cpp:19]   --->   Operation 221 'getelementptr' 'dataB_addr_7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 222 [1/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dataA_addr, i64 16" [../Matmul_no_op.cpp:18]   --->   Operation 222 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 223 [1/8] (7.30ns)   --->   "%dataB_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 223 'readreq' 'dataB_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 224 [2/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 224 'readreq' 'dataB_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 225 [3/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 225 'readreq' 'dataB_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 226 [4/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 226 'readreq' 'dataB_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 227 [5/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 227 'readreq' 'dataB_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 228 [6/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 228 'readreq' 'dataB_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 229 [7/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 229 'readreq' 'dataB_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 230 [8/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 230 'readreq' 'dataB_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i6 %shl_ln1" [../Matmul_no_op.cpp:19]   --->   Operation 231 'zext' 'zext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln19_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %zext_ln19_10" [../Matmul_no_op.cpp:19]   --->   Operation 232 'bitconcatenate' 'zext_ln19_11_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i10 %zext_ln19_11_cast" [../Matmul_no_op.cpp:19]   --->   Operation 233 'zext' 'zext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (1.08ns)   --->   "%add_ln19_8 = add i64 %zext_ln19_11, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 234 'add' 'add_ln19_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln19_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_8, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 235 'partselect' 'trunc_ln19_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i62 %trunc_ln19_8" [../Matmul_no_op.cpp:19]   --->   Operation 236 'sext' 'sext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%dataB_addr_8 = getelementptr i32 %dataB, i64 %sext_ln19_8" [../Matmul_no_op.cpp:19]   --->   Operation 237 'getelementptr' 'dataB_addr_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 238 [1/1] (7.30ns)   --->   "%dataA_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 238 'read' 'dataA_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 239 [1/1] (7.30ns)   --->   "%dataB_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr" [../Matmul_no_op.cpp:19]   --->   Operation 239 'read' 'dataB_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 240 [1/8] (7.30ns)   --->   "%dataB_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_1, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 240 'readreq' 'dataB_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 241 [2/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 241 'readreq' 'dataB_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 242 [3/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 242 'readreq' 'dataB_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 243 [4/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 243 'readreq' 'dataB_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 244 [5/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 244 'readreq' 'dataB_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 245 [6/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 245 'readreq' 'dataB_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 246 [7/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 246 'readreq' 'dataB_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 247 [8/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 247 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln19_12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %trunc_ln19, i2 0" [../Matmul_no_op.cpp:19]   --->   Operation 248 'bitconcatenate' 'zext_ln19_12_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i10 %zext_ln19_12_cast" [../Matmul_no_op.cpp:19]   --->   Operation 249 'zext' 'zext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (1.08ns)   --->   "%add_ln19_9 = add i64 %zext_ln19_12, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 250 'add' 'add_ln19_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln19_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_9, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 251 'partselect' 'trunc_ln19_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i62 %trunc_ln19_9" [../Matmul_no_op.cpp:19]   --->   Operation 252 'sext' 'sext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%dataB_addr_9 = getelementptr i32 %dataB, i64 %sext_ln19_9" [../Matmul_no_op.cpp:19]   --->   Operation 253 'getelementptr' 'dataB_addr_9' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %dataA_addr_read" [../Matmul_no_op.cpp:19]   --->   Operation 254 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %dataB_addr_read" [../Matmul_no_op.cpp:19]   --->   Operation 255 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [3/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [../Matmul_no_op.cpp:19]   --->   Operation 256 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (7.30ns)   --->   "%dataA_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 257 'read' 'dataA_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 258 [1/1] (7.30ns)   --->   "%dataB_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_1" [../Matmul_no_op.cpp:19]   --->   Operation 258 'read' 'dataB_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 259 [1/8] (7.30ns)   --->   "%dataB_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_2, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 259 'readreq' 'dataB_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 260 [2/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 260 'readreq' 'dataB_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 261 [3/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 261 'readreq' 'dataB_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 262 [4/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 262 'readreq' 'dataB_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 263 [5/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 263 'readreq' 'dataB_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 264 [6/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 264 'readreq' 'dataB_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 265 [7/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 265 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 266 [8/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 266 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln19_14_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %zext_ln19_2" [../Matmul_no_op.cpp:19]   --->   Operation 267 'bitconcatenate' 'zext_ln19_14_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i10 %zext_ln19_14_cast" [../Matmul_no_op.cpp:19]   --->   Operation 268 'zext' 'zext_ln19_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (1.08ns)   --->   "%add_ln19_10 = add i64 %zext_ln19_13, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 269 'add' 'add_ln19_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln19_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_10, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 270 'partselect' 'trunc_ln19_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i62 %trunc_ln19_s" [../Matmul_no_op.cpp:19]   --->   Operation 271 'sext' 'sext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%dataB_addr_10 = getelementptr i32 %dataB, i64 %sext_ln19_10" [../Matmul_no_op.cpp:19]   --->   Operation 272 'getelementptr' 'dataB_addr_10' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 273 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [../Matmul_no_op.cpp:19]   --->   Operation 273 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %dataA_addr_read_1" [../Matmul_no_op.cpp:19]   --->   Operation 274 'bitcast' 'bitcast_ln19_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %dataB_addr_1_read" [../Matmul_no_op.cpp:19]   --->   Operation 275 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_3" [../Matmul_no_op.cpp:19]   --->   Operation 276 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (7.30ns)   --->   "%dataA_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 277 'read' 'dataA_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 278 [1/1] (7.30ns)   --->   "%dataB_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_2" [../Matmul_no_op.cpp:19]   --->   Operation 278 'read' 'dataB_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 279 [1/8] (7.30ns)   --->   "%dataB_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_3, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 279 'readreq' 'dataB_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 280 [2/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 280 'readreq' 'dataB_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 281 [3/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 281 'readreq' 'dataB_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 282 [4/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 282 'readreq' 'dataB_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 283 [5/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 283 'readreq' 'dataB_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 284 [6/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 284 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 285 [7/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 285 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 286 [8/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 286 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln19_15_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %trunc_ln19, i2 0" [../Matmul_no_op.cpp:19]   --->   Operation 287 'bitconcatenate' 'zext_ln19_15_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i10 %zext_ln19_15_cast" [../Matmul_no_op.cpp:19]   --->   Operation 288 'zext' 'zext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (1.08ns)   --->   "%add_ln19_11 = add i64 %zext_ln19_14, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 289 'add' 'add_ln19_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln19_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_11, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 290 'partselect' 'trunc_ln19_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i62 %trunc_ln19_10" [../Matmul_no_op.cpp:19]   --->   Operation 291 'sext' 'sext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%dataB_addr_11 = getelementptr i32 %dataB, i64 %sext_ln19_11" [../Matmul_no_op.cpp:19]   --->   Operation 292 'getelementptr' 'dataB_addr_11' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 293 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [../Matmul_no_op.cpp:19]   --->   Operation 293 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_3" [../Matmul_no_op.cpp:19]   --->   Operation 294 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i32 %dataA_addr_read_2" [../Matmul_no_op.cpp:19]   --->   Operation 295 'bitcast' 'bitcast_ln19_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i32 %dataB_addr_2_read" [../Matmul_no_op.cpp:19]   --->   Operation 296 'bitcast' 'bitcast_ln19_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 297 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_5" [../Matmul_no_op.cpp:19]   --->   Operation 297 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [1/1] (7.30ns)   --->   "%dataA_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 298 'read' 'dataA_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 299 [1/1] (7.30ns)   --->   "%dataB_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_3" [../Matmul_no_op.cpp:19]   --->   Operation 299 'read' 'dataB_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 300 [1/8] (7.30ns)   --->   "%dataB_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_4, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 300 'readreq' 'dataB_load_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 301 [2/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 301 'readreq' 'dataB_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 302 [3/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 302 'readreq' 'dataB_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 303 [4/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 303 'readreq' 'dataB_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 304 [5/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 304 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 305 [6/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 305 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 306 [7/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 306 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 307 [8/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 307 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln19_19 = sext i9 %zext_ln19_6_cast" [../Matmul_no_op.cpp:19]   --->   Operation 308 'sext' 'sext_ln19_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i10 %sext_ln19_19" [../Matmul_no_op.cpp:19]   --->   Operation 309 'zext' 'zext_ln19_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (1.08ns)   --->   "%add_ln19_12 = add i64 %zext_ln19_15, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 310 'add' 'add_ln19_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln19_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_12, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 311 'partselect' 'trunc_ln19_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i62 %trunc_ln19_11" [../Matmul_no_op.cpp:19]   --->   Operation 312 'sext' 'sext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%dataB_addr_12 = getelementptr i32 %dataB, i64 %sext_ln19_12" [../Matmul_no_op.cpp:19]   --->   Operation 313 'getelementptr' 'dataB_addr_12' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 314 [4/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [../Matmul_no_op.cpp:19]   --->   Operation 314 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln19_2, i32 %bitcast_ln19_3" [../Matmul_no_op.cpp:19]   --->   Operation 315 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_5" [../Matmul_no_op.cpp:19]   --->   Operation 316 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i32 %dataA_addr_read_3" [../Matmul_no_op.cpp:19]   --->   Operation 317 'bitcast' 'bitcast_ln19_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i32 %dataB_addr_3_read" [../Matmul_no_op.cpp:19]   --->   Operation 318 'bitcast' 'bitcast_ln19_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_7" [../Matmul_no_op.cpp:19]   --->   Operation 319 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/1] (7.30ns)   --->   "%dataA_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 320 'read' 'dataA_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 321 [1/1] (7.30ns)   --->   "%dataB_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_4" [../Matmul_no_op.cpp:19]   --->   Operation 321 'read' 'dataB_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 322 [1/8] (7.30ns)   --->   "%dataB_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_5, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 322 'readreq' 'dataB_load_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 323 [2/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 323 'readreq' 'dataB_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 324 [3/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 324 'readreq' 'dataB_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 325 [4/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 325 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 326 [5/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 326 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 327 [6/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 327 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 328 [7/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 328 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 329 [8/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 329 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln19_20 = sext i9 %zext_ln19_7_cast" [../Matmul_no_op.cpp:19]   --->   Operation 330 'sext' 'sext_ln19_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln19_16 = zext i10 %sext_ln19_20" [../Matmul_no_op.cpp:19]   --->   Operation 331 'zext' 'zext_ln19_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (1.08ns)   --->   "%add_ln19_13 = add i64 %zext_ln19_16, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 332 'add' 'add_ln19_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln19_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_13, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 333 'partselect' 'trunc_ln19_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln19_13 = sext i62 %trunc_ln19_12" [../Matmul_no_op.cpp:19]   --->   Operation 334 'sext' 'sext_ln19_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%dataB_addr_13 = getelementptr i32 %dataB, i64 %sext_ln19_13" [../Matmul_no_op.cpp:19]   --->   Operation 335 'getelementptr' 'dataB_addr_13' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 336 [3/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [../Matmul_no_op.cpp:19]   --->   Operation 336 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln19_4, i32 %bitcast_ln19_5" [../Matmul_no_op.cpp:19]   --->   Operation 337 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_7" [../Matmul_no_op.cpp:19]   --->   Operation 338 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln19_8 = bitcast i32 %dataA_addr_read_4" [../Matmul_no_op.cpp:19]   --->   Operation 339 'bitcast' 'bitcast_ln19_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i32 %dataB_addr_4_read" [../Matmul_no_op.cpp:19]   --->   Operation 340 'bitcast' 'bitcast_ln19_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 341 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_9" [../Matmul_no_op.cpp:19]   --->   Operation 341 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/1] (7.30ns)   --->   "%dataA_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 342 'read' 'dataA_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 343 [1/1] (7.30ns)   --->   "%dataB_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_5" [../Matmul_no_op.cpp:19]   --->   Operation 343 'read' 'dataB_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 344 [1/8] (7.30ns)   --->   "%dataB_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_6, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 344 'readreq' 'dataB_load_6_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 345 [2/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 345 'readreq' 'dataB_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 346 [3/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 346 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 347 [4/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 347 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 348 [5/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 348 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 349 [6/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 349 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 350 [7/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 350 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 351 [8/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 351 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln19_21 = sext i8 %zext_ln19_3_cast" [../Matmul_no_op.cpp:19]   --->   Operation 352 'sext' 'sext_ln19_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln19_17 = zext i10 %sext_ln19_21" [../Matmul_no_op.cpp:19]   --->   Operation 353 'zext' 'zext_ln19_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 354 [1/1] (1.08ns)   --->   "%add_ln19_14 = add i64 %zext_ln19_17, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 354 'add' 'add_ln19_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln19_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_14, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 355 'partselect' 'trunc_ln19_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i62 %trunc_ln19_13" [../Matmul_no_op.cpp:19]   --->   Operation 356 'sext' 'sext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%dataB_addr_14 = getelementptr i32 %dataB, i64 %sext_ln19_14" [../Matmul_no_op.cpp:19]   --->   Operation 357 'getelementptr' 'dataB_addr_14' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i8 %indvar_flatten2" [../Matmul_no_op.cpp:15]   --->   Operation 358 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 359 [2/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [../Matmul_no_op.cpp:19]   --->   Operation 359 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln19_6, i32 %bitcast_ln19_7" [../Matmul_no_op.cpp:19]   --->   Operation 360 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_9" [../Matmul_no_op.cpp:19]   --->   Operation 361 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln19_10 = bitcast i32 %dataA_addr_read_5" [../Matmul_no_op.cpp:19]   --->   Operation 362 'bitcast' 'bitcast_ln19_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i32 %dataB_addr_5_read" [../Matmul_no_op.cpp:19]   --->   Operation 363 'bitcast' 'bitcast_ln19_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 364 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_11" [../Matmul_no_op.cpp:19]   --->   Operation 364 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (7.30ns)   --->   "%dataA_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 365 'read' 'dataA_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 366 [1/1] (7.30ns)   --->   "%dataB_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_6" [../Matmul_no_op.cpp:19]   --->   Operation 366 'read' 'dataB_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 367 [1/8] (7.30ns)   --->   "%dataB_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_7, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 367 'readreq' 'dataB_load_7_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 368 [2/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 368 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 369 [3/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 369 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 370 [4/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 370 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 371 [5/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 371 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 372 [6/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 372 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 373 [7/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 373 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 374 [8/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 374 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln19_22 = sext i7 %zext_ln19_1_cast" [../Matmul_no_op.cpp:19]   --->   Operation 375 'sext' 'sext_ln19_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln19_18 = zext i10 %sext_ln19_22" [../Matmul_no_op.cpp:19]   --->   Operation 376 'zext' 'zext_ln19_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 377 [1/1] (1.08ns)   --->   "%add_ln19_15 = add i64 %zext_ln19_18, i64 %B_read" [../Matmul_no_op.cpp:19]   --->   Operation 377 'add' 'add_ln19_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln19_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln19_15, i32 2, i32 63" [../Matmul_no_op.cpp:19]   --->   Operation 378 'partselect' 'trunc_ln19_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln19_15 = sext i62 %trunc_ln19_14" [../Matmul_no_op.cpp:19]   --->   Operation 379 'sext' 'sext_ln19_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%dataB_addr_15 = getelementptr i32 %dataB, i64 %sext_ln19_15" [../Matmul_no_op.cpp:19]   --->   Operation 380 'getelementptr' 'dataB_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (0.76ns)   --->   "%add_ln15_1 = add i8 %indvar_flatten2_load, i8 1" [../Matmul_no_op.cpp:15]   --->   Operation 381 'add' 'add_ln15_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [1/1] (0.76ns)   --->   "%icmp_ln15 = icmp_eq  i8 %indvar_flatten2_load, i8 255" [../Matmul_no_op.cpp:15]   --->   Operation 382 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %new.latch.for.inc22, void %last.iter.for.inc22" [../Matmul_no_op.cpp:15]   --->   Operation 383 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 384 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %add_ln15_1, i8 %indvar_flatten2" [../Matmul_no_op.cpp:15]   --->   Operation 384 'store' 'store_ln15' <Predicate = true> <Delay = 0.42>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %new.header, void %for.end24" [../Matmul_no_op.cpp:15]   --->   Operation 385 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 386 [1/4] (6.43ns)   --->   "%sum = fadd i32 %mul, i32 0" [../Matmul_no_op.cpp:19]   --->   Operation 386 'fadd' 'sum' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 387 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln19_8, i32 %bitcast_ln19_9" [../Matmul_no_op.cpp:19]   --->   Operation 387 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_11" [../Matmul_no_op.cpp:19]   --->   Operation 388 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 389 [1/1] (0.00ns)   --->   "%bitcast_ln19_12 = bitcast i32 %dataA_addr_read_6" [../Matmul_no_op.cpp:19]   --->   Operation 389 'bitcast' 'bitcast_ln19_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i32 %dataB_addr_6_read" [../Matmul_no_op.cpp:19]   --->   Operation 390 'bitcast' 'bitcast_ln19_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 391 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_13" [../Matmul_no_op.cpp:19]   --->   Operation 391 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 392 [1/1] (7.30ns)   --->   "%dataA_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 392 'read' 'dataA_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 393 [1/1] (7.30ns)   --->   "%dataB_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_7" [../Matmul_no_op.cpp:19]   --->   Operation 393 'read' 'dataB_addr_7_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 394 [1/8] (7.30ns)   --->   "%dataB_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_8, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 394 'readreq' 'dataB_load_8_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 395 [2/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 395 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 396 [3/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 396 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 397 [4/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 397 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 398 [5/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 398 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 399 [6/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 399 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 400 [7/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 400 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 401 [8/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 401 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 402 [4/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [../Matmul_no_op.cpp:19]   --->   Operation 402 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 403 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln19_10, i32 %bitcast_ln19_11" [../Matmul_no_op.cpp:19]   --->   Operation 403 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 404 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_13" [../Matmul_no_op.cpp:19]   --->   Operation 404 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln19_14 = bitcast i32 %dataA_addr_read_7" [../Matmul_no_op.cpp:19]   --->   Operation 405 'bitcast' 'bitcast_ln19_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i32 %dataB_addr_7_read" [../Matmul_no_op.cpp:19]   --->   Operation 406 'bitcast' 'bitcast_ln19_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 407 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_15" [../Matmul_no_op.cpp:19]   --->   Operation 407 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 408 [1/1] (7.30ns)   --->   "%dataA_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 408 'read' 'dataA_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 409 [1/1] (7.30ns)   --->   "%dataB_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_8" [../Matmul_no_op.cpp:19]   --->   Operation 409 'read' 'dataB_addr_8_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 410 [1/8] (7.30ns)   --->   "%dataB_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_9, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 410 'readreq' 'dataB_load_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 411 [2/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 411 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 412 [3/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 412 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 413 [4/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 413 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 414 [5/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 414 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 415 [6/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 415 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 416 [7/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 416 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 417 [3/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [../Matmul_no_op.cpp:19]   --->   Operation 417 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 418 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln19_12, i32 %bitcast_ln19_13" [../Matmul_no_op.cpp:19]   --->   Operation 418 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 419 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_15" [../Matmul_no_op.cpp:19]   --->   Operation 419 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln19_16 = bitcast i32 %dataA_addr_read_8" [../Matmul_no_op.cpp:19]   --->   Operation 420 'bitcast' 'bitcast_ln19_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i32 %dataB_addr_8_read" [../Matmul_no_op.cpp:19]   --->   Operation 421 'bitcast' 'bitcast_ln19_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln19_16, i32 %bitcast_ln19_17" [../Matmul_no_op.cpp:19]   --->   Operation 422 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/1] (7.30ns)   --->   "%dataA_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 423 'read' 'dataA_addr_read_9' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 424 [1/1] (7.30ns)   --->   "%dataB_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_9" [../Matmul_no_op.cpp:19]   --->   Operation 424 'read' 'dataB_addr_9_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 425 [1/8] (7.30ns)   --->   "%dataB_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_10, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 425 'readreq' 'dataB_load_10_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 426 [2/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 426 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 427 [3/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 427 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 428 [4/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 428 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 429 [5/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 429 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 430 [6/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 430 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 431 [2/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [../Matmul_no_op.cpp:19]   --->   Operation 431 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 432 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln19_14, i32 %bitcast_ln19_15" [../Matmul_no_op.cpp:19]   --->   Operation 432 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 433 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln19_16, i32 %bitcast_ln19_17" [../Matmul_no_op.cpp:19]   --->   Operation 433 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%bitcast_ln19_18 = bitcast i32 %dataA_addr_read_9" [../Matmul_no_op.cpp:19]   --->   Operation 434 'bitcast' 'bitcast_ln19_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i32 %dataB_addr_9_read" [../Matmul_no_op.cpp:19]   --->   Operation 435 'bitcast' 'bitcast_ln19_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 436 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %bitcast_ln19_18, i32 %bitcast_ln19_19" [../Matmul_no_op.cpp:19]   --->   Operation 436 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 437 [1/1] (7.30ns)   --->   "%dataA_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 437 'read' 'dataA_addr_read_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 438 [1/1] (7.30ns)   --->   "%dataB_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_10" [../Matmul_no_op.cpp:19]   --->   Operation 438 'read' 'dataB_addr_10_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 439 [1/8] (7.30ns)   --->   "%dataB_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_11, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 439 'readreq' 'dataB_load_11_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 440 [2/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 440 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 441 [3/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 441 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 442 [4/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 442 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 443 [5/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 443 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 444 [1/4] (6.43ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [../Matmul_no_op.cpp:19]   --->   Operation 444 'fadd' 'sum_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 445 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln19_16, i32 %bitcast_ln19_17" [../Matmul_no_op.cpp:19]   --->   Operation 445 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 446 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %bitcast_ln19_18, i32 %bitcast_ln19_19" [../Matmul_no_op.cpp:19]   --->   Operation 446 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln19_20 = bitcast i32 %dataA_addr_read_10" [../Matmul_no_op.cpp:19]   --->   Operation 447 'bitcast' 'bitcast_ln19_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln19_21 = bitcast i32 %dataB_addr_10_read" [../Matmul_no_op.cpp:19]   --->   Operation 448 'bitcast' 'bitcast_ln19_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 449 [3/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln19_20, i32 %bitcast_ln19_21" [../Matmul_no_op.cpp:19]   --->   Operation 449 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 450 [1/1] (7.30ns)   --->   "%dataA_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 450 'read' 'dataA_addr_read_11' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 451 [1/1] (7.30ns)   --->   "%dataB_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_11" [../Matmul_no_op.cpp:19]   --->   Operation 451 'read' 'dataB_addr_11_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 452 [1/8] (7.30ns)   --->   "%dataB_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_12, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 452 'readreq' 'dataB_load_12_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 453 [2/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 453 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 454 [3/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 454 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 455 [4/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 455 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 456 [4/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [../Matmul_no_op.cpp:19]   --->   Operation 456 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 457 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %bitcast_ln19_18, i32 %bitcast_ln19_19" [../Matmul_no_op.cpp:19]   --->   Operation 457 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 458 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln19_20, i32 %bitcast_ln19_21" [../Matmul_no_op.cpp:19]   --->   Operation 458 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln19_22 = bitcast i32 %dataA_addr_read_11" [../Matmul_no_op.cpp:19]   --->   Operation 459 'bitcast' 'bitcast_ln19_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln19_23 = bitcast i32 %dataB_addr_11_read" [../Matmul_no_op.cpp:19]   --->   Operation 460 'bitcast' 'bitcast_ln19_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 461 [3/3] (7.01ns)   --->   "%mul_10 = fmul i32 %bitcast_ln19_22, i32 %bitcast_ln19_23" [../Matmul_no_op.cpp:19]   --->   Operation 461 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 462 [1/1] (7.30ns)   --->   "%dataA_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 462 'read' 'dataA_addr_read_12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 463 [1/1] (7.30ns)   --->   "%dataB_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_12" [../Matmul_no_op.cpp:19]   --->   Operation 463 'read' 'dataB_addr_12_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 464 [1/8] (7.30ns)   --->   "%dataB_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_13, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 464 'readreq' 'dataB_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 465 [2/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 465 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 466 [3/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 466 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 467 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [../Matmul_no_op.cpp:19]   --->   Operation 467 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 468 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %bitcast_ln19_20, i32 %bitcast_ln19_21" [../Matmul_no_op.cpp:19]   --->   Operation 468 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 469 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %bitcast_ln19_22, i32 %bitcast_ln19_23" [../Matmul_no_op.cpp:19]   --->   Operation 469 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 470 [1/1] (0.00ns)   --->   "%bitcast_ln19_24 = bitcast i32 %dataA_addr_read_12" [../Matmul_no_op.cpp:19]   --->   Operation 470 'bitcast' 'bitcast_ln19_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln19_25 = bitcast i32 %dataB_addr_12_read" [../Matmul_no_op.cpp:19]   --->   Operation 471 'bitcast' 'bitcast_ln19_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 472 [3/3] (7.01ns)   --->   "%mul_11 = fmul i32 %bitcast_ln19_24, i32 %bitcast_ln19_25" [../Matmul_no_op.cpp:19]   --->   Operation 472 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 473 [1/1] (7.30ns)   --->   "%dataA_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 473 'read' 'dataA_addr_read_13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 474 [1/1] (7.30ns)   --->   "%dataB_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_13" [../Matmul_no_op.cpp:19]   --->   Operation 474 'read' 'dataB_addr_13_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 475 [1/8] (7.30ns)   --->   "%dataB_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_14, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 475 'readreq' 'dataB_load_14_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 476 [2/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 476 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 477 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [../Matmul_no_op.cpp:19]   --->   Operation 477 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 478 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %bitcast_ln19_22, i32 %bitcast_ln19_23" [../Matmul_no_op.cpp:19]   --->   Operation 478 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 479 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %bitcast_ln19_24, i32 %bitcast_ln19_25" [../Matmul_no_op.cpp:19]   --->   Operation 479 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln19_26 = bitcast i32 %dataA_addr_read_13" [../Matmul_no_op.cpp:19]   --->   Operation 480 'bitcast' 'bitcast_ln19_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln19_27 = bitcast i32 %dataB_addr_13_read" [../Matmul_no_op.cpp:19]   --->   Operation 481 'bitcast' 'bitcast_ln19_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 482 [3/3] (7.01ns)   --->   "%mul_12 = fmul i32 %bitcast_ln19_26, i32 %bitcast_ln19_27" [../Matmul_no_op.cpp:19]   --->   Operation 482 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (7.30ns)   --->   "%dataA_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 483 'read' 'dataA_addr_read_14' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 484 [1/1] (7.30ns)   --->   "%dataB_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_14" [../Matmul_no_op.cpp:19]   --->   Operation 484 'read' 'dataB_addr_14_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 485 [1/8] (7.30ns)   --->   "%dataB_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %dataB_addr_15, i64 1" [../Matmul_no_op.cpp:19]   --->   Operation 485 'readreq' 'dataB_load_15_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 486 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [../Matmul_no_op.cpp:19]   --->   Operation 486 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %bitcast_ln19_24, i32 %bitcast_ln19_25" [../Matmul_no_op.cpp:19]   --->   Operation 487 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 488 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %bitcast_ln19_26, i32 %bitcast_ln19_27" [../Matmul_no_op.cpp:19]   --->   Operation 488 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "%bitcast_ln19_28 = bitcast i32 %dataA_addr_read_14" [../Matmul_no_op.cpp:19]   --->   Operation 489 'bitcast' 'bitcast_ln19_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln19_29 = bitcast i32 %dataB_addr_14_read" [../Matmul_no_op.cpp:19]   --->   Operation 490 'bitcast' 'bitcast_ln19_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 491 [3/3] (7.01ns)   --->   "%mul_13 = fmul i32 %bitcast_ln19_28, i32 %bitcast_ln19_29" [../Matmul_no_op.cpp:19]   --->   Operation 491 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 492 [1/1] (7.30ns)   --->   "%dataA_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %dataA_addr" [../Matmul_no_op.cpp:19]   --->   Operation 492 'read' 'dataA_addr_read_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 493 [1/1] (7.30ns)   --->   "%dataB_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %dataB_addr_15" [../Matmul_no_op.cpp:19]   --->   Operation 493 'read' 'dataB_addr_15_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 494 [4/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [../Matmul_no_op.cpp:19]   --->   Operation 494 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 495 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %bitcast_ln19_26, i32 %bitcast_ln19_27" [../Matmul_no_op.cpp:19]   --->   Operation 495 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 496 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %bitcast_ln19_28, i32 %bitcast_ln19_29" [../Matmul_no_op.cpp:19]   --->   Operation 496 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln19_30 = bitcast i32 %dataA_addr_read_15" [../Matmul_no_op.cpp:19]   --->   Operation 497 'bitcast' 'bitcast_ln19_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln19_31 = bitcast i32 %dataB_addr_15_read" [../Matmul_no_op.cpp:19]   --->   Operation 498 'bitcast' 'bitcast_ln19_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 499 [3/3] (7.01ns)   --->   "%mul_14 = fmul i32 %bitcast_ln19_30, i32 %bitcast_ln19_31" [../Matmul_no_op.cpp:19]   --->   Operation 499 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 500 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [../Matmul_no_op.cpp:19]   --->   Operation 500 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 501 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %bitcast_ln19_28, i32 %bitcast_ln19_29" [../Matmul_no_op.cpp:19]   --->   Operation 501 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 502 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %bitcast_ln19_30, i32 %bitcast_ln19_31" [../Matmul_no_op.cpp:19]   --->   Operation 502 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 503 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [../Matmul_no_op.cpp:19]   --->   Operation 503 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 504 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %bitcast_ln19_30, i32 %bitcast_ln19_31" [../Matmul_no_op.cpp:19]   --->   Operation 504 'fmul' 'mul_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 505 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [../Matmul_no_op.cpp:19]   --->   Operation 505 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 506 [4/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [../Matmul_no_op.cpp:19]   --->   Operation 506 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 507 [3/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [../Matmul_no_op.cpp:19]   --->   Operation 507 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 508 [2/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [../Matmul_no_op.cpp:19]   --->   Operation 508 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 509 [1/4] (6.43ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [../Matmul_no_op.cpp:19]   --->   Operation 509 'fadd' 'sum_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 510 [4/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [../Matmul_no_op.cpp:19]   --->   Operation 510 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 511 [3/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [../Matmul_no_op.cpp:19]   --->   Operation 511 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 512 [2/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [../Matmul_no_op.cpp:19]   --->   Operation 512 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 513 [1/4] (6.43ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [../Matmul_no_op.cpp:19]   --->   Operation 513 'fadd' 'sum_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 514 [4/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [../Matmul_no_op.cpp:19]   --->   Operation 514 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 515 [3/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [../Matmul_no_op.cpp:19]   --->   Operation 515 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 516 [2/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [../Matmul_no_op.cpp:19]   --->   Operation 516 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 517 [1/4] (6.43ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [../Matmul_no_op.cpp:19]   --->   Operation 517 'fadd' 'sum_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 518 [4/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [../Matmul_no_op.cpp:19]   --->   Operation 518 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 519 [3/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [../Matmul_no_op.cpp:19]   --->   Operation 519 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 520 [2/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [../Matmul_no_op.cpp:19]   --->   Operation 520 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 521 [1/4] (6.43ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [../Matmul_no_op.cpp:19]   --->   Operation 521 'fadd' 'sum_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 0.00>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 522 [4/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [../Matmul_no_op.cpp:19]   --->   Operation 522 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 523 [3/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [../Matmul_no_op.cpp:19]   --->   Operation 523 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 524 [2/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [../Matmul_no_op.cpp:19]   --->   Operation 524 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 525 [1/4] (6.43ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [../Matmul_no_op.cpp:19]   --->   Operation 525 'fadd' 'sum_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 526 [4/4] (6.43ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [../Matmul_no_op.cpp:19]   --->   Operation 526 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 527 [3/4] (6.43ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [../Matmul_no_op.cpp:19]   --->   Operation 527 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 528 [2/4] (6.43ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [../Matmul_no_op.cpp:19]   --->   Operation 528 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 529 [1/4] (6.43ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [../Matmul_no_op.cpp:19]   --->   Operation 529 'fadd' 'sum_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 530 [4/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [../Matmul_no_op.cpp:19]   --->   Operation 530 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 531 [3/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [../Matmul_no_op.cpp:19]   --->   Operation 531 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 532 [2/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [../Matmul_no_op.cpp:19]   --->   Operation 532 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 533 [1/4] (6.43ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [../Matmul_no_op.cpp:19]   --->   Operation 533 'fadd' 'sum_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 534 [4/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [../Matmul_no_op.cpp:19]   --->   Operation 534 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 535 [3/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [../Matmul_no_op.cpp:19]   --->   Operation 535 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 536 [2/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [../Matmul_no_op.cpp:19]   --->   Operation 536 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 537 [1/4] (6.43ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [../Matmul_no_op.cpp:19]   --->   Operation 537 'fadd' 'sum_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 0.00>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 538 [4/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [../Matmul_no_op.cpp:19]   --->   Operation 538 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 539 [3/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [../Matmul_no_op.cpp:19]   --->   Operation 539 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 540 [2/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [../Matmul_no_op.cpp:19]   --->   Operation 540 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 541 [1/4] (6.43ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [../Matmul_no_op.cpp:19]   --->   Operation 541 'fadd' 'sum_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 542 [4/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [../Matmul_no_op.cpp:19]   --->   Operation 542 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 543 [3/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [../Matmul_no_op.cpp:19]   --->   Operation 543 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 544 [2/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [../Matmul_no_op.cpp:19]   --->   Operation 544 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 545 [1/4] (6.43ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [../Matmul_no_op.cpp:19]   --->   Operation 545 'fadd' 'sum_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 546 [4/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [../Matmul_no_op.cpp:19]   --->   Operation 546 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 547 [3/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [../Matmul_no_op.cpp:19]   --->   Operation 547 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 548 [2/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [../Matmul_no_op.cpp:19]   --->   Operation 548 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 549 [1/4] (6.43ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [../Matmul_no_op.cpp:19]   --->   Operation 549 'fadd' 'sum_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 550 [4/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [../Matmul_no_op.cpp:19]   --->   Operation 550 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 551 [3/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [../Matmul_no_op.cpp:19]   --->   Operation 551 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 552 [2/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [../Matmul_no_op.cpp:19]   --->   Operation 552 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %AB_read, i32 2, i32 63" [../Matmul_no_op.cpp:15]   --->   Operation 553 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln" [../Matmul_no_op.cpp:15]   --->   Operation 554 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 555 [1/1] (0.00ns)   --->   "%dataAB_addr = getelementptr i32 %dataAB, i64 %sext_ln15" [../Matmul_no_op.cpp:15]   --->   Operation 555 'getelementptr' 'dataAB_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 556 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %dataAB_addr, i64 256" [../Matmul_no_op.cpp:15]   --->   Operation 556 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 557 'br' 'br_ln0' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_80 : Operation 558 [1/4] (6.43ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [../Matmul_no_op.cpp:19]   --->   Operation 558 'fadd' 'sum_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 559 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_1_VITIS_LOOP_16_2_str"   --->   Operation 559 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 560 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 560 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 561 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../Matmul_no_op.cpp:16]   --->   Operation 561 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %sum_15" [../Matmul_no_op.cpp:21]   --->   Operation 562 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 563 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %dataAB_addr, i32 %bitcast_ln21, i4 15" [../Matmul_no_op.cpp:21]   --->   Operation 563 'write' 'write_ln21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 564 [5/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [../Matmul_no_op.cpp:24]   --->   Operation 564 'writeresp' 'empty_19' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 565 [4/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [../Matmul_no_op.cpp:24]   --->   Operation 565 'writeresp' 'empty_19' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.30>
ST_84 : Operation 566 [3/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [../Matmul_no_op.cpp:24]   --->   Operation 566 'writeresp' 'empty_19' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.30>
ST_85 : Operation 567 [2/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [../Matmul_no_op.cpp:24]   --->   Operation 567 'writeresp' 'empty_19' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.30>
ST_86 : Operation 568 [1/5] (7.30ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %dataAB_addr" [../Matmul_no_op.cpp:24]   --->   Operation 568 'writeresp' 'empty_19' <Predicate = (icmp_ln15)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc22"   --->   Operation 569 'br' 'br_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_86 : Operation 570 [1/1] (0.42ns)   --->   "%ret_ln24 = ret" [../Matmul_no_op.cpp:24]   --->   Operation 570 'ret' 'ret_ln24' <Predicate = (icmp_ln15)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.419ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j4' [29]  (0.427 ns)
	'load' operation 5 bit ('j4_load', ../Matmul_no_op.cpp:15) on local variable 'j4' [46]  (0.000 ns)
	'select' operation 5 bit ('select_ln15', ../Matmul_no_op.cpp:15) [50]  (0.414 ns)
	'add' operation 5 bit ('j', ../Matmul_no_op.cpp:16) [275]  (0.789 ns)
	'icmp' operation 1 bit ('icmp_ln16', ../Matmul_no_op.cpp:16) [277]  (0.789 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../Matmul_no_op.cpp:18) on port 'dataA' (../Matmul_no_op.cpp:18) [60]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../Matmul_no_op.cpp:18) on port 'dataA' (../Matmul_no_op.cpp:18) [60]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../Matmul_no_op.cpp:18) on port 'dataA' (../Matmul_no_op.cpp:18) [60]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../Matmul_no_op.cpp:18) on port 'dataA' (../Matmul_no_op.cpp:18) [60]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../Matmul_no_op.cpp:18) on port 'dataA' (../Matmul_no_op.cpp:18) [60]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../Matmul_no_op.cpp:18) on port 'dataA' (../Matmul_no_op.cpp:18) [60]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../Matmul_no_op.cpp:18) on port 'dataA' (../Matmul_no_op.cpp:18) [60]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_18', ../Matmul_no_op.cpp:18) on port 'dataA' (../Matmul_no_op.cpp:18) [60]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [61]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_1', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [75]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_2', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [88]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_3', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [102]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_4', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [115]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_5', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [129]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_6', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [142]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_7', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [155]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_8', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [168]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_9', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [182]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_10', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [195]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_11', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [208]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_12', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [221]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_13', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [234]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_14', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [247]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('dataA_addr_read_15', ../Matmul_no_op.cpp:19) on port 'dataA' (../Matmul_no_op.cpp:19) [260]  (7.300 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_12', ../Matmul_no_op.cpp:19) [245]  (7.016 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_13', ../Matmul_no_op.cpp:19) [258]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_14', ../Matmul_no_op.cpp:19) [271]  (7.016 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [114]  (6.437 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [128]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [128]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [128]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [128]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [141]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [141]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [141]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [141]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [154]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [154]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [154]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [154]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [167]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [167]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [167]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [167]  (6.437 ns)

 <State 47>: 0.000ns
The critical path consists of the following:

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [181]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [181]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [181]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [181]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [194]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [194]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [194]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [194]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [207]  (6.437 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [207]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [207]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [207]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [220]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [220]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [220]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [220]  (6.437 ns)

 <State 64>: 0.000ns
The critical path consists of the following:

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [233]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [233]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [233]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [233]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [246]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [246]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [246]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [246]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [259]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [259]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [259]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [259]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [272]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [272]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', ../Matmul_no_op.cpp:19) [272]  (6.437 ns)

 <State 80>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('dataAB_addr', ../Matmul_no_op.cpp:15) [38]  (0.000 ns)
	bus request operation ('empty', ../Matmul_no_op.cpp:15) on port 'dataAB' (../Matmul_no_op.cpp:15) [41]  (7.300 ns)

 <State 81>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln21', ../Matmul_no_op.cpp:21) on port 'dataAB' (../Matmul_no_op.cpp:21) [274]  (7.300 ns)

 <State 82>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../Matmul_no_op.cpp:24) on port 'dataAB' (../Matmul_no_op.cpp:24) [282]  (7.300 ns)

 <State 83>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../Matmul_no_op.cpp:24) on port 'dataAB' (../Matmul_no_op.cpp:24) [282]  (7.300 ns)

 <State 84>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../Matmul_no_op.cpp:24) on port 'dataAB' (../Matmul_no_op.cpp:24) [282]  (7.300 ns)

 <State 85>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../Matmul_no_op.cpp:24) on port 'dataAB' (../Matmul_no_op.cpp:24) [282]  (7.300 ns)

 <State 86>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_19', ../Matmul_no_op.cpp:24) on port 'dataAB' (../Matmul_no_op.cpp:24) [282]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
