-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matrixmul is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Input_r_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    Input_r_TVALID : IN STD_LOGIC;
    Input_r_TREADY : OUT STD_LOGIC;
    AB_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    AB_TVALID : OUT STD_LOGIC;
    AB_TREADY : IN STD_LOGIC;
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of matrixmul is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matrixmul,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.380000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=1,HLS_SYN_FF=1187,HLS_SYN_LUT=1221,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal lm : STD_LOGIC_VECTOR (31 downto 0);
    signal lm_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lm_0_vld_reg : STD_LOGIC := '0';
    signal lm_0_ack_out : STD_LOGIC;
    signal ln : STD_LOGIC_VECTOR (31 downto 0);
    signal ln_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ln_0_vld_reg : STD_LOGIC := '0';
    signal ln_0_ack_out : STD_LOGIC;
    signal lp : STD_LOGIC_VECTOR (31 downto 0);
    signal lp_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal lp_0_vld_reg : STD_LOGIC := '0';
    signal lp_0_ack_out : STD_LOGIC;
    signal Input_r_0_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal Input_r_0_vld_in : STD_LOGIC;
    signal Input_r_0_vld_out : STD_LOGIC;
    signal Input_r_0_ack_in : STD_LOGIC;
    signal Input_r_0_ack_out : STD_LOGIC;
    signal Input_r_0_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal Input_r_0_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal Input_r_0_sel_rd : STD_LOGIC := '0';
    signal Input_r_0_sel_wr : STD_LOGIC := '0';
    signal Input_r_0_sel : STD_LOGIC;
    signal Input_r_0_load_A : STD_LOGIC;
    signal Input_r_0_load_B : STD_LOGIC;
    signal Input_r_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal Input_r_0_state_cmp_full : STD_LOGIC;
    signal AB_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_1_vld_in : STD_LOGIC;
    signal AB_1_vld_out : STD_LOGIC;
    signal AB_1_ack_in : STD_LOGIC;
    signal AB_1_ack_out : STD_LOGIC;
    signal AB_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal AB_1_sel_rd : STD_LOGIC := '0';
    signal AB_1_sel_wr : STD_LOGIC := '0';
    signal AB_1_sel : STD_LOGIC;
    signal AB_1_load_A : STD_LOGIC;
    signal AB_1_load_B : STD_LOGIC;
    signal AB_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal AB_1_state_cmp_full : STD_LOGIC;
    signal Input_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal AB_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_14_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal lp_read_reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ln_read_reg_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal lm_read_reg_587 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_296_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_1_reg_596 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_9_cast_fu_306_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_cast_reg_601 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_323_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_1_reg_609 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_6_fu_333_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_614 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_351_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_2_reg_622 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_18_cast1_fu_361_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_cast1_reg_627 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_378_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_2_reg_635 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_13_fu_388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_reg_640 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_406_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal m_1_fu_412_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_4_fu_427_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal n_1_fu_433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_5_fu_448_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal p_1_fu_454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_6_fu_470_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal i_6_reg_687 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_24_cast_fu_480_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_cast_reg_692 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_3_fu_498_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_3_reg_700 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tmp_20_fu_504_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_705 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_1_fu_518_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal k_1_reg_713 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state14_io : BOOLEAN;
    signal A_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_load_reg_728 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal B_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_load_reg_733 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_566_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal A_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal A_ce0 : STD_LOGIC;
    signal A_we0 : STD_LOGIC;
    signal B_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal B_ce0 : STD_LOGIC;
    signal B_we0 : STD_LOGIC;
    signal i_reg_127 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_reg_138 : STD_LOGIC_VECTOR (30 downto 0);
    signal i1_reg_149 : STD_LOGIC_VECTOR (30 downto 0);
    signal j2_reg_160 : STD_LOGIC_VECTOR (30 downto 0);
    signal i3_reg_171 : STD_LOGIC_VECTOR (30 downto 0);
    signal m_reg_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal i4_reg_194 : STD_LOGIC_VECTOR (30 downto 0);
    signal n_reg_205 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_reg_217 : STD_LOGIC_VECTOR (31 downto 0);
    signal i5_reg_229 : STD_LOGIC_VECTOR (30 downto 0);
    signal i6_reg_240 : STD_LOGIC_VECTOR (30 downto 0);
    signal j7_reg_251 : STD_LOGIC_VECTOR (30 downto 0);
    signal sum_reg_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_reg_276 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_11_cast_fu_338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_cast_fu_393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_25_cast_fu_533_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_cast_fu_555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_cast_fu_287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_302_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_cast_fu_314_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_329_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal i1_cast_fu_342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_357_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal j2_cast_fu_369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_384_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal i3_cast_fu_397_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i4_cast_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i5_cast_fu_439_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i6_cast_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_476_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal j7_cast_fu_488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cast_fu_508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_524_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_538_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_27_cast_fu_542_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_566_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_566_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_566_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_566_p10 : STD_LOGIC_VECTOR (15 downto 0);

    component matrixmul_mac_mulbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matrixmul_A IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component matrixmul_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        lm : OUT STD_LOGIC_VECTOR (31 downto 0);
        ln : OUT STD_LOGIC_VECTOR (31 downto 0);
        lp : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matrixmul_AXILiteS_s_axi_U : component matrixmul_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        lm => lm,
        ln => ln,
        lp => lp);

    A_U : component matrixmul_A
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => A_address0,
        ce0 => A_ce0,
        we0 => A_we0,
        d0 => Input_r_0_data_out,
        q0 => A_q0);

    B_U : component matrixmul_A
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B_address0,
        ce0 => B_ce0,
        we0 => B_we0,
        d0 => Input_r_0_data_out,
        q0 => B_q0);

    matrixmul_mac_mulbkb_U1 : component matrixmul_mac_mulbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_566_p0,
        din1 => grp_fu_566_p1,
        din2 => sum_reg_262,
        dout => grp_fu_566_p3);





    AB_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                AB_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AB_1_ack_out) and (ap_const_logic_1 = AB_1_vld_out))) then 
                                        AB_1_sel_rd <= not(AB_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    AB_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                AB_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = AB_1_ack_in) and (ap_const_logic_1 = AB_1_vld_in))) then 
                                        AB_1_sel_wr <= not(AB_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    AB_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                AB_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = AB_1_vld_in) and (ap_const_lv2_2 = AB_1_state)) or ((ap_const_logic_0 = AB_1_vld_in) and (ap_const_logic_1 = AB_1_ack_out) and (ap_const_lv2_3 = AB_1_state)))) then 
                    AB_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_0 = AB_1_ack_out) and (ap_const_lv2_1 = AB_1_state)) or ((ap_const_logic_0 = AB_1_ack_out) and (ap_const_logic_1 = AB_1_vld_in) and (ap_const_lv2_3 = AB_1_state)))) then 
                    AB_1_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = AB_1_vld_in) and (ap_const_logic_1 = AB_1_ack_out))) and not(((ap_const_logic_0 = AB_1_ack_out) and (ap_const_logic_1 = AB_1_vld_in))) and (ap_const_lv2_3 = AB_1_state)) or ((ap_const_logic_1 = AB_1_ack_out) and (ap_const_lv2_1 = AB_1_state)) or ((ap_const_logic_1 = AB_1_vld_in) and (ap_const_lv2_2 = AB_1_state)))) then 
                    AB_1_state <= ap_const_lv2_3;
                else 
                    AB_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    Input_r_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Input_r_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = Input_r_0_ack_out) and (ap_const_logic_1 = Input_r_0_vld_out))) then 
                                        Input_r_0_sel_rd <= not(Input_r_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    Input_r_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Input_r_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = Input_r_0_ack_in) and (ap_const_logic_1 = Input_r_0_vld_in))) then 
                                        Input_r_0_sel_wr <= not(Input_r_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    Input_r_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Input_r_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = Input_r_0_vld_in) and (ap_const_lv2_2 = Input_r_0_state)) or ((ap_const_logic_0 = Input_r_0_vld_in) and (ap_const_logic_1 = Input_r_0_ack_out) and (ap_const_lv2_3 = Input_r_0_state)))) then 
                    Input_r_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_0 = Input_r_0_ack_out) and (ap_const_lv2_1 = Input_r_0_state)) or ((ap_const_logic_0 = Input_r_0_ack_out) and (ap_const_logic_1 = Input_r_0_vld_in) and (ap_const_lv2_3 = Input_r_0_state)))) then 
                    Input_r_0_state <= ap_const_lv2_1;
                elsif (((not(((ap_const_logic_0 = Input_r_0_vld_in) and (ap_const_logic_1 = Input_r_0_ack_out))) and not(((ap_const_logic_0 = Input_r_0_ack_out) and (ap_const_logic_1 = Input_r_0_vld_in))) and (ap_const_lv2_3 = Input_r_0_state)) or ((ap_const_logic_1 = Input_r_0_ack_out) and (ap_const_lv2_1 = Input_r_0_state)) or ((ap_const_logic_1 = Input_r_0_vld_in) and (ap_const_lv2_2 = Input_r_0_state)))) then 
                    Input_r_0_state <= ap_const_lv2_3;
                else 
                    Input_r_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i1_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_fu_291_p2 = ap_const_lv1_0))) then 
                i1_reg_149 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_s_fu_373_p2 = ap_const_lv1_0))) then 
                i1_reg_149 <= i_2_reg_622;
            end if; 
        end if;
    end process;

    i3_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_3_fu_346_p2 = ap_const_lv1_0))) then 
                i3_reg_171 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_5_fu_401_p2 = ap_const_lv1_1))) then 
                i3_reg_171 <= i_3_fu_406_p2;
            end if; 
        end if;
    end process;

    i4_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_5_fu_401_p2 = ap_const_lv1_0))) then 
                i4_reg_194 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_7_fu_422_p2 = ap_const_lv1_1))) then 
                i4_reg_194 <= i_4_fu_427_p2;
            end if; 
        end if;
    end process;

    i5_reg_229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_7_fu_422_p2 = ap_const_lv1_0))) then 
                i5_reg_229 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_8_fu_443_p2 = ap_const_lv1_1))) then 
                i5_reg_229 <= i_5_fu_448_p2;
            end if; 
        end if;
    end process;

    i6_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_8_fu_443_p2 = ap_const_lv1_0))) then 
                i6_reg_240 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_12_fu_492_p2 = ap_const_lv1_0))) then 
                i6_reg_240 <= i_6_reg_687;
            end if; 
        end if;
    end process;

    i_reg_127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_318_p2 = ap_const_lv1_0))) then 
                i_reg_127 <= i_1_reg_596;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                i_reg_127 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    j2_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_3_fu_346_p2 = ap_const_lv1_1))) then 
                j2_reg_160 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_logic_1 = Input_r_0_vld_out))) then 
                j2_reg_160 <= j_2_reg_635;
            end if; 
        end if;
    end process;

    j7_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AB_1_ack_in)) then
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (tmp_10_fu_464_p2 = ap_const_lv1_1))) then 
                    j7_reg_251 <= ap_const_lv31_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    j7_reg_251 <= j_3_reg_700;
                end if;
            end if; 
        end if;
    end process;

    j_reg_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_fu_291_p2 = ap_const_lv1_1))) then 
                j_reg_138 <= ap_const_lv31_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = Input_r_0_vld_out))) then 
                j_reg_138 <= j_1_reg_609;
            end if; 
        end if;
    end process;

    k_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                k_reg_276 <= k_1_reg_713;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_12_fu_492_p2 = ap_const_lv1_1))) then 
                k_reg_276 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    lm_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ln_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    lp_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    m_reg_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_3_fu_346_p2 = ap_const_lv1_0))) then 
                m_reg_182 <= ap_const_lv32_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_5_fu_401_p2 = ap_const_lv1_1))) then 
                m_reg_182 <= m_1_fu_412_p2;
            end if; 
        end if;
    end process;

    n_reg_205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_5_fu_401_p2 = ap_const_lv1_0))) then 
                n_reg_205 <= ap_const_lv32_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_7_fu_422_p2 = ap_const_lv1_1))) then 
                n_reg_205 <= n_1_fu_433_p2;
            end if; 
        end if;
    end process;

    p_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_7_fu_422_p2 = ap_const_lv1_0))) then 
                p_reg_217 <= ap_const_lv32_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_8_fu_443_p2 = ap_const_lv1_1))) then 
                p_reg_217 <= p_1_fu_454_p2;
            end if; 
        end if;
    end process;

    sum_reg_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                sum_reg_262 <= grp_fu_566_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_12_fu_492_p2 = ap_const_lv1_1))) then 
                sum_reg_262 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AB_1_load_A)) then
                AB_1_payload_A <= sum_reg_262;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = AB_1_load_B)) then
                AB_1_payload_B <= sum_reg_262;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                A_load_reg_728 <= A_q0;
                B_load_reg_733 <= B_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = Input_r_0_load_A)) then
                Input_r_0_payload_A <= Input_r_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = Input_r_0_load_B)) then
                Input_r_0_payload_B <= Input_r_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_1_reg_596 <= i_1_fu_296_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                i_2_reg_622 <= i_2_fu_351_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in))) then
                i_6_reg_687 <= i_6_fu_470_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                j_1_reg_609 <= j_1_fu_323_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                j_2_reg_635 <= j_2_fu_378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                j_3_reg_700 <= j_3_fu_498_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                k_1_reg_713 <= k_1_fu_518_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (lm_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (lm_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (lm_0_vld_reg = ap_const_logic_1)))) then
                lm_0_data_reg <= lm;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                lm_read_reg_587 <= lm_0_data_reg;
                ln_read_reg_580 <= ln_0_data_reg;
                lp_read_reg_574 <= lp_0_data_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ln_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (ln_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (ln_0_vld_reg = ap_const_logic_1)))) then
                ln_0_data_reg <= ln;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (lp_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) and (lp_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (lp_0_vld_reg = ap_const_logic_1)))) then
                lp_0_data_reg <= lp;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_s_fu_373_p2 = ap_const_lv1_1))) then
                tmp_13_reg_640 <= tmp_13_fu_388_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_3_fu_346_p2 = ap_const_lv1_1))) then
                    tmp_18_cast1_reg_627(15 downto 7) <= tmp_18_cast1_fu_361_p3(15 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_12_fu_492_p2 = ap_const_lv1_1))) then
                tmp_20_reg_705 <= tmp_20_fu_504_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in) and (tmp_10_fu_464_p2 = ap_const_lv1_1))) then
                    tmp_24_cast_reg_692(15 downto 7) <= tmp_24_cast_fu_480_p3(15 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_318_p2 = ap_const_lv1_1))) then
                tmp_6_reg_614 <= tmp_6_fu_333_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_fu_291_p2 = ap_const_lv1_1))) then
                    tmp_9_cast_reg_601(15 downto 7) <= tmp_9_cast_fu_306_p3(15 downto 7);
            end if;
        end if;
    end process;
    tmp_9_cast_reg_601(6 downto 0) <= "0000000";
    tmp_18_cast1_reg_627(6 downto 0) <= "0000000";
    tmp_24_cast_reg_692(6 downto 0) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, Input_r_0_vld_out, AB_1_ack_in, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state14, tmp_14_fu_512_p2, ap_CS_fsm_state17, ap_CS_fsm_state3, tmp_fu_291_p2, ap_CS_fsm_state4, tmp_2_fu_318_p2, ap_CS_fsm_state6, tmp_3_fu_346_p2, ap_CS_fsm_state7, tmp_s_fu_373_p2, ap_CS_fsm_state9, tmp_5_fu_401_p2, ap_CS_fsm_state10, tmp_7_fu_422_p2, ap_CS_fsm_state11, tmp_8_fu_443_p2, ap_CS_fsm_state12, tmp_10_fu_464_p2, ap_CS_fsm_state13, tmp_12_fu_492_p2, ap_block_state14_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (tmp_fu_291_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_2_fu_318_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = Input_r_0_vld_out))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_3_fu_346_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_s_fu_373_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_logic_1 = Input_r_0_vld_out))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_5_fu_401_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (tmp_7_fu_422_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_8_fu_443_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in) and (tmp_10_fu_464_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in) and (tmp_10_fu_464_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (tmp_12_fu_492_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_14_fu_512_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                elsif (((ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_14_fu_512_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_logic_1 = AB_1_ack_in))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    AB_1_ack_in <= AB_1_state(1);
    AB_1_ack_out <= AB_TREADY;

    AB_1_data_out_assign_proc : process(AB_1_payload_A, AB_1_payload_B, AB_1_sel)
    begin
        if ((ap_const_logic_1 = AB_1_sel)) then 
            AB_1_data_out <= AB_1_payload_B;
        else 
            AB_1_data_out <= AB_1_payload_A;
        end if; 
    end process;

    AB_1_load_A <= (not(AB_1_sel_wr) and AB_1_state_cmp_full);
    AB_1_load_B <= (AB_1_state_cmp_full and AB_1_sel_wr);
    AB_1_sel <= AB_1_sel_rd;
    AB_1_state_cmp_full <= '0' when (AB_1_state = ap_const_lv2_1) else '1';

    AB_1_vld_in_assign_proc : process(ap_CS_fsm_state14, tmp_14_fu_512_p2, ap_block_state14_io)
    begin
        if (((ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_14_fu_512_p2 = ap_const_lv1_0))) then 
            AB_1_vld_in <= ap_const_logic_1;
        else 
            AB_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    AB_1_vld_out <= AB_1_state(0);
    AB_TDATA <= AB_1_data_out;

    AB_TDATA_blk_n_assign_proc : process(AB_1_state, ap_CS_fsm_state14, tmp_14_fu_512_p2, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (tmp_14_fu_512_p2 = ap_const_lv1_0)))) then 
            AB_TDATA_blk_n <= AB_1_state(1);
        else 
            AB_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AB_TVALID <= AB_1_state(0);

    A_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state14, tmp_11_cast_fu_338_p1, tmp_25_cast_fu_533_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            A_address0 <= tmp_25_cast_fu_533_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            A_address0 <= tmp_11_cast_fu_338_p1(14 - 1 downto 0);
        else 
            A_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(Input_r_0_vld_out, ap_CS_fsm_state5, ap_CS_fsm_state14, ap_block_state14_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = Input_r_0_vld_out)))) then 
            A_ce0 <= ap_const_logic_1;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_we0_assign_proc : process(Input_r_0_vld_out, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = Input_r_0_vld_out))) then 
            A_we0 <= ap_const_logic_1;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state14, tmp_19_cast_fu_393_p1, tmp_28_cast_fu_555_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            B_address0 <= tmp_28_cast_fu_555_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            B_address0 <= tmp_19_cast_fu_393_p1(14 - 1 downto 0);
        else 
            B_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    B_ce0_assign_proc : process(Input_r_0_vld_out, ap_CS_fsm_state8, ap_CS_fsm_state14, ap_block_state14_io)
    begin
        if ((((ap_const_boolean_0 = ap_block_state14_io) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_logic_1 = Input_r_0_vld_out)))) then 
            B_ce0 <= ap_const_logic_1;
        else 
            B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_we0_assign_proc : process(Input_r_0_vld_out, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_logic_1 = Input_r_0_vld_out))) then 
            B_we0 <= ap_const_logic_1;
        else 
            B_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Input_r_0_ack_in <= Input_r_0_state(1);

    Input_r_0_ack_out_assign_proc : process(Input_r_0_vld_out, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_logic_1 = Input_r_0_vld_out)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_logic_1 = Input_r_0_vld_out)))) then 
            Input_r_0_ack_out <= ap_const_logic_1;
        else 
            Input_r_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    Input_r_0_data_out_assign_proc : process(Input_r_0_payload_A, Input_r_0_payload_B, Input_r_0_sel)
    begin
        if ((ap_const_logic_1 = Input_r_0_sel)) then 
            Input_r_0_data_out <= Input_r_0_payload_B;
        else 
            Input_r_0_data_out <= Input_r_0_payload_A;
        end if; 
    end process;

    Input_r_0_load_A <= (not(Input_r_0_sel_wr) and Input_r_0_state_cmp_full);
    Input_r_0_load_B <= (Input_r_0_state_cmp_full and Input_r_0_sel_wr);
    Input_r_0_sel <= Input_r_0_sel_rd;
    Input_r_0_state_cmp_full <= '0' when (Input_r_0_state = ap_const_lv2_1) else '1';
    Input_r_0_vld_in <= Input_r_TVALID;
    Input_r_0_vld_out <= Input_r_0_state(0);

    Input_r_TDATA_blk_n_assign_proc : process(Input_r_0_state, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            Input_r_TDATA_blk_n <= Input_r_0_state(0);
        else 
            Input_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    Input_r_TREADY <= Input_r_0_state(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state14_io_assign_proc : process(AB_1_ack_in, tmp_14_fu_512_p2)
    begin
                ap_block_state14_io <= ((ap_const_logic_0 = AB_1_ack_in) and (tmp_14_fu_512_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(AB_1_ack_in, ap_CS_fsm_state12, tmp_10_fu_464_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in) and (tmp_10_fu_464_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(AB_1_ack_in, ap_CS_fsm_state12, tmp_10_fu_464_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in) and (tmp_10_fu_464_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_fu_566_p0 <= grp_fu_566_p00(8 - 1 downto 0);
    grp_fu_566_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_load_reg_733),16));
    grp_fu_566_p1 <= grp_fu_566_p10(8 - 1 downto 0);
    grp_fu_566_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A_load_reg_728),16));
    i1_cast_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_reg_149),32));
    i3_cast_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i3_reg_171),32));
    i4_cast_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i4_reg_194),32));
    i5_cast_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i5_reg_229),32));
    i6_cast_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i6_reg_240),32));
    i_1_fu_296_p2 <= std_logic_vector(unsigned(i_reg_127) + unsigned(ap_const_lv31_1));
    i_2_fu_351_p2 <= std_logic_vector(unsigned(i1_reg_149) + unsigned(ap_const_lv31_1));
    i_3_fu_406_p2 <= std_logic_vector(unsigned(i3_reg_171) + unsigned(ap_const_lv31_1));
    i_4_fu_427_p2 <= std_logic_vector(unsigned(i4_reg_194) + unsigned(ap_const_lv31_1));
    i_5_fu_448_p2 <= std_logic_vector(unsigned(i5_reg_229) + unsigned(ap_const_lv31_1));
    i_6_fu_470_p2 <= std_logic_vector(unsigned(i6_reg_240) + unsigned(ap_const_lv31_1));
    i_cast_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_127),32));
    j2_cast_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j2_reg_160),32));
    j7_cast_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j7_reg_251),32));
    j_1_fu_323_p2 <= std_logic_vector(unsigned(j_reg_138) + unsigned(ap_const_lv31_1));
    j_2_fu_378_p2 <= std_logic_vector(unsigned(j2_reg_160) + unsigned(ap_const_lv31_1));
    j_3_fu_498_p2 <= std_logic_vector(unsigned(j7_reg_251) + unsigned(ap_const_lv31_1));
    j_cast_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_138),32));
    k_1_fu_518_p2 <= std_logic_vector(unsigned(k_reg_276) + unsigned(ap_const_lv31_1));
    k_cast_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_reg_276),32));

    lm_0_ack_out_assign_proc : process(AB_1_ack_in, ap_CS_fsm_state12, tmp_10_fu_464_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in) and (tmp_10_fu_464_p2 = ap_const_lv1_0))) then 
            lm_0_ack_out <= ap_const_logic_1;
        else 
            lm_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    ln_0_ack_out_assign_proc : process(AB_1_ack_in, ap_CS_fsm_state12, tmp_10_fu_464_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in) and (tmp_10_fu_464_p2 = ap_const_lv1_0))) then 
            ln_0_ack_out <= ap_const_logic_1;
        else 
            ln_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    lp_0_ack_out_assign_proc : process(AB_1_ack_in, ap_CS_fsm_state12, tmp_10_fu_464_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_logic_1 = AB_1_ack_in) and (tmp_10_fu_464_p2 = ap_const_lv1_0))) then 
            lp_0_ack_out <= ap_const_logic_1;
        else 
            lp_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    m_1_fu_412_p2 <= std_logic_vector(shift_left(unsigned(m_reg_182),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    n_1_fu_433_p2 <= std_logic_vector(shift_left(unsigned(n_reg_205),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    p_1_fu_454_p2 <= std_logic_vector(shift_left(unsigned(p_reg_217),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_10_fu_464_p2 <= "1" when (signed(i6_cast_fu_460_p1) < signed(m_reg_182)) else "0";
    tmp_11_cast_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_614),64));
    tmp_11_fu_384_p1 <= j2_reg_160(16 - 1 downto 0);
    tmp_12_fu_492_p2 <= "1" when (signed(j7_cast_fu_488_p1) < signed(p_reg_217)) else "0";
    tmp_13_fu_388_p2 <= std_logic_vector(unsigned(tmp_18_cast1_reg_627) + unsigned(tmp_11_fu_384_p1));
    tmp_14_fu_512_p2 <= "1" when (signed(k_cast_fu_508_p1) < signed(n_reg_205)) else "0";
    tmp_15_fu_528_p2 <= std_logic_vector(unsigned(tmp_24_cast_reg_692) + unsigned(tmp_21_fu_524_p1));
    tmp_17_fu_550_p2 <= std_logic_vector(unsigned(tmp_27_cast_fu_542_p3) + unsigned(tmp_20_reg_705));
    tmp_18_cast1_fu_361_p3 <= (tmp_9_fu_357_p1 & ap_const_lv7_0);
    tmp_19_cast_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_640),64));
    tmp_19_fu_476_p1 <= i6_reg_240(9 - 1 downto 0);
    tmp_1_fu_302_p1 <= i_reg_127(9 - 1 downto 0);
    tmp_20_fu_504_p1 <= j7_reg_251(16 - 1 downto 0);
    tmp_21_fu_524_p1 <= k_reg_276(16 - 1 downto 0);
    tmp_22_fu_538_p1 <= k_reg_276(9 - 1 downto 0);
    tmp_24_cast_fu_480_p3 <= (tmp_19_fu_476_p1 & ap_const_lv7_0);
    tmp_25_cast_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_528_p2),64));
    tmp_27_cast_fu_542_p3 <= (tmp_22_fu_538_p1 & ap_const_lv7_0);
    tmp_28_cast_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_550_p2),64));
    tmp_2_fu_318_p2 <= "1" when (signed(j_cast_fu_314_p1) < signed(ln_read_reg_580)) else "0";
    tmp_3_fu_346_p2 <= "1" when (signed(i1_cast_fu_342_p1) < signed(ln_read_reg_580)) else "0";
    tmp_4_fu_329_p1 <= j_reg_138(16 - 1 downto 0);
    tmp_5_fu_401_p2 <= "1" when (signed(i3_cast_fu_397_p1) < signed(lm_read_reg_587)) else "0";
    tmp_6_fu_333_p2 <= std_logic_vector(unsigned(tmp_9_cast_reg_601) + unsigned(tmp_4_fu_329_p1));
    tmp_7_fu_422_p2 <= "1" when (signed(i4_cast_fu_418_p1) < signed(ln_read_reg_580)) else "0";
    tmp_8_fu_443_p2 <= "1" when (signed(i5_cast_fu_439_p1) < signed(lp_read_reg_574)) else "0";
    tmp_9_cast_fu_306_p3 <= (tmp_1_fu_302_p1 & ap_const_lv7_0);
    tmp_9_fu_357_p1 <= i1_reg_149(9 - 1 downto 0);
    tmp_fu_291_p2 <= "1" when (signed(i_cast_fu_287_p1) < signed(lm_read_reg_587)) else "0";
    tmp_s_fu_373_p2 <= "1" when (signed(j2_cast_fu_369_p1) < signed(lp_read_reg_574)) else "0";
end behav;
