VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob117_circuit9_test.sv:42: $finish called at 1225 (1ps)
Hint: Output 'q' has no mismatches.
Hint: Total mismatched samples is 0 out of 245 samples

Simulation finished at 1225 ps
Mismatches: 0 in 245 samples
