{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 10:53:29 2019 " "Info: Processing started: Mon Jul 29 10:53:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off solo -c solo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off solo -c solo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "bls0we " "Info: Assuming node \"bls0we\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bls0we" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "oe " "Info: Assuming node \"oe\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oe" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "pllgen:mypll\|altpll:altpll_component\|_clk0 96.01 MHz 200.0 MHz " "Warning: ClockLock PLL \"pllgen:mypll\|altpll:altpll_component\|_clk0\" input frequency requirement of 96.01 MHz overrides default required fmax of 200.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "pllgen:mypll\|altpll:altpll_component\|_clk1 192.01 MHz 200.0 MHz " "Warning: ClockLock PLL \"pllgen:mypll\|altpll:altpll_component\|_clk1\" input frequency requirement of 192.01 MHz overrides default required fmax of 200.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "readfifo " "Info: Detected ripple clock \"readfifo\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 68 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "readfifo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "autovistrel " "Info: Detected gated clock \"autovistrel\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 39 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "autovistrel" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "readfiforam " "Info: Detected ripple clock \"readfiforam\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 84 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "readfiforam" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testimit " "Info: Detected ripple clock \"testimit\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testimit" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "flash " "Info: Detected gated clock \"flash\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 74 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "go " "Info: Detected ripple clock \"go\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 51 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "go" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 register kodclocka\[16\] register sdvig\[13\] 3.462 ns " "Info: Slack time is 3.462 ns for clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" between source register \"kodclocka\[16\]\" and destination register \"sdvig\[13\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "143.8 MHz 6.954 ns " "Info: Fmax is 143.8 MHz (period= 6.954 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.151 ns + Largest register register " "Info: + Largest register to register requirement is 10.151 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.416 ns + " "Info: + Setup relationship between source and destination is 10.416 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.173 ns " "Info: + Latch edge is 8.173 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.332 ns + Shortest register " "Info: + Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.332 ns sdvig\[13\] 3 REG LCFF_X8_Y5_N21 5 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.332 ns; Loc. = LCFF_X8_Y5_N21; Fanout = 5; REG Node = 'sdvig\[13\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.495 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvig[13] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.56 % ) " "Info: Total cell delay = 0.666 ns ( 28.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.666 ns ( 71.44 % ) " "Info: Total interconnect delay = 1.666 ns ( 71.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.332 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvig[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.332 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvig[13] {} } { 0.000ns 0.837ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.333 ns - Longest register " "Info: - Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.333 ns kodclocka\[16\] 3 REG LCFF_X9_Y5_N13 9 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.333 ns; Loc. = LCFF_X9_Y5_N13; Fanout = 9; REG Node = 'kodclocka\[16\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.496 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[16] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.55 % ) " "Info: Total cell delay = 0.666 ns ( 28.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.667 ns ( 71.45 % ) " "Info: Total interconnect delay = 1.667 ns ( 71.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.333 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.333 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[16] {} } { 0.000ns 0.837ns 0.830ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.332 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvig[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.332 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvig[13] {} } { 0.000ns 0.837ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.333 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.333 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[16] {} } { 0.000ns 0.837ns 0.830ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.332 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvig[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.332 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvig[13] {} } { 0.000ns 0.837ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.333 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.333 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[16] {} } { 0.000ns 0.837ns 0.830ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.689 ns - Longest register register " "Info: - Longest register to register delay is 6.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kodclocka\[16\] 1 REG LCFF_X9_Y5_N13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N13; Fanout = 9; REG Node = 'kodclocka\[16\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kodclocka[16] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.529 ns) 1.304 ns LessThan14~0 2 COMB LCCOMB_X9_Y5_N26 2 " "Info: 2: + IC(0.775 ns) + CELL(0.529 ns) = 1.304 ns; Loc. = LCCOMB_X9_Y5_N26; Fanout = 2; COMB Node = 'LessThan14~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.304 ns" { kodclocka[16] LessThan14~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.370 ns) 2.792 ns Equal14~0 3 COMB LCCOMB_X9_Y8_N30 6 " "Info: 3: + IC(1.118 ns) + CELL(0.370 ns) = 2.792 ns; Loc. = LCCOMB_X9_Y8_N30; Fanout = 6; COMB Node = 'Equal14~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.488 ns" { LessThan14~0 Equal14~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.206 ns) 3.400 ns Equal14~1 4 COMB LCCOMB_X9_Y8_N28 7 " "Info: 4: + IC(0.402 ns) + CELL(0.206 ns) = 3.400 ns; Loc. = LCCOMB_X9_Y8_N28; Fanout = 7; COMB Node = 'Equal14~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.608 ns" { Equal14~0 Equal14~1 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 270 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.202 ns) 4.018 ns sdvig\[14\]~193 5 COMB LCCOMB_X9_Y8_N4 2 " "Info: 5: + IC(0.416 ns) + CELL(0.202 ns) = 4.018 ns; Loc. = LCCOMB_X9_Y8_N4; Fanout = 2; COMB Node = 'sdvig\[14\]~193'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.618 ns" { Equal14~1 sdvig[14]~193 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 4.765 ns sdvig\[14\]~223 6 COMB LCCOMB_X9_Y8_N2 28 " "Info: 6: + IC(0.377 ns) + CELL(0.370 ns) = 4.765 ns; Loc. = LCCOMB_X9_Y8_N2; Fanout = 28; COMB Node = 'sdvig\[14\]~223'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.747 ns" { sdvig[14]~193 sdvig[14]~223 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.855 ns) 6.689 ns sdvig\[13\] 7 REG LCFF_X8_Y5_N21 5 " "Info: 7: + IC(1.069 ns) + CELL(0.855 ns) = 6.689 ns; Loc. = LCFF_X8_Y5_N21; Fanout = 5; REG Node = 'sdvig\[13\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.924 ns" { sdvig[14]~223 sdvig[13] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.532 ns ( 37.85 % ) " "Info: Total cell delay = 2.532 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.157 ns ( 62.15 % ) " "Info: Total interconnect delay = 4.157 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.689 ns" { kodclocka[16] LessThan14~0 Equal14~0 Equal14~1 sdvig[14]~193 sdvig[14]~223 sdvig[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.689 ns" { kodclocka[16] {} LessThan14~0 {} Equal14~0 {} Equal14~1 {} sdvig[14]~193 {} sdvig[14]~223 {} sdvig[13] {} } { 0.000ns 0.775ns 1.118ns 0.402ns 0.416ns 0.377ns 1.069ns } { 0.000ns 0.529ns 0.370ns 0.206ns 0.202ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.332 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvig[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.332 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvig[13] {} } { 0.000ns 0.837ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.333 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.333 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[16] {} } { 0.000ns 0.837ns 0.830ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.689 ns" { kodclocka[16] LessThan14~0 Equal14~0 Equal14~1 sdvig[14]~193 sdvig[14]~223 sdvig[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.689 ns" { kodclocka[16] {} LessThan14~0 {} Equal14~0 {} Equal14~1 {} sdvig[14]~193 {} sdvig[14]~223 {} sdvig[13] {} } { 0.000ns 0.775ns 1.118ns 0.402ns 0.416ns 0.377ns 1.069ns } { 0.000ns 0.529ns 0.370ns 0.206ns 0.202ns 0.370ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 register adrreg\[0\] register adrreg\[18\] 1.525 ns " "Info: Slack time is 1.525 ns for clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" between source register \"adrreg\[0\]\" and destination register \"adrreg\[18\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "271.52 MHz 3.683 ns " "Info: Fmax is 271.52 MHz (period= 3.683 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.930 ns + Largest register register " "Info: + Largest register to register requirement is 4.930 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.208 ns + " "Info: + Setup relationship between source and destination is 5.208 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.965 ns " "Info: + Latch edge is 2.965 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns + Largest " "Info: + Largest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.311 ns + Shortest register " "Info: + Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 2.311 ns adrreg\[18\] 3 REG LCFF_X7_Y7_N17 2 " "Info: 3: + IC(0.808 ns) + CELL(0.666 ns) = 2.311 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.82 % ) " "Info: Total cell delay = 0.666 ns ( 28.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 71.18 % ) " "Info: Total interconnect delay = 1.645 ns ( 71.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.325 ns - Longest register " "Info: - Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.325 ns adrreg\[0\] 3 REG LCFF_X7_Y8_N13 4 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.325 ns; Loc. = LCFF_X7_Y8_N13; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.488 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.65 % ) " "Info: Total cell delay = 0.666 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 71.35 % ) " "Info: Total interconnect delay = 1.659 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.405 ns - Longest register register " "Info: - Longest register to register delay is 3.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adrreg\[0\] 1 REG LCFF_X7_Y8_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y8_N13; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.735 ns) 1.222 ns adrreg\[1\]~20 2 COMB LCCOMB_X7_Y8_N14 2 " "Info: 2: + IC(0.487 ns) + CELL(0.735 ns) = 1.222 ns; Loc. = LCCOMB_X7_Y8_N14; Fanout = 2; COMB Node = 'adrreg\[1\]~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.222 ns" { adrreg[0] adrreg[1]~20 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.308 ns adrreg\[2\]~22 3 COMB LCCOMB_X7_Y8_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.308 ns; Loc. = LCCOMB_X7_Y8_N16; Fanout = 2; COMB Node = 'adrreg\[2\]~22'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[1]~20 adrreg[2]~22 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.394 ns adrreg\[3\]~24 4 COMB LCCOMB_X7_Y8_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.394 ns; Loc. = LCCOMB_X7_Y8_N18; Fanout = 2; COMB Node = 'adrreg\[3\]~24'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[2]~22 adrreg[3]~24 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.480 ns adrreg\[4\]~26 5 COMB LCCOMB_X7_Y8_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.480 ns; Loc. = LCCOMB_X7_Y8_N20; Fanout = 2; COMB Node = 'adrreg\[4\]~26'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[3]~24 adrreg[4]~26 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.566 ns adrreg\[5\]~28 6 COMB LCCOMB_X7_Y8_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.566 ns; Loc. = LCCOMB_X7_Y8_N22; Fanout = 2; COMB Node = 'adrreg\[5\]~28'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[4]~26 adrreg[5]~28 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.652 ns adrreg\[6\]~30 7 COMB LCCOMB_X7_Y8_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.652 ns; Loc. = LCCOMB_X7_Y8_N24; Fanout = 2; COMB Node = 'adrreg\[6\]~30'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[5]~28 adrreg[6]~30 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.738 ns adrreg\[7\]~32 8 COMB LCCOMB_X7_Y8_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.738 ns; Loc. = LCCOMB_X7_Y8_N26; Fanout = 2; COMB Node = 'adrreg\[7\]~32'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[6]~30 adrreg[7]~32 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.824 ns adrreg\[8\]~34 9 COMB LCCOMB_X7_Y8_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.824 ns; Loc. = LCCOMB_X7_Y8_N28; Fanout = 2; COMB Node = 'adrreg\[8\]~34'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[7]~32 adrreg[8]~34 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 1.999 ns adrreg\[9\]~36 10 COMB LCCOMB_X7_Y8_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 1.999 ns; Loc. = LCCOMB_X7_Y8_N30; Fanout = 2; COMB Node = 'adrreg\[9\]~36'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.175 ns" { adrreg[8]~34 adrreg[9]~36 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.085 ns adrreg\[10\]~38 11 COMB LCCOMB_X7_Y7_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.085 ns; Loc. = LCCOMB_X7_Y7_N0; Fanout = 2; COMB Node = 'adrreg\[10\]~38'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[9]~36 adrreg[10]~38 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.171 ns adrreg\[11\]~40 12 COMB LCCOMB_X7_Y7_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.171 ns; Loc. = LCCOMB_X7_Y7_N2; Fanout = 2; COMB Node = 'adrreg\[11\]~40'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[10]~38 adrreg[11]~40 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.257 ns adrreg\[12\]~42 13 COMB LCCOMB_X7_Y7_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.257 ns; Loc. = LCCOMB_X7_Y7_N4; Fanout = 2; COMB Node = 'adrreg\[12\]~42'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[11]~40 adrreg[12]~42 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.343 ns adrreg\[13\]~44 14 COMB LCCOMB_X7_Y7_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.343 ns; Loc. = LCCOMB_X7_Y7_N6; Fanout = 2; COMB Node = 'adrreg\[13\]~44'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[12]~42 adrreg[13]~44 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.429 ns adrreg\[14\]~46 15 COMB LCCOMB_X7_Y7_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.429 ns; Loc. = LCCOMB_X7_Y7_N8; Fanout = 2; COMB Node = 'adrreg\[14\]~46'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[13]~44 adrreg[14]~46 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.515 ns adrreg\[15\]~48 16 COMB LCCOMB_X7_Y7_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.515 ns; Loc. = LCCOMB_X7_Y7_N10; Fanout = 2; COMB Node = 'adrreg\[15\]~48'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[14]~46 adrreg[15]~48 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.601 ns adrreg\[16\]~50 17 COMB LCCOMB_X7_Y7_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.601 ns; Loc. = LCCOMB_X7_Y7_N12; Fanout = 2; COMB Node = 'adrreg\[16\]~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[15]~48 adrreg[16]~50 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.791 ns adrreg\[17\]~52 18 COMB LCCOMB_X7_Y7_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 2.791 ns; Loc. = LCCOMB_X7_Y7_N14; Fanout = 1; COMB Node = 'adrreg\[17\]~52'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { adrreg[16]~50 adrreg[17]~52 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.297 ns adrreg\[18\]~53 19 COMB LCCOMB_X7_Y7_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 3.297 ns; Loc. = LCCOMB_X7_Y7_N16; Fanout = 1; COMB Node = 'adrreg\[18\]~53'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { adrreg[17]~52 adrreg[18]~53 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.405 ns adrreg\[18\] 20 REG LCFF_X7_Y7_N17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.108 ns) = 3.405 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.918 ns ( 85.70 % ) " "Info: Total cell delay = 2.918 ns ( 85.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.487 ns ( 14.30 % ) " "Info: Total interconnect delay = 0.487 ns ( 14.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.405 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.405 ns" { adrreg[0] {} adrreg[1]~20 {} adrreg[2]~22 {} adrreg[3]~24 {} adrreg[4]~26 {} adrreg[5]~28 {} adrreg[6]~30 {} adrreg[7]~32 {} adrreg[8]~34 {} adrreg[9]~36 {} adrreg[10]~38 {} adrreg[11]~40 {} adrreg[12]~42 {} adrreg[13]~44 {} adrreg[14]~46 {} adrreg[15]~48 {} adrreg[16]~50 {} adrreg[17]~52 {} adrreg[18]~53 {} adrreg[18] {} } { 0.000ns 0.487ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.325 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.822ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.405 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.405 ns" { adrreg[0] {} adrreg[1]~20 {} adrreg[2]~22 {} adrreg[3]~24 {} adrreg[4]~26 {} adrreg[5]~28 {} adrreg[6]~30 {} adrreg[7]~32 {} adrreg[8]~34 {} adrreg[9]~36 {} adrreg[10]~38 {} adrreg[11]~40 {} adrreg[12]~42 {} adrreg[13]~44 {} adrreg[14]~46 {} adrreg[15]~48 {} adrreg[16]~50 {} adrreg[17]~52 {} adrreg[18]~53 {} adrreg[18] {} } { 0.000ns 0.487ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a12mhz " "Info: No valid register-to-register data paths exist for clock \"a12mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "bls0we register RKSMEM\[2\] register write 3.265 ns " "Info: Slack time is 3.265 ns for clock \"bls0we\" between source register \"RKSMEM\[2\]\" and destination register \"write\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.736 ns + Largest register register " "Info: + Largest register to register requirement is 4.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.000 ns " "Info: + Latch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination bls0we 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"bls0we\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source bls0we 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"bls0we\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.482 ns + Shortest register " "Info: + Shortest clock path from clock \"bls0we\" to destination register is 4.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.666 ns) 4.482 ns write 2 REG LCFF_X8_Y2_N1 5 " "Info: 2: + IC(2.872 ns) + CELL(0.666 ns) = 4.482 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.538 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 35.92 % ) " "Info: Total cell delay = 1.610 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 64.08 % ) " "Info: Total interconnect delay = 2.872 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 4.482 ns - Longest register " "Info: - Longest clock path from clock \"bls0we\" to source register is 4.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.666 ns) 4.482 ns RKSMEM\[2\] 2 REG LCFF_X9_Y2_N13 2 " "Info: 2: + IC(2.872 ns) + CELL(0.666 ns) = 4.482 ns; Loc. = LCFF_X9_Y2_N13; Fanout = 2; REG Node = 'RKSMEM\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.538 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 35.92 % ) " "Info: Total cell delay = 1.610 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 64.08 % ) " "Info: Total interconnect delay = 2.872 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.471 ns - Longest register register " "Info: - Longest register to register delay is 1.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RKSMEM\[2\] 1 REG LCFF_X9_Y2_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y2_N13; Fanout = 2; REG Node = 'RKSMEM\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RKSMEM[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.624 ns) 1.363 ns write~0 2 COMB LCCOMB_X8_Y2_N0 1 " "Info: 2: + IC(0.739 ns) + CELL(0.624 ns) = 1.363 ns; Loc. = LCCOMB_X8_Y2_N0; Fanout = 1; COMB Node = 'write~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.363 ns" { RKSMEM[2] write~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.471 ns write 3 REG LCFF_X8_Y2_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.471 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { write~0 write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 49.76 % ) " "Info: Total cell delay = 0.732 ns ( 49.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.739 ns ( 50.24 % ) " "Info: Total interconnect delay = 0.739 ns ( 50.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.471 ns" { RKSMEM[2] write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.471 ns" { RKSMEM[2] {} write~0 {} write {} } { 0.000ns 0.739ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.471 ns" { RKSMEM[2] write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.471 ns" { RKSMEM[2] {} write~0 {} write {} } { 0.000ns 0.739ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "oe register read register read 4.235 ns " "Info: Slack time is 4.235 ns for clock \"oe\" between source register \"read\" and destination register \"read\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.736 ns + Largest register register " "Info: + Largest register to register requirement is 4.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.000 ns " "Info: + Latch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination oe 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"oe\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source oe 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"oe\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe destination 2.931 ns + Shortest register " "Info: + Shortest clock path from clock \"oe\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns oe 1 CLK PIN_52 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.666 ns) 2.931 ns read 2 REG LCFF_X8_Y2_N3 5 " "Info: 2: + IC(1.321 ns) + CELL(0.666 ns) = 2.931 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.987 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.93 % ) " "Info: Total cell delay = 1.610 ns ( 54.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 45.07 % ) " "Info: Total interconnect delay = 1.321 ns ( 45.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe source 2.931 ns - Longest register " "Info: - Longest clock path from clock \"oe\" to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns oe 1 CLK PIN_52 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.666 ns) 2.931 ns read 2 REG LCFF_X8_Y2_N3 5 " "Info: 2: + IC(1.321 ns) + CELL(0.666 ns) = 2.931 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.987 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.93 % ) " "Info: Total cell delay = 1.610 ns ( 54.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 45.07 % ) " "Info: Total interconnect delay = 1.321 ns ( 45.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Longest register register " "Info: - Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read 1 REG LCFF_X8_Y2_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns read~0 2 COMB LCCOMB_X8_Y2_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y2_N2; Fanout = 1; COMB Node = 'read~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { read read~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns read 3 REG LCFF_X8_Y2_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { read~0 read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 register sdvigpsw\[1\] register sdvigpsw\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" between source register \"sdvigpsw\[1\]\" and destination register \"sdvigpsw\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdvigpsw\[1\] 1 REG LCFF_X10_Y9_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns sdvigpsw~131 2 COMB LCCOMB_X10_Y9_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y9_N22; Fanout = 1; COMB Node = 'sdvigpsw~131'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { sdvigpsw[1] sdvigpsw~131 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns sdvigpsw\[1\] 3 REG LCFF_X10_Y9_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { sdvigpsw~131 sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { sdvigpsw[1] sdvigpsw~131 sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { sdvigpsw[1] {} sdvigpsw~131 {} sdvigpsw[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.334 ns + Longest register " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.334 ns sdvigpsw\[1\] 3 REG LCFF_X10_Y9_N23 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.497 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.53 % ) " "Info: Total cell delay = 0.666 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 71.47 % ) " "Info: Total interconnect delay = 1.668 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.334 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.334 ns sdvigpsw\[1\] 3 REG LCFF_X10_Y9_N23 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y9_N23; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.497 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.53 % ) " "Info: Total cell delay = 0.666 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.668 ns ( 71.47 % ) " "Info: Total interconnect delay = 1.668 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { sdvigpsw[1] sdvigpsw~131 sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { sdvigpsw[1] {} sdvigpsw~131 {} sdvigpsw[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.334 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.831ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 register resadd register resadd 499 ps " "Info: Minimum slack time is 499 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" between source register \"resadd\" and destination register \"resadd\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns resadd 1 REG LCFF_X7_Y7_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns resadd~4 2 COMB LCCOMB_X7_Y7_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 1; COMB Node = 'resadd~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { resadd resadd~4 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns resadd 3 REG LCFF_X7_Y7_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X7_Y7_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { resadd~4 resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { resadd resadd~4 resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { resadd {} resadd~4 {} resadd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.311 ns + Longest register " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 2.311 ns resadd 3 REG LCFF_X7_Y7_N23 2 " "Info: 3: + IC(0.808 ns) + CELL(0.666 ns) = 2.311 ns; Loc. = LCFF_X7_Y7_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.82 % ) " "Info: Total cell delay = 0.666 ns ( 28.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 71.18 % ) " "Info: Total interconnect delay = 1.645 ns ( 71.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.311 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 2.311 ns resadd 3 REG LCFF_X7_Y7_N23 2 " "Info: 3: + IC(0.808 ns) + CELL(0.666 ns) = 2.311 ns; Loc. = LCFF_X7_Y7_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.82 % ) " "Info: Total cell delay = 0.666 ns ( 28.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 71.18 % ) " "Info: Total interconnect delay = 1.645 ns ( 71.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { resadd resadd~4 resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { resadd {} resadd~4 {} resadd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "bls0we register write register write 499 ps " "Info: Minimum slack time is 499 ps for clock \"bls0we\" between source register \"write\" and destination register \"write\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns write 1 REG LCFF_X8_Y2_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns write~0 2 COMB LCCOMB_X8_Y2_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y2_N0; Fanout = 1; COMB Node = 'write~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { write write~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns write 3 REG LCFF_X8_Y2_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { write~0 write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { write write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { write {} write~0 {} write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination bls0we 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"bls0we\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source bls0we 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"bls0we\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.482 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to destination register is 4.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.666 ns) 4.482 ns write 2 REG LCFF_X8_Y2_N1 5 " "Info: 2: + IC(2.872 ns) + CELL(0.666 ns) = 4.482 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.538 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 35.92 % ) " "Info: Total cell delay = 1.610 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 64.08 % ) " "Info: Total interconnect delay = 2.872 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 4.482 ns - Shortest register " "Info: - Shortest clock path from clock \"bls0we\" to source register is 4.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.666 ns) 4.482 ns write 2 REG LCFF_X8_Y2_N1 5 " "Info: 2: + IC(2.872 ns) + CELL(0.666 ns) = 4.482 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.538 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 35.92 % ) " "Info: Total cell delay = 1.610 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 64.08 % ) " "Info: Total interconnect delay = 2.872 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { write write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { write {} write~0 {} write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "oe register read register read 499 ps " "Info: Minimum slack time is 499 ps for clock \"oe\" between source register \"read\" and destination register \"read\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read 1 REG LCFF_X8_Y2_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns read~0 2 COMB LCCOMB_X8_Y2_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y2_N2; Fanout = 1; COMB Node = 'read~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { read read~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns read 3 REG LCFF_X8_Y2_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { read~0 read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination oe 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"oe\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source oe 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"oe\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe destination 2.931 ns + Longest register " "Info: + Longest clock path from clock \"oe\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns oe 1 CLK PIN_52 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.666 ns) 2.931 ns read 2 REG LCFF_X8_Y2_N3 5 " "Info: 2: + IC(1.321 ns) + CELL(0.666 ns) = 2.931 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.987 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.93 % ) " "Info: Total cell delay = 1.610 ns ( 54.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 45.07 % ) " "Info: Total interconnect delay = 1.321 ns ( 45.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe source 2.931 ns - Shortest register " "Info: - Shortest clock path from clock \"oe\" to source register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns oe 1 CLK PIN_52 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.666 ns) 2.931 ns read 2 REG LCFF_X8_Y2_N3 5 " "Info: 2: + IC(1.321 ns) + CELL(0.666 ns) = 2.931 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.987 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.93 % ) " "Info: Total cell delay = 1.610 ns ( 54.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 45.07 % ) " "Info: Total interconnect delay = 1.321 ns ( 45.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.931 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.931 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.321ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RKS\[0\] adresbus\[2\] bls0we 9.280 ns register " "Info: tsu for register \"RKS\[0\]\" (data pin = \"adresbus\[2\]\", clock pin = \"bls0we\") is 9.280 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.340 ns + Longest pin register " "Info: + Longest pin to register delay is 12.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns adresbus\[2\] 1 PIN PIN_44 30 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 30; PIN Node = 'adresbus\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adresbus[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.679 ns) + CELL(0.202 ns) 8.835 ns always14~6 2 COMB LCCOMB_X10_Y1_N2 14 " "Info: 2: + IC(7.679 ns) + CELL(0.202 ns) = 8.835 ns; Loc. = LCCOMB_X10_Y1_N2; Fanout = 14; COMB Node = 'always14~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.881 ns" { adresbus[2] always14~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.206 ns) 10.065 ns always14~0 3 COMB LCCOMB_X8_Y1_N14 3 " "Info: 3: + IC(1.024 ns) + CELL(0.206 ns) = 10.065 ns; Loc. = LCCOMB_X8_Y1_N14; Fanout = 3; COMB Node = 'always14~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.230 ns" { always14~6 always14~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.855 ns) 12.340 ns RKS\[0\] 4 REG LCFF_X9_Y2_N9 14 " "Info: 4: + IC(1.420 ns) + CELL(0.855 ns) = 12.340 ns; Loc. = LCFF_X9_Y2_N9; Fanout = 14; REG Node = 'RKS\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.275 ns" { always14~0 RKS[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.217 ns ( 17.97 % ) " "Info: Total cell delay = 2.217 ns ( 17.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.123 ns ( 82.03 % ) " "Info: Total interconnect delay = 10.123 ns ( 82.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "12.340 ns" { adresbus[2] always14~6 always14~0 RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "12.340 ns" { adresbus[2] {} adresbus[2]~combout {} always14~6 {} always14~0 {} RKS[0] {} } { 0.000ns 0.000ns 7.679ns 1.024ns 1.420ns } { 0.000ns 0.954ns 0.202ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 3.020 ns - Shortest register " "Info: - Shortest clock path from clock \"bls0we\" to destination register is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.666 ns) 3.020 ns RKS\[0\] 2 REG LCFF_X9_Y2_N9 14 " "Info: 2: + IC(1.410 ns) + CELL(0.666 ns) = 3.020 ns; Loc. = LCFF_X9_Y2_N9; Fanout = 14; REG Node = 'RKS\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.076 ns" { bls0we RKS[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 53.31 % ) " "Info: Total cell delay = 1.610 ns ( 53.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.410 ns ( 46.69 % ) " "Info: Total interconnect delay = 1.410 ns ( 46.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.020 ns" { bls0we RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.020 ns" { bls0we {} bls0we~combout {} RKS[0] {} } { 0.000ns 0.000ns 1.410ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "12.340 ns" { adresbus[2] always14~6 always14~0 RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "12.340 ns" { adresbus[2] {} adresbus[2]~combout {} always14~6 {} always14~0 {} RKS[0] {} } { 0.000ns 0.000ns 7.679ns 1.024ns 1.420ns } { 0.000ns 0.954ns 0.202ns 0.206ns 0.855ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.020 ns" { bls0we RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.020 ns" { bls0we {} bls0we~combout {} RKS[0] {} } { 0.000ns 0.000ns 1.410ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "bls0we databus\[0\] RKS\[0\] 16.718 ns register " "Info: tco from clock \"bls0we\" to destination pin \"databus\[0\]\" through register \"RKS\[0\]\" is 16.718 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 3.020 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to source register is 3.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.666 ns) 3.020 ns RKS\[0\] 2 REG LCFF_X9_Y2_N9 14 " "Info: 2: + IC(1.410 ns) + CELL(0.666 ns) = 3.020 ns; Loc. = LCFF_X9_Y2_N9; Fanout = 14; REG Node = 'RKS\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.076 ns" { bls0we RKS[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 53.31 % ) " "Info: Total cell delay = 1.610 ns ( 53.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.410 ns ( 46.69 % ) " "Info: Total interconnect delay = 1.410 ns ( 46.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.020 ns" { bls0we RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.020 ns" { bls0we {} bls0we~combout {} RKS[0] {} } { 0.000ns 0.000ns 1.410ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.394 ns + Longest register pin " "Info: + Longest register to pin delay is 13.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RKS\[0\] 1 REG LCFF_X9_Y2_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y2_N9; Fanout = 14; REG Node = 'RKS\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RKS[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.651 ns) 2.958 ns Selector13~7 2 COMB LCCOMB_X17_Y4_N4 1 " "Info: 2: + IC(2.307 ns) + CELL(0.651 ns) = 2.958 ns; Loc. = LCCOMB_X17_Y4_N4; Fanout = 1; COMB Node = 'Selector13~7'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.958 ns" { RKS[0] Selector13~7 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 3.950 ns Selector13~8 3 COMB LCCOMB_X17_Y4_N26 1 " "Info: 3: + IC(0.368 ns) + CELL(0.624 ns) = 3.950 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'Selector13~8'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.992 ns" { Selector13~7 Selector13~8 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.945 ns Selector13~9 4 COMB LCCOMB_X17_Y4_N20 1 " "Info: 4: + IC(0.371 ns) + CELL(0.624 ns) = 4.945 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 1; COMB Node = 'Selector13~9'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.995 ns" { Selector13~8 Selector13~9 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.650 ns) 5.988 ns Selector13~12 5 COMB LCCOMB_X17_Y4_N14 1 " "Info: 5: + IC(0.393 ns) + CELL(0.650 ns) = 5.988 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 1; COMB Node = 'Selector13~12'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.043 ns" { Selector13~9 Selector13~12 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.370 ns) 7.797 ns Selector13~13 6 COMB LCCOMB_X12_Y1_N8 1 " "Info: 6: + IC(1.439 ns) + CELL(0.370 ns) = 7.797 ns; Loc. = LCCOMB_X12_Y1_N8; Fanout = 1; COMB Node = 'Selector13~13'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.809 ns" { Selector13~12 Selector13~13 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(3.663 ns) 13.394 ns databus\[0\] 7 PIN PIN_65 0 " "Info: 7: + IC(1.934 ns) + CELL(3.663 ns) = 13.394 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'databus\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.597 ns" { Selector13~13 databus[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.582 ns ( 49.14 % ) " "Info: Total cell delay = 6.582 ns ( 49.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.812 ns ( 50.86 % ) " "Info: Total interconnect delay = 6.812 ns ( 50.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "13.394 ns" { RKS[0] Selector13~7 Selector13~8 Selector13~9 Selector13~12 Selector13~13 databus[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "13.394 ns" { RKS[0] {} Selector13~7 {} Selector13~8 {} Selector13~9 {} Selector13~12 {} Selector13~13 {} databus[0] {} } { 0.000ns 2.307ns 0.368ns 0.371ns 0.393ns 1.439ns 1.934ns } { 0.000ns 0.651ns 0.624ns 0.624ns 0.650ns 0.370ns 3.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.020 ns" { bls0we RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.020 ns" { bls0we {} bls0we~combout {} RKS[0] {} } { 0.000ns 0.000ns 1.410ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "13.394 ns" { RKS[0] Selector13~7 Selector13~8 Selector13~9 Selector13~12 Selector13~13 databus[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "13.394 ns" { RKS[0] {} Selector13~7 {} Selector13~8 {} Selector13~9 {} Selector13~12 {} Selector13~13 {} databus[0] {} } { 0.000ns 2.307ns 0.368ns 0.371ns 0.393ns 1.439ns 1.934ns } { 0.000ns 0.651ns 0.624ns 0.624ns 0.650ns 0.370ns 3.663ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adresbus\[2\] databus\[2\] 21.079 ns Longest " "Info: Longest tpd from source pin \"adresbus\[2\]\" to destination pin \"databus\[2\]\" is 21.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns adresbus\[2\] 1 PIN PIN_44 30 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 30; PIN Node = 'adresbus\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adresbus[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.679 ns) + CELL(0.202 ns) 8.835 ns always14~6 2 COMB LCCOMB_X10_Y1_N2 14 " "Info: 2: + IC(7.679 ns) + CELL(0.202 ns) = 8.835 ns; Loc. = LCCOMB_X10_Y1_N2; Fanout = 14; COMB Node = 'always14~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.881 ns" { adresbus[2] always14~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.521 ns) + CELL(0.370 ns) 11.726 ns Selector9~13 3 COMB LCCOMB_X15_Y3_N26 1 " "Info: 3: + IC(2.521 ns) + CELL(0.370 ns) = 11.726 ns; Loc. = LCCOMB_X15_Y3_N26; Fanout = 1; COMB Node = 'Selector9~13'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.891 ns" { always14~6 Selector9~13 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.206 ns) 12.998 ns Selector9~14 4 COMB LCCOMB_X14_Y2_N26 1 " "Info: 4: + IC(1.066 ns) + CELL(0.206 ns) = 12.998 ns; Loc. = LCCOMB_X14_Y2_N26; Fanout = 1; COMB Node = 'Selector9~14'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.272 ns" { Selector9~13 Selector9~14 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.624 ns) 13.979 ns Selector9~15 5 COMB LCCOMB_X14_Y2_N24 1 " "Info: 5: + IC(0.357 ns) + CELL(0.624 ns) = 13.979 ns; Loc. = LCCOMB_X14_Y2_N24; Fanout = 1; COMB Node = 'Selector9~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.981 ns" { Selector9~14 Selector9~15 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.206 ns) 14.882 ns Selector9~16 6 COMB LCCOMB_X13_Y2_N2 1 " "Info: 6: + IC(0.697 ns) + CELL(0.206 ns) = 14.882 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 1; COMB Node = 'Selector9~16'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.903 ns" { Selector9~15 Selector9~16 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.206 ns) 15.804 ns Selector9~17 7 COMB LCCOMB_X12_Y2_N12 1 " "Info: 7: + IC(0.716 ns) + CELL(0.206 ns) = 15.804 ns; Loc. = LCCOMB_X12_Y2_N12; Fanout = 1; COMB Node = 'Selector9~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.922 ns" { Selector9~16 Selector9~17 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(3.663 ns) 21.079 ns databus\[2\] 8 PIN PIN_63 0 " "Info: 8: + IC(1.612 ns) + CELL(3.663 ns) = 21.079 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'databus\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.275 ns" { Selector9~17 databus[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.431 ns ( 30.51 % ) " "Info: Total cell delay = 6.431 ns ( 30.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.648 ns ( 69.49 % ) " "Info: Total interconnect delay = 14.648 ns ( 69.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "21.079 ns" { adresbus[2] always14~6 Selector9~13 Selector9~14 Selector9~15 Selector9~16 Selector9~17 databus[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "21.079 ns" { adresbus[2] {} adresbus[2]~combout {} always14~6 {} Selector9~13 {} Selector9~14 {} Selector9~15 {} Selector9~16 {} Selector9~17 {} databus[2] {} } { 0.000ns 0.000ns 7.679ns 2.521ns 1.066ns 0.357ns 0.697ns 0.716ns 1.612ns } { 0.000ns 0.954ns 0.202ns 0.370ns 0.206ns 0.624ns 0.206ns 0.206ns 3.663ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RKSMEM\[5\] databus\[5\] bls0we -2.744 ns register " "Info: th for register \"RKSMEM\[5\]\" (data pin = \"databus\[5\]\", clock pin = \"bls0we\") is -2.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.482 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to destination register is 4.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.666 ns) 4.482 ns RKSMEM\[5\] 2 REG LCFF_X9_Y2_N5 1 " "Info: 2: + IC(2.872 ns) + CELL(0.666 ns) = 4.482 ns; Loc. = LCFF_X9_Y2_N5; Fanout = 1; REG Node = 'RKSMEM\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.538 ns" { bls0we RKSMEM[5] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 35.92 % ) " "Info: Total cell delay = 1.610 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 64.08 % ) " "Info: Total interconnect delay = 2.872 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we RKSMEM[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} RKSMEM[5] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.532 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns databus\[5\] 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'databus\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[5] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns databus\[5\]~17 2 COMB IOC_X12_Y0_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = IOC_X12_Y0_N0; Fanout = 3; COMB Node = 'databus\[5\]~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.934 ns" { databus[5] databus[5]~17 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.138 ns) + CELL(0.460 ns) 7.532 ns RKSMEM\[5\] 3 REG LCFF_X9_Y2_N5 1 " "Info: 3: + IC(6.138 ns) + CELL(0.460 ns) = 7.532 ns; Loc. = LCFF_X9_Y2_N5; Fanout = 1; REG Node = 'RKSMEM\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.598 ns" { databus[5]~17 RKSMEM[5] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 18.51 % ) " "Info: Total cell delay = 1.394 ns ( 18.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.138 ns ( 81.49 % ) " "Info: Total interconnect delay = 6.138 ns ( 81.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.532 ns" { databus[5] databus[5]~17 RKSMEM[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.532 ns" { databus[5] {} databus[5]~17 {} RKSMEM[5] {} } { 0.000ns 0.000ns 6.138ns } { 0.000ns 0.934ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.482 ns" { bls0we RKSMEM[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.482 ns" { bls0we {} bls0we~combout {} RKSMEM[5] {} } { 0.000ns 0.000ns 2.872ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.532 ns" { databus[5] databus[5]~17 RKSMEM[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.532 ns" { databus[5] {} databus[5]~17 {} RKSMEM[5] {} } { 0.000ns 0.000ns 6.138ns } { 0.000ns 0.934ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4402 " "Info: Peak virtual memory: 4402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 10:53:29 2019 " "Info: Processing ended: Mon Jul 29 10:53:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
