# EECS573_microarcitecture

The following verilog files contains the code of generating optimised Benes Interconnect where we are pipelining after 3 stages.
