- 👋 Hi, I’m @ZongRuLi
- 👀 I’m interested in ASIC Design Verification
- 🌱 I’m currently learning SystemVerilog, UVM verification, CPU architecture, parallel architecture
- 💞️ I’m looking to collaborate on RTL design/verification
- 📫 How to reach me email me :)

<!---
ZongRuLi/ZongRuLi is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
