{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445194972647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445194972653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 15:02:52 2015 " "Processing started: Sun Oct 18 15:02:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445194972653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445194972653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445194972653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445194973041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/roptst_tplvl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/roptst_tplvl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rOpTst_tplvl-STR " "Found design unit 1: rOpTst_tplvl-STR" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987787 ""} { "Info" "ISGN_ENTITY_NAME" "1 rOpTst_tplvl " "Found entity 1: rOpTst_tplvl" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcReg-BHV " "Found design unit 1: pcReg-BHV" {  } { { "../New folder/pcReg.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/pcReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987789 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcReg " "Found entity 1: pcReg" {  } { { "../New folder/pcReg.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/pcReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/mipslib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/mipslib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsLib " "Found design unit 1: mipsLib" {  } { { "../New folder/mipsLib.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/mipsLib.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-BHV " "Found design unit 1: control-BHV" {  } { { "../New folder/control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987794 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../New folder/control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-BHV " "Found design unit 1: decoder-BHV" {  } { { "../New folder/decoder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987795 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../New folder/decoder.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/new folder/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-BHV " "Found design unit 1: mux32_1-BHV" {  } { { "../New folder/mux32_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/mux32_1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987797 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "../New folder/mux32_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/mux32_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/alu32control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/alu32control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32control-BHV " "Found design unit 1: alu32control-BHV" {  } { { "../Lab2/alu32control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/alu32control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987799 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32control " "Found entity 1: alu32control" {  } { { "../Lab2/alu32control.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/alu32control.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-STR " "Found design unit 1: registerFile-STR" {  } { { "../Lab2/registerFile.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/registerFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987801 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../Lab2/registerFile.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/registerFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/reg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-BHV " "Found design unit 1: reg_gen-BHV" {  } { { "../Lab2/reg_gen.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/reg_gen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987803 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Found entity 1: reg_gen" {  } { { "../Lab2/reg_gen.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/reg_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-BHV " "Found design unit 1: alu32-BHV" {  } { { "../Lab2/alu32.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/alu32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987805 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "../Lab2/alu32.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/alu32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-STR " "Found design unit 1: alu_ctrl-STR" {  } { { "../Lab2/alu_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/alu_ctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987807 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "../Lab2/alu_ctrl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/alu_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/zeroext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/zeroext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroext-BHV " "Found design unit 1: zeroext-BHV" {  } { { "../Lab2/zeroext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/zeroext.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987809 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroext " "Found entity 1: zeroext" {  } { { "../Lab2/zeroext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/zeroext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-BHV " "Found design unit 1: signext-BHV" {  } { { "../Lab2/signext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/signext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987811 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "../Lab2/signext.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/signext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-BHV " "Found design unit 1: mux2_1-BHV" {  } { { "../Lab2/mux2_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/mux2_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987813 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../Lab2/mux2_1.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab3/lab2/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-STR " "Found design unit 1: extender-STR" {  } { { "../Lab2/extender.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/extender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987815 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../Lab2/extender.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445194987815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445194987815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rOpTst_tplvl " "Elaborating entity \"rOpTst_tplvl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445194987857 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_Flag rOpTst_tplvl.vhd(31) " "Verilog HDL or VHDL warning at rOpTst_tplvl.vhd(31): object \"C_Flag\" assigned a value but never read" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445194987860 "|rOpTst_tplvl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_Flag rOpTst_tplvl.vhd(32) " "Verilog HDL or VHDL warning at rOpTst_tplvl.vhd(32): object \"Z_Flag\" assigned a value but never read" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445194987860 "|rOpTst_tplvl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_Flag rOpTst_tplvl.vhd(33) " "Verilog HDL or VHDL warning at rOpTst_tplvl.vhd(33): object \"S_Flag\" assigned a value but never read" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445194987860 "|rOpTst_tplvl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V_Flag rOpTst_tplvl.vhd(34) " "Verilog HDL or VHDL warning at rOpTst_tplvl.vhd(34): object \"V_Flag\" assigned a value but never read" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445194987860 "|rOpTst_tplvl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:U_MAIN_CTRL " "Elaborating entity \"control\" for hierarchy \"control:U_MAIN_CTRL\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "U_MAIN_CTRL" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194987894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctrl alu_ctrl:U_ALUplusCTRL " "Elaborating entity \"alu_ctrl\" for hierarchy \"alu_ctrl:U_ALUplusCTRL\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "U_ALUplusCTRL" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194987908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32control alu_ctrl:U_ALUplusCTRL\|alu32control:U_ALU32CONTROL " "Elaborating entity \"alu32control\" for hierarchy \"alu_ctrl:U_ALUplusCTRL\|alu32control:U_ALU32CONTROL\"" {  } { { "../Lab2/alu_ctrl.vhd" "U_ALU32CONTROL" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/alu_ctrl.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194987947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu_ctrl:U_ALUplusCTRL\|alu32:U_ALU32 " "Elaborating entity \"alu32\" for hierarchy \"alu_ctrl:U_ALUplusCTRL\|alu32:U_ALU32\"" {  } { { "../Lab2/alu_ctrl.vhd" "U_ALU32" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/alu_ctrl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194987980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:U_REGFILE " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:U_REGFILE\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "U_REGFILE" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_gen registerFile:U_REGFILE\|reg_gen:U_REG_ZERO " "Elaborating entity \"reg_gen\" for hierarchy \"registerFile:U_REGFILE\|reg_gen:U_REG_ZERO\"" {  } { { "../Lab2/registerFile.vhd" "U_REG_ZERO" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/registerFile.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 registerFile:U_REGFILE\|mux32_1:U_MUX32_1_0 " "Elaborating entity \"mux32_1\" for hierarchy \"registerFile:U_REGFILE\|mux32_1:U_MUX32_1_0\"" {  } { { "../Lab2/registerFile.vhd" "U_MUX32_1_0" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/registerFile.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder registerFile:U_REGFILE\|decoder:U_DECODER " "Elaborating entity \"decoder\" for hierarchy \"registerFile:U_REGFILE\|decoder:U_DECODER\"" {  } { { "../Lab2/registerFile.vhd" "U_DECODER" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/registerFile.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:U_EXTENDER " "Elaborating entity \"extender\" for hierarchy \"extender:U_EXTENDER\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "U_EXTENDER" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroext extender:U_EXTENDER\|zeroext:U_zeroext " "Elaborating entity \"zeroext\" for hierarchy \"extender:U_EXTENDER\|zeroext:U_zeroext\"" {  } { { "../Lab2/extender.vhd" "U_zeroext" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/extender.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext extender:U_EXTENDER\|signext:U_signext " "Elaborating entity \"signext\" for hierarchy \"extender:U_EXTENDER\|signext:U_signext\"" {  } { { "../Lab2/extender.vhd" "U_signext" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab2/extender.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:U_MUX_regDst " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:U_MUX_regDst\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "U_MUX_regDst" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:U_MUX_ALUSrc " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:U_MUX_ALUSrc\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "U_MUX_ALUSrc" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445194988109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1445194989125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[0\] " "No output dependent on input pin \"instr\[0\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[1\] " "No output dependent on input pin \"instr\[1\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[2\] " "No output dependent on input pin \"instr\[2\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[3\] " "No output dependent on input pin \"instr\[3\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[4\] " "No output dependent on input pin \"instr\[4\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[5\] " "No output dependent on input pin \"instr\[5\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[6\] " "No output dependent on input pin \"instr\[6\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[7\] " "No output dependent on input pin \"instr\[7\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[8\] " "No output dependent on input pin \"instr\[8\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[9\] " "No output dependent on input pin \"instr\[9\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[10\] " "No output dependent on input pin \"instr\[10\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[11\] " "No output dependent on input pin \"instr\[11\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[12\] " "No output dependent on input pin \"instr\[12\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[13\] " "No output dependent on input pin \"instr\[13\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[14\] " "No output dependent on input pin \"instr\[14\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[15\] " "No output dependent on input pin \"instr\[15\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[16\] " "No output dependent on input pin \"instr\[16\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[17\] " "No output dependent on input pin \"instr\[17\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[18\] " "No output dependent on input pin \"instr\[18\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[19\] " "No output dependent on input pin \"instr\[19\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[20\] " "No output dependent on input pin \"instr\[20\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[21\] " "No output dependent on input pin \"instr\[21\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[22\] " "No output dependent on input pin \"instr\[22\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[23\] " "No output dependent on input pin \"instr\[23\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[24\] " "No output dependent on input pin \"instr\[24\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[25\] " "No output dependent on input pin \"instr\[25\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[26\] " "No output dependent on input pin \"instr\[26\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[27\] " "No output dependent on input pin \"instr\[27\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[28\] " "No output dependent on input pin \"instr\[28\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[29\] " "No output dependent on input pin \"instr\[29\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[30\] " "No output dependent on input pin \"instr\[30\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[31\] " "No output dependent on input pin \"instr\[31\]\"" {  } { { "../New folder/rOpTst_tplvl.vhd" "" { Text "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/New folder/rOpTst_tplvl.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445194989191 "|rOpTst_tplvl|instr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1445194989191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1445194989193 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1445194989193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1445194989193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445194989233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 15:03:09 2015 " "Processing ended: Sun Oct 18 15:03:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445194989233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445194989233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445194989233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445194989233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445194991764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445194991768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 15:03:11 2015 " "Processing started: Sun Oct 18 15:03:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445194991768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1445194991768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1445194991768 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1445194991898 ""}
{ "Info" "0" "" "Project  = Lab3" {  } {  } 0 0 "Project  = Lab3" 0 0 "Fitter" 0 0 1445194991899 ""}
{ "Info" "0" "" "Revision = Lab3" {  } {  } 0 0 "Revision = Lab3" 0 0 "Fitter" 0 0 1445194991899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1445194992004 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab3 EP4CGX150DF31I7 " "Selected device EP4CGX150DF31I7 for design \"Lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1445194992010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445194992088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445194992088 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1445194992601 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1445194992607 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445194992713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445194992713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445194992713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445194992713 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1445194992713 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445194992715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445194992715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445194992715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445194992715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445194992715 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1445194992715 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1445194992717 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1445194994407 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1445194994615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1445194994615 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1445194994616 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1445194994616 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1445194994617 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1445194994617 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1445194994617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1445194994618 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1445194994619 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1445194994619 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1445194994619 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1445194994620 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1445194994620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1445194994620 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1445194994620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1445194994621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1445194994621 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1445194994621 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 34 0 0 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 34 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1445194994624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1445194994624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1445194994624 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445194994628 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1445194994628 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1445194994628 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445194994696 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1445194994702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1445195000240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445195000410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1445195000476 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1445195001592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445195001592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1445195001851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1445195006966 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1445195006966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445195007218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1445195007218 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1445195007218 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1445195007218 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1445195007237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1445195007339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1445195007687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1445195007772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1445195008100 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445195008510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/output_files/Lab3.fit.smsg " "Generated suppressed messages file C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/output_files/Lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1445195009098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1479 " "Peak virtual memory: 1479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445195009647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 15:03:29 2015 " "Processing ended: Sun Oct 18 15:03:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445195009647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445195009647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445195009647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1445195009647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1445195012139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445195012143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 15:03:31 2015 " "Processing started: Sun Oct 18 15:03:31 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445195012143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1445195012143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1445195012143 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1445195017157 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1445195017336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445195019304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 15:03:39 2015 " "Processing ended: Sun Oct 18 15:03:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445195019304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445195019304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445195019304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1445195019304 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1445195019948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1445195021892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445195021896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 15:03:41 2015 " "Processing started: Sun Oct 18 15:03:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445195021896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445195021896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c Lab3 " "Command: quartus_sta Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445195021897 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1445195022046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445195022220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445195022286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445195022286 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1445195022620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445195022621 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1445195022621 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1445195022622 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445195022623 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1445195022623 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445195022625 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1445195022636 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1445195022639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195022640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195022656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195022660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195022665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195022672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195022676 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1445195022692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445195022725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445195023549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445195023586 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1445195023587 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1445195023587 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1445195023587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023625 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1445195023643 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445195023820 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1445195023820 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1445195023820 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1445195023820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445195023860 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445195024301 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445195024301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445195024368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 15:03:44 2015 " "Processing ended: Sun Oct 18 15:03:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445195024368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445195024368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445195024368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445195024368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445195026842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445195026846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 15:03:46 2015 " "Processing started: Sun Oct 18 15:03:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445195026846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445195026846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445195026846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_7_1200mv_100c_slow.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/ simulation " "Generated file Lab3_7_1200mv_100c_slow.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445195027497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_7_1200mv_-40c_slow.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/ simulation " "Generated file Lab3_7_1200mv_-40c_slow.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445195027524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_min_1200mv_-40c_fast.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/ simulation " "Generated file Lab3_min_1200mv_-40c_fast.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445195027548 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/ simulation " "Generated file Lab3.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445195027582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_7_1200mv_100c_vhd_slow.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/ simulation " "Generated file Lab3_7_1200mv_100c_vhd_slow.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445195027607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_7_1200mv_-40c_vhd_slow.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/ simulation " "Generated file Lab3_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445195027632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_min_1200mv_-40c_vhd_fast.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/ simulation " "Generated file Lab3_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445195027658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_vhd.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/ simulation " "Generated file Lab3_vhd.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Lab3Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445195027688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445195027764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 15:03:47 2015 " "Processing ended: Sun Oct 18 15:03:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445195027764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445195027764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445195027764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445195027764 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445195028441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445195070829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445195070834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 15:04:30 2015 " "Processing started: Sun Oct 18 15:04:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445195070834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1445195070834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Lab3 -c Lab3 --netlist_type=sgate " "Command: quartus_npp Lab3 -c Lab3 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1445195070834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445195071335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 15:04:31 2015 " "Processing ended: Sun Oct 18 15:04:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445195071335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445195071335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445195071335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1445195071335 ""}
