2. Creating System Header Files
[]$ sopc-create-header-files --help
Usage: sopc-create-header-files [<sopc>] [OPTION]...

This utility creates header files from your SOPC Builder 
system description.
By default, the header files are in cpp format and have 
a .h suffix. Other formats may be selected with the appropriate 
command-line option.

Options:

...cut...

Supported header file formats:
type 	suffix 	uses 				example
==== 	====== 	========================== 	======================
h 	.h 	C/C++ header file for cpp 	#define FOO 12
m4 	.m4 	macro file for m4 		m4_define("FOO", 12)
sh 	.sh 	shell scripts 			FOO=12
mk 	.mk 	makefiles 			FOO := 12
pm 	.pm 	Perl scripts 			$macros{FOO} = 12;

By default, multiple header files are created. 
There is one header file for the entire system and one header 
file for each master group in each module.

A master group is a set of masters in a module in the same address 
space. In general, a module may have multiple master groups.
Addresses and available devices are a function of the master group.

...cut...


[]$ mkdir qsys_headers
[]$ sopc-create-header-files soc_system.sopcinfo --output-dir qsys_headers
[]$ ls qsys_headers
    axi_bridge_for_acp_128_0.h 
    fft_sub_sgdma_to_fft.h 
    lw_mm_bridge.h
    fft_ddr_bridge.h 
    fpga_only_master.h 
    memcpy_msgdma_mm_read.h
    fft_sub_DDR.h 
    hps_0_arm_a9_0.h /** ** **/
    memcpy_msgdma_mm_write.h
    fft_sub.h 
    hps_0_arm_a9_1.h 
    soc_system.h
    fft_sub_mm_bridge_0.h 
    hps_0_bridges.h
    fft_sub_sgdma_from_fft.h 
    hps_0.h
/*
 The sopc-create-header-files utility can create a memory map view 
 from the perspective of any of the masters in the Qsys system. 
 In the default mode demonstrated above, 
 all masters in the Qsys system have a header file created for their view 
 of the memory mapped system. The macros in these headers can be useful 
 when writing applications and drivers that interact with the FPGA based 
 peripherals
*/

[]$ grep "\s[^H].*_BASE" qsys_headers/hps_0_arm_a9_0.h 
 #define ONCHIP_MEMORY2_0_BASE 				0xc0000000 
 #define SYSID_QSYS_BASE 				0xff201000 
 #define INTR_CAPTURER_0_BASE 				0xff206000 
 #define VALIDATOR_SUBSYS_0_BASE 			0xff210000 
 #define MEMCPY_MSGDMA_CSR_BASE 			0xff220000 
 #define MEMCPY_MSGDMA_DESCRIPTOR_SLAVE_BASE 		0xff220020 
 #define DEMO_DRIVER_SUBSYS_0_BASE 			0xff230000 
 #define FIFO_0_IN_CSR_BASE 				0xff240000 
 #define FIFO_0_IN_BASE 				0xff240020 
 #define FIFO_0_OUT_BASE 				0xff240030 
 #define FIFO_1_IN_CSR_BASE 				0xff244000 
 #define FIFO_1_IN_BASE 				0xff244020 
 #define FIFO_1_OUT_BASE 				0xff244030 
 #define FIFO_2_IN_CSR_BASE 				0xff248000 
 #define FIFO_2_IN_BASE 				0xff248020 
 #define FIFO_2_OUT_BASE 				0xff248030 
 #define FFT_SUB_SGDMA_TO_FFT_CSR_BASE 			0xff280000 
 #define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_BASE 	0xff290000 
 #define FFT_SUB_SGDMA_FROM_FFT_CSR_BASE 		0xff2a0000 
 #define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_BASE 	0xff2b0000 
 #define FFT_SUB_DATA_BASE 				0xff2c0000 
 #define FFT_SUB_FFT_STADAPTER_0_BASE 			0xff2d0000

/*
 This is an example of the base addresses of the FPGA based Qsys peripherals 
 from the perspective of the Cortex A9 processor. 
 NOTE: this is a very small portion of the total contents of the header file macros.
*/

[]$ grep "\s[^H].*_BASE" qsys_headers/hps_0.h
 #define ONCHIP_MEMORY2_0_BASE 				0x0
 #define SYSID_QSYS_BASE 				0x1000
 #define INTR_CAPTURER_0_BASE 				0x6000
 #define VALIDATOR_SUBSYS_0_BASE 			0x10000
 #define MEMCPY_MSGDMA_CSR_BASE 			0x20000
 #define MEMCPY_MSGDMA_DESCRIPTOR_SLAVE_BASE 		0x20020
 #define DEMO_DRIVER_SUBSYS_0_BASE 			0x30000
 #define FIFO_0_IN_CSR_BASE 				0x40000
 #define FIFO_0_IN_BASE 				0x40020
 #define FIFO_0_OUT_BASE 				0x40030
 #define FIFO_1_IN_CSR_BASE 				0x44000
 #define FIFO_1_IN_BASE 				0x44020
 #define FIFO_1_OUT_BASE 				0x44030
 #define FIFO_2_IN_CSR_BASE 				0x48000
 #define FIFO_2_IN_BASE 				0x48020
 #define FIFO_2_OUT_BASE 				0x48030
 #define FFT_SUB_SGDMA_TO_FFT_CSR_BASE 			0x80000
 #define FFT_SUB_SGDMA_TO_FFT_DESCRIPTOR_SLAVE_BASE 	0x90000
 #define FFT_SUB_SGDMA_FROM_FFT_CSR_BASE 		0xa0000
 #define FFT_SUB_SGDMA_FROM_FFT_DESCRIPTOR_SLAVE_BASE 	0xb0000
 #define FFT_SUB_DATA_BASE 				0xc0000
 #define FFT_SUB_FFT_STADAPTER_0_BASE 			0xd0000

 []$ grep "_IRQ [^0]" qsys_headers/hps_0.h
 #define MEMCPY_MSGDMA_CSR_IRQ 7
 #define DEMO_DRIVER_SUBSYS_0_IRQ 8
 #define FFT_SUB_SGDMA_TO_FFT_CSR_IRQ 4
 #define FFT_SUB_SGDMA_FROM_FFT_CSR_IRQ 3

/*
 This is an example of the base addresses of the FPGA based Qsys peripherals 
 from the perspective of the HPS AXI bridges.
 Below is an example of the IRQ values from the same perspective.
 NOTE: this is a very small portion of the total contents of the header file macros.
*/
