ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on May 14, 2023 at 13:12:40 CEST
ncverilog
	+sv
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/mux_3.v
		../Verilog/RTL/forward_unit.v
		../Verilog/RTL/hazard_detection_unit.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	+nc64bit
	+nctimescale+1ns/10ps
	+access+rwc
	-ALLOWREDEFINITION
Loading snapshot worklib.reg_arstn:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /esat/micas-data/software/Cadence/incisiv_15.20.058/tools/inca/files/ncsimrc
ncsim> run

Start Execution

[1;31m
Error in Mult4[          0] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000001001011000
[0m
[1;31m
Error in Mult4[          1] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000001010110010
[0m
[1;31m
Error in Mult4[          2] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000001100001100
[0m
[1;31m
Error in Mult4[          3] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000110101001
[0m
[1;31m
Error in Mult4[          4] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000111101010
[0m
[1;31m
Error in Mult4[          5] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000001000101011
[0m
[1;31m
Error in Mult4[          6] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000011111010
[0m
[1;31m
Error in Mult4[          7] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000100100010
[0m
[1;31m
Error in Mult4[          8] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000101001010
[0m
[1;31m
Error in Mult4[          9] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000001001011
[0m
[1;31m
Error in Mult4[         10] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000001011010
[0m
[1;31m
Error in Mult4[         11] function
Debug info, value:    0000000000000000000000000000000000000000000000000000000000000000
Debug info, expected: 0000000000000000000000000000000000000000000000000000000001101001
[0m
=== Data Memory Status ===
Debug info, dmem[          0]:                    1
=== Data Memory Status ===
Debug info, dmem[          1]:                    2
=== Data Memory Status ===
Debug info, dmem[          2]:                    0
=== Data Memory Status ===
Debug info, dmem[          3]:                    0
=== Data Memory Status ===
Debug info, dmem[          4]:                    0
=== Data Memory Status ===
Debug info, dmem[          5]:                    0
=== Data Memory Status ===
Debug info, dmem[          6]:                    0
=== Data Memory Status ===
Debug info, dmem[          7]:                    0
=== Data Memory Status ===
Debug info, dmem[          8]:                    0
=== Data Memory Status ===
Debug info, dmem[          9]:                    0
=== Data Memory Status ===
Debug info, dmem[         10]:                    0
=== Data Memory Status ===
Debug info, dmem[         11]:                    0
=== Data Memory Status ===
Debug info, dmem[         12]:                    0
=== Data Memory Status ===
Debug info, dmem[         13]:                    0
=== Data Memory Status ===
Debug info, dmem[         14]:                    0
=== Data Memory Status ===
Debug info, dmem[         15]:                    0
=== Data Memory Status ===
Debug info, dmem[         16]:                    0
=== Data Memory Status ===
Debug info, dmem[         17]:                    0
=== Data Memory Status ===
Debug info, dmem[         18]:                    0
=== Data Memory Status ===
Debug info, dmem[         19]:                    0
=== Data Memory Status ===
Debug info, dmem[         20]:                    0
=== Data Memory Status ===
Debug info, dmem[         21]:                    0
=== Data Memory Status ===
Debug info, dmem[         22]:                    0
=== Data Memory Status ===
Debug info, dmem[         23]:                    0
=== Data Memory Status ===
Debug info, dmem[         24]:                    0
=== Data Memory Status ===
Debug info, dmem[         25]:                    0
=== Data Memory Status ===
Debug info, dmem[         26]:                    0
=== Data Memory Status ===
Debug info, dmem[         27]:                    0
=== Data Memory Status ===
Debug info, dmem[         28]:                    0
=== Data Memory Status ===
Debug info, dmem[         29]:                    0
=== Data Memory Status ===
Debug info, dmem[         30]:                    0
=== Data Memory Status ===
Debug info, dmem[         31]:                    0
=== Data Memory Status ===
Debug info, dmem[         32]:                    0
=== Data Memory Status ===
Debug info, dmem[         33]:                    0
=== Data Memory Status ===
Debug info, dmem[         34]:                    0
=== Data Memory Status ===
Debug info, dmem[         35]:                    0
=== Data Memory Status ===
Debug info, dmem[         36]:                    0
=== Data Memory Status ===
Debug info, dmem[         37]:                    0
=== Data Memory Status ===
Debug info, dmem[         38]:                    0
=== Data Memory Status ===
Debug info, dmem[         39]:                    0
=== Data Memory Status ===
Debug info, dmem[         40]:                    0
=== Data Memory Status ===
Debug info, dmem[         41]:                    0
=== Data Memory Status ===
Debug info, dmem[         42]:                    0
=== Data Memory Status ===
Debug info, dmem[         43]:                    0
=== Data Memory Status ===
Debug info, dmem[         44]:                    0
=== Data Memory Status ===
Debug info, dmem[         45]:                    0
=== Data Memory Status ===
Debug info, dmem[         46]:                    0
          5 cycles
Simulation complete via $finish(1) at time 33660 NS + 0
../Verilog/cpu_tb.v:324    $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on May 14, 2023 at 13:12:43 CEST  (total: 00:00:03)
