<module name="QSPI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="QSPI_PID" acronym="QSPI_PID" offset="0x0" width="32" description="Revision register">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="TI Internal data" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="QSPI_SYSCONFIG" acronym="QSPI_SYSCONFIG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x2" description="" range="" rwaccess="R"/>
    <bitfield id="IDLE_MODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state. 0x0: Force-idle mode 0x1: No-idle mode 0x2: Smart-idle mode 0x3: Reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="QSPI_INTR_STATUS_RAW_SET" acronym="QSPI_INTR_STATUS_RAW_SET" offset="0x20" width="32" description="This register contains raw interrupt status flags.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="WIRQ_RAW" width="1" begin="1" end="1" resetval="0x0" description="Word Interrupt Status. Read indicates the raw status.Read: . Write: ." range="" rwaccess="RW">
      <bitenum value="0" id="READ_INACTIVE" token="WIRQ_RAW_0" description="No interrupt"/>
      <bitenum value="1" id="READ_ACTIVE" token="WIRQ_RAW_1" description="Interrupt"/>
      <bitenum value="0" id="READ_INACTIVE" token="WIRQ_RAW_0" description="Has no effect"/>
      <bitenum value="1" id="READ_ACTIVE" token="WIRQ_RAW_1" description="Sets this raw status bit"/>
    </bitfield>
    <bitfield id="FIRQ_RAW" width="1" begin="0" end="0" resetval="0x0" description="Frame Interrupt Status. Read indicates the raw status.Read: . Write: ." range="" rwaccess="RW">
      <bitenum value="0" id="READ_INACTIVE" token="FIRQ_RAW_0" description="No interrupt"/>
      <bitenum value="1" id="READ_ACTIVE" token="FIRQ_RAW_1" description="Interrupt"/>
      <bitenum value="0" id="Has_no_effect" token="FIRQ_RAW_0" description="Has no effect"/>
      <bitenum value="1" id="Sets_this_raw_status_bit" token="FIRQ_RAW_1" description="Sets this raw status bit"/>
    </bitfield>
  </register>
  <register id="QSPI_INTR_STATUS_ENABLED_CLEAR" acronym="QSPI_INTR_STATUS_ENABLED_CLEAR" offset="0x24" width="32" description="This register contains status flags of the enabled interrupts.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WIRQ_ENA" width="1" begin="1" end="1" resetval="0x0" description="Word Interrupt Enabled Status. Read indicates enabled status.Read: . Write: ." range="" rwaccess="RW">
      <bitenum value="0" id="INACTIVE" token="WIRQ_ENA_0" description="No interrupt"/>
      <bitenum value="1" id="ACTIVE" token="WIRQ_ENA_1" description="Interrupt"/>
      <bitenum value="0" id="INACTIVE" token="WIRQ_ENA_0" description="Has no effect"/>
      <bitenum value="1" id="ACTIVE" token="WIRQ_ENA_1" description="Clears the word interrupt status flag. The corresponding raw status flag is also cleared."/>
    </bitfield>
    <bitfield id="FIRQ_ENA" width="1" begin="0" end="0" resetval="0x0" description="Frame Interrupt Enabled Status. Read indicates enabled status.Read: . Write: ." range="" rwaccess="RW">
      <bitenum value="0" id="INACTIVE" token="FIRQ_ENA_0" description="No interrupt"/>
      <bitenum value="1" id="ACTIVE" token="FIRQ_ENA_1" description="Interrupt"/>
      <bitenum value="0" id="INACTIVE" token="FIRQ_ENA_0" description="Has no effect"/>
      <bitenum value="1" id="ACTIVE" token="FIRQ_ENA_1" description="Clears the frame interrupt status flag. The corresponding raw status flag is also cleared."/>
    </bitfield>
  </register>
  <register id="QSPI_INTR_ENABLE_SET_REG" acronym="QSPI_INTR_ENABLE_SET_REG" offset="0x28" width="32" description="This register enables the interrupts.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WIRQ_ENA_SET" width="1" begin="1" end="1" resetval="0x0" description="Word interrupt enable.Read: . Write: ." range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WIRQ_ENA_SET_0" description="Word interrupt is disabled"/>
      <bitenum value="1" id="Enabled" token="WIRQ_ENA_SET_1" description="Word interrupt enabled"/>
      <bitenum value="0" id="Has_no_effect" token="WIRQ_ENA_SET_0" description="Has no effect"/>
      <bitenum value="1" id="Enables_the_word_interrupt" token="WIRQ_ENA_SET_1" description="Enables the word interrupt"/>
    </bitfield>
    <bitfield id="FIRQ_ENA_SET" width="1" begin="0" end="0" resetval="0x0" description="Frame interrupt enable.Read: . Write: ." range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="FIRQ_ENA_SET_0" description="Frame interrupt is disabled"/>
      <bitenum value="1" id="Enabled" token="FIRQ_ENA_SET_1" description="Frame interrupt is enabled"/>
      <bitenum value="0" id="Has_no_effect" token="FIRQ_ENA_SET_0" description="Has no effect"/>
      <bitenum value="1" id="Enables_the_frame_interrupt" token="FIRQ_ENA_SET_1" description="Enables the frame interrupt"/>
    </bitfield>
  </register>
  <register id="QSPI_INTR_ENABLE_CLEAR_REG" acronym="QSPI_INTR_ENABLE_CLEAR_REG" offset="0x2C" width="32" description="This register disables the interrupts.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WIRQ_ENA_CLR" width="1" begin="1" end="1" resetval="0x0" description="Word interrupt disable.Read: . Write: ." range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WIRQ_ENA_CLR_0" description="Word interrupt is disabled"/>
      <bitenum value="1" id="Enabled" token="WIRQ_ENA_CLR_1" description="Word interrupt is enabled"/>
      <bitenum value="0" id="Has_no_effect" token="WIRQ_ENA_CLR_0" description="Has no effect"/>
      <bitenum value="1" id="Clears_the_word_interrupt" token="WIRQ_ENA_CLR_1" description="Clears the word interrupt"/>
    </bitfield>
    <bitfield id="FIRQ_ENA_CLR" width="1" begin="0" end="0" resetval="0x0" description="Frame interrupt disable.Read: . Write: ." range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="FIRQ_ENA_CLR_0" description="Frame interrupt is disabled"/>
      <bitenum value="1" id="Enabled" token="FIRQ_ENA_CLR_1" description="Frame interrupt is enabled"/>
      <bitenum value="0" id="Has_no_effect" token="FIRQ_ENA_CLR_0" description="Has no effect"/>
      <bitenum value="1" id="Clears_the_frame_interrupt" token="FIRQ_ENA_CLR_1" description="Clears the frame interrupt"/>
    </bitfield>
  </register>
  <register id="QSPI_INTC_EOI_REG" acronym="QSPI_INTC_EOI_REG" offset="0x30" width="32" description="Software End-Of-Interrupt: Allows the generation of further pulses on the interrupt line, if a new interrupt event is pending, when using the pulsed output. Unused when using the level interrupt line (depending on module integration).">
    <bitfield id="EOI_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Number associated with the interrupt outputs. There is one interrupt output. Write 0x0 after servicing the interrupt to be able to generate another interrupt if pulse interrupts are used. Any other write value is ignored." range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_CLOCK_CNTRL_REG" acronym="QSPI_SPI_CLOCK_CNTRL_REG" offset="0x40" width="32" description="This register controls the external SPI clock generation. This register can only be written when the QSPI module is not busy, as identified by the[0] BUSY bit.">
    <bitfield id="CLKEN" width="1" begin="31" end="31" resetval="0x0" description="External SPI clock (qspi1_sclk) enable." range="" rwaccess="RW">
      <bitenum value="0" id="DCLOCK_OFF" token="CLKEN_0" description="The qspi1_sclk clock is turned off"/>
      <bitenum value="1" id="DCLOCK_ON" token="CLKEN_1" description="The qspi1_sclk clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DCLK_DIV" width="16" begin="15" end="0" resetval="0x0" description="Divide ratio for the external SPI clock (qspi1_sclk)" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_DC_REG" acronym="QSPI_SPI_DC_REG" offset="0x44" width="32" description="This register controls the different modes for each output chip select. This register can only be written when the QSPI module is not busy, as identified by the[0] BUSY bit.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DD3" width="2" begin="28" end="27" resetval="0x0" description="Data delay for chip select 3 0x0: Data is output on the same cycle as the qspi1_cs[3] goes active 0x1: Data is output 1 qspi1_sclk cycle after the qspi1_cs[3] goes active 0x2: Data is output 2 qspi1_sclk cycles after the qspi1_cs[3] goes active 0x3: Data is output 3 qspi1_sclk cycles after the qspi1_cs[3] goes active" range="" rwaccess="RW"/>
    <bitfield id="CKPH3" width="1" begin="26" end="26" resetval="0x0" description="Clock phase for chip select 3. If CKP3 = 0: 0x0: Data shifted out on falling edge; input on 0x1: Data shifted out on rising edge; input on If CKP3 = 1: 0x0: Data shifted out on rising edge; input on 0x1: Data shifted out on falling edge; input on" range="" rwaccess="RW"/>
    <bitfield id="CSP3" width="1" begin="25" end="25" resetval="0x0" description="Chip select polarity for chip select 3." range="" rwaccess="RW">
      <bitenum value="0" id="ACTIVE_LOW" token="CSP3_0" description="Active low"/>
      <bitenum value="1" id="ACTIVE_HIGH" token="CSP3_1" description="Active high"/>
    </bitfield>
    <bitfield id="CKP3" width="1" begin="24" end="24" resetval="0x0" description="Clock polarity for chip select 3." range="" rwaccess="RW">
      <bitenum value="0" id="NO_DATA_DCLK_0" token="CKP3_0" description="When there are no data transfers the qspi1_sclk is '0'"/>
      <bitenum value="1" id="NO_DATA_DCLK_1" token="CKP3_1" description="When there are no data transfers the qspi1_sclk is '1'"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DD2" width="2" begin="20" end="19" resetval="0x0" description="Data delay for chip select 2 0x0: Data is output on the same cycle as the qspi1_cs[2] goes active 0x1: Data is output 1 qspi1_sclk cycle after the qspi1_cs[2] goes active 0x2: Data is output 2 qspi1_sclk cycles after the qspi1_cs[2] goes active 0x3: Data is output 3 qspi1_sclk cycles after the qspi1_cs[2] goes active" range="" rwaccess="RW"/>
    <bitfield id="CKPH2" width="1" begin="18" end="18" resetval="0x0" description="Clock phase for chip select 2. If CKP2 = 0: 0x0: Data shifted out on falling edge; input on 0x1: Data shifted out on rising edge; input on If CKP2 = 1: 0x0: Data shifted out on rising edge; input on 0x1: Data shifted out on falling edge; input on" range="" rwaccess="RW"/>
    <bitfield id="CSP2" width="1" begin="17" end="17" resetval="0x0" description="Chip select polarity for chip select 2." range="" rwaccess="RW">
      <bitenum value="0" id="ACTIVE_LOW" token="CSP2_0" description="Active low"/>
      <bitenum value="1" id="ACTIVE_HIGH" token="CSP2_1" description="Active high"/>
    </bitfield>
    <bitfield id="CKP2" width="1" begin="16" end="16" resetval="0x0" description="Clock polarity for chip select 2." range="" rwaccess="RW">
      <bitenum value="0" id="NO_DATA_DCLK_0" token="CKP2_0" description="When there are no data transfers the qspi1_sclk is '0'"/>
      <bitenum value="1" id="NO_DATA_DCLK_1" token="CKP2_1" description="When there are no data transfers the qspi1_sclk is '1'"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DD1" width="2" begin="12" end="11" resetval="0x0" description="Data delay for chip select 1 0x0: Data is output on the same cycle as the qspi1_cs[1] goes active 0x1: Data is output 1 qspi1_sclk cycle after the qspi1_cs[1] goes active 0x2: Data is output 2 qspi1_sclk cycles after the qspi1_cs[1] goes active 0x3: Data is output 3 qspi1_sclk cycles after the qspi1_cs[1] goes active" range="" rwaccess="RW"/>
    <bitfield id="CKPH1" width="1" begin="10" end="10" resetval="0x0" description="Clock phase for chip select 1. If CKP1 = 0: 0x0: Data shifted out on falling edge; input on 0x1: Data shifted out on rising edge; input on If CKP1 = 1: 0x0: Data shifted out on rising edge; input on 0x1: Data shifted out on falling edge; input on" range="" rwaccess="RW"/>
    <bitfield id="CSP1" width="1" begin="9" end="9" resetval="0x0" description="Chip select polarity for chip select 1." range="" rwaccess="RW">
      <bitenum value="0" id="ACTIVE_LOW" token="CSP1_0" description="Active low"/>
      <bitenum value="1" id="ACTIVE_HIGH" token="CSP1_1" description="Active high"/>
    </bitfield>
    <bitfield id="CKP1" width="1" begin="8" end="8" resetval="0x0" description="Clock polarity for chip select 1." range="" rwaccess="RW">
      <bitenum value="0" id="NO_DATA_DCLK_0" token="CKP1_0" description="When there are no data transfers the qspi1_sclk is '0'"/>
      <bitenum value="1" id="NO_DATA_DCLK_1" token="CKP1_1" description="When there are no data transfers the qspi1_sclk is '1'"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DD0" width="2" begin="4" end="3" resetval="0x0" description="Data delay for chip select 0 0x0: Data is output on the same cycle as the qspi1_cs[0] goes active 0x1: Data is output 1 qspi1_sclk cycle after the qspi1_cs[0] goes active 0x2: Data is output 2 qspi1_sclk cycles after the qspi1_cs[0] goes active 0x3: Data is output 3 qspi1_sclk cycles after the qspi1_cs[0] goes active" range="" rwaccess="RW"/>
    <bitfield id="CKPH0" width="1" begin="2" end="2" resetval="0x0" description="Clock phase for chip select 0. If CKP0 = 0: 0x0: Data shifted out on falling edge; input on 0x1: Data shifted out on rising edge; input on If CKP0 = 1: 0x0: Data shifted out on rising edge; input on 0x1: Data shifted out on falling edge; input on" range="" rwaccess="RW"/>
    <bitfield id="CSP0" width="1" begin="1" end="1" resetval="0x0" description="Chip select polarity for chip select 0." range="" rwaccess="RW">
      <bitenum value="0" id="ACTIVE_LOW" token="CSP0_0" description="Active low"/>
      <bitenum value="1" id="ACTIVE_HIGH" token="CSP0_1" description="Active high"/>
    </bitfield>
    <bitfield id="CKP0" width="1" begin="0" end="0" resetval="0x0" description="Clock polarity for chip select 0." range="" rwaccess="RW">
      <bitenum value="0" id="NO_DATA_DCLK_0" token="CKP0_0" description="When there are no data transfers the qspi1_sclk is '0'"/>
      <bitenum value="1" id="NO_DATA_DCLK_1" token="CKP0_1" description="When there are no data transfers the qspi1_sclk is '1'"/>
    </bitfield>
  </register>
  <register id="QSPI_SPI_CMD_REG" acronym="QSPI_SPI_CMD_REG" offset="0x48" width="32" description="This register sets up the SPI command. This register can only be written when the QSPI module is not busy, as identified by the[0] BUSY bit.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CSNUM" width="2" begin="29" end="28" resetval="0x0" description="Device select. Sets the active chip select for the current transfer. 0x0: Chip Select 0 active 0x1: Chip Select 1 active 0x2: Chip Select 2 active 0x3: Chip Select 3 active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WLEN" width="7" begin="25" end="19" resetval="0x0" description="Word length. Sets the size of the individual transfers from 1 to 128 bits. When a word length greater than 32 bits is configured, not only the 0x0: 1 bit 0x1: 2 bits ... 0x7F: 128 bits" range="" rwaccess="RW"/>
    <bitfield id="CMD" width="3" begin="18" end="16" resetval="0x0" description="Transfer command. 0x0: Reserved 0x1: 4-pin Read Single 0x2: 4-pin Write Single 0x3: 4-pin Read Dual 0x4: Reserved 0x5: 3-pin Read Single 0x6: 3-pin Write Single 0x7: 6-pin Read Quad" range="" rwaccess="RW"/>
    <bitfield id="FIRQ" width="1" begin="15" end="15" resetval="0x0" description="Frame complete interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="FRAME_COUNT_IRQ_DISABLE" token="FIRQ_0" description="The interrupt is disabled"/>
      <bitenum value="1" id="FRAME_COUNT_IRQ_ENABLE" token="FIRQ_1" description="The interrupt is enabled"/>
    </bitfield>
    <bitfield id="WIRQ" width="1" begin="14" end="14" resetval="0x0" description="Word complete interrupt enable" range="" rwaccess="RW">
      <bitenum value="0" id="WORD_COUNT_IRQ_DISABLE" token="WIRQ_0" description="The interrupt is disabled"/>
      <bitenum value="1" id="WORD_COUNT_IRQ_ENABLE" token="WIRQ_1" description="The interrupt is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="13" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FLEN" width="12" begin="11" end="0" resetval="0x0" description="Frame Length. 0x0: 1 word 0x1: 2 words ... 0xFFF: 4096 words" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_STATUS_REG" acronym="QSPI_SPI_STATUS_REG" offset="0x4C" width="32" description="This register contains indicators to allow the user to monitor the progression of a frame transfer. This register can only be written when the QSPI module is not busy, as identified by the[0] BUSY bit.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WDCNT" width="12" begin="27" end="16" resetval="0x0" description="Word count. This field will reflect the 1-4096 words transferred" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FC" width="1" begin="2" end="2" resetval="0x0" description="Frame complete. This bit is set after the transmision of all the requested words completes. This bit is reset whenQSPI_SPI_STATUS_REG register is read." range="" rwaccess="R">
      <bitenum value="0" id="FRAME_TRANSFER_NOT_COMPLETE" token="FC_0" description="Transfer is not complete"/>
      <bitenum value="1" id="FRAME_TRANSFER_COMPLETE" token="FC_1" description="Transfer is complete"/>
    </bitfield>
    <bitfield id="WC" width="1" begin="1" end="1" resetval="0x0" description="Word complete. This bit is set after each word transfer completes. This bit is reset whenQSPI_SPI_STATUS_REG register is read." range="" rwaccess="R">
      <bitenum value="0" id="WORD_TRANSFER_NOT_COMPLETE" token="WC_0" description="Word transfer is not complete"/>
      <bitenum value="1" id="WORD_TRANSFER_COMPLETE" token="WC_1" description="Word transfer is complete"/>
    </bitfield>
    <bitfield id="BUSY" width="1" begin="0" end="0" resetval="0x0" description="Busy bit. Active transfer in progress. This bit is only set during an active word transfer. Between words it is cleared." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="BUSY_0" description="Idle"/>
      <bitenum value="1" id="BUSY" token="BUSY_1" description="Busy"/>
    </bitfield>
  </register>
  <register id="QSPI_SPI_DATA_REG" acronym="QSPI_SPI_DATA_REG" offset="0x50" width="32" description="The data received in this register is shifted to the LSB position and the content of the register is shifted to the left. This register acts as the first 32-bit register of the 128-bit shift in/out register. This register is cleared between reads or writes and can only be written when the QSPI module is not busy, as identified by the[0] BUSY bit.">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data register for read and write operations" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_SETUP0_REG" acronym="QSPI_SPI_SETUP0_REG" offset="0x54" width="32" description="This register contains the read/write command setup for the memory mapped protocol translator (effecting chip select 0 output). By default (reset), the device uses a write command of 2, read command of 3 and address bytes number of 3. This default covers most of the serial flash devices, but can be changed.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_D_BITS" width="5" begin="28" end="24" resetval="0x0" description="Number of dummy bits to use if NUM_D_BYTES = 0x0" range="" rwaccess="RW"/>
    <bitfield id="WCMD" width="8" begin="23" end="16" resetval="0x2" description="Write command" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="READ_TYPE" width="2" begin="13" end="12" resetval="0x0" description="Determines if the read command is a single, dual or quad read mode command. 0x0: Normal read (all data input on qspi1_d[1]) 0x1: Dual read (odd bytes input on qspi1_d[1]; even bytes on qspi1_d[0]) 0x2: Normal read (all data input on qspi1_d[1]) 0x3: Quad read (uses also qspi1_d[2] and qspi1_d[3])" range="" rwaccess="RW"/>
    <bitfield id="NUM_D_BYTES" width="2" begin="11" end="10" resetval="0x0" description="Number of dummy bytes to be used for fast read. 0x0: No dummy bytes required. Use the value in NUM_D_BITS 0x1: Use 8 bits 0x2: Use 16 bits 0x3: Use 24 bits" range="" rwaccess="RW"/>
    <bitfield id="NUM_A_BYTES" width="2" begin="9" end="8" resetval="0x2" description="Number of address bytes to be sent. 0x0: 1 byte 0x1: 2 bytes 0x2: 3 bytes 0x3: 4 bytes" range="" rwaccess="RW"/>
    <bitfield id="RCMD" width="8" begin="7" end="0" resetval="0x3" description="Read Command" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_SETUP1_REG" acronym="QSPI_SPI_SETUP1_REG" offset="0x58" width="32" description="This register contains the read/write command setup for the memory mapped protocol translator (effecting chip select 1 output). By default (reset), the device uses a write command of 2, read command of 3 and address bytes number of 3. This default covers most of the serial flash devices, but can be changed.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_D_BITS" width="5" begin="28" end="24" resetval="0x0" description="Number of dummy bits to use if NUM_D_BYTES = 0x0" range="" rwaccess="RW"/>
    <bitfield id="WCMD" width="8" begin="23" end="16" resetval="0x2" description="Write command" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="READ_TYPE" width="2" begin="13" end="12" resetval="0x0" description="Determines if the read command is a single, dual or quad read mode command. 0x0: Normal read (all data input on qspi1_d[1]) 0x1: Dual read (odd bytes input on qspi1_d[1]; even bytes on qspi1_d[0]) 0x2: Normal read (all data input on qspi1_d[1]) 0x3: Quad read (uses also qspi1_d[2] and qspi1_d[3])" range="" rwaccess="RW"/>
    <bitfield id="NUM_D_BYTES" width="2" begin="11" end="10" resetval="0x0" description="Number of dummy bytes to be used for fast read. 0x0: No dummy bytes required. Use the value in NUM_D_BITS 0x1: Use 8 bits 0x2: Use 16 bits 0x3: Use 24 bits" range="" rwaccess="RW"/>
    <bitfield id="NUM_A_BYTES" width="2" begin="9" end="8" resetval="0x2" description="Number of address bytes to be sent. 0x0: 1 byte 0x1: 2 bytes 0x2: 3 bytes 0x3: 4 bytes" range="" rwaccess="RW"/>
    <bitfield id="RCMD" width="8" begin="7" end="0" resetval="0x3" description="Read Command" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_SETUP2_REG" acronym="QSPI_SPI_SETUP2_REG" offset="0x5C" width="32" description="This register contains the read/write command setup for the memory mapped protocol translator (effecting chip select 2 output). By default (reset), the device uses a write command of 2, read command of 3 and address bytes number of 3. This default covers most of the serial flash devices, but can be changed.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_D_BITS" width="5" begin="28" end="24" resetval="0x0" description="Number of dummy bits to use if NUM_D_BYTES = 0x0" range="" rwaccess="RW"/>
    <bitfield id="WCMD" width="8" begin="23" end="16" resetval="0x2" description="Write command" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="READ_TYPE" width="2" begin="13" end="12" resetval="0x0" description="Determines if the read command is a single, dual or quad read mode command. 0x0: Normal read (all data input on qspi1_d[1]) 0x1: Dual read (odd bytes input on qspi1_d[1]; even bytes on qspi1_d[0]) 0x2: Normal read (all data input on qspi1_d[1]) 0x3: Quad read (uses also qspi1_d[2] and qspi1_d[3])" range="" rwaccess="RW"/>
    <bitfield id="NUM_D_BYTES" width="2" begin="11" end="10" resetval="0x0" description="Number of dummy bytes to be used for fast read. 0x0: No dummy bytes required. Use the value in NUM_D_BITS 0x1: Use 8 bits 0x2: Use 16 bits 0x3: Use 24 bits" range="" rwaccess="RW"/>
    <bitfield id="NUM_A_BYTES" width="2" begin="9" end="8" resetval="0x2" description="Number of address bytes to be sent. 0x0: 1 byte 0x1: 2 bytes 0x2: 3 bytes 0x3: 4 bytes" range="" rwaccess="RW"/>
    <bitfield id="RCMD" width="8" begin="7" end="0" resetval="0x3" description="Read Command" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_SETUP3_REG" acronym="QSPI_SPI_SETUP3_REG" offset="0x60" width="32" description="This register contains the read/write command setup for the memory mapped protocol translator (effecting chip select 3 output). By default (reset), the device uses a write command of 2, read command of 3 and address bytes number of 3. This default covers most of the serial flash devices, but can be changed.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_D_BITS" width="5" begin="28" end="24" resetval="0x0" description="Number of dummy bits to use if NUM_D_BYTES = 0x0" range="" rwaccess="RW"/>
    <bitfield id="WCMD" width="8" begin="23" end="16" resetval="0x2" description="Write command" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="READ_TYPE" width="2" begin="13" end="12" resetval="0x0" description="Determines if the read command is a single, dual or quad read mode command. 0x0: Normal read (all data input on qspi1_d[1]) 0x1: Dual read (odd bytes input on qspi1_d[1]; even bytes on qspi1_d[0]) 0x2: Normal read (all data input on qspi1_d[1]) 0x3: Quad read (uses also qspi1_d[2] and qspi1_d[3])" range="" rwaccess="RW"/>
    <bitfield id="NUM_D_BYTES" width="2" begin="11" end="10" resetval="0x0" description="Number of dummy bytes to be used for fast read. 0x0: No dummy bytes required. Use the value in NUM_D_BITS 0x1: Use 8 bits 0x2: Use 16 bits 0x3: Use 24 bits" range="" rwaccess="RW"/>
    <bitfield id="NUM_A_BYTES" width="2" begin="9" end="8" resetval="0x2" description="Number of address bytes to be sent. 0x0: 1 byte 0x1: 2 bytes 0x2: 3 bytes 0x3: 4 bytes" range="" rwaccess="RW"/>
    <bitfield id="RCMD" width="8" begin="7" end="0" resetval="0x3" description="Read Command" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_SWITCH_REG" acronym="QSPI_SPI_SWITCH_REG" offset="0x64" width="32" description="This register allows initiators to switch control of the SPI core port between the configuration port and the SFI translator. In addition, an interrupt enable field is defined which is used to enable or disable word complete interrupt generation in memory mapped mode.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MM_INT_EN" width="1" begin="1" end="1" resetval="0x0" description="Memory mapped mode interrupt enable." range="" rwaccess="RW">
      <bitenum value="0" id="MM_MODE_INTR_DISABLED" token="MM_INT_EN_0" description="Word complete interrupt is disabled during memory mapped operations"/>
      <bitenum value="1" id="MM_MODE_INTR_ENABLED" token="MM_INT_EN_1" description="Word complete interrupt is enabled for memory mapped operations"/>
    </bitfield>
    <bitfield id="MMPT_S" width="1" begin="0" end="0" resetval="0x0" description="MPT select." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_CFG_PORT" token="MMPT_S_0" description="Configuration port is selected to control the SPI_CORE."/>
      <bitenum value="1" id="SEL_MM_PORT" token="MMPT_S_1" description="SFI translator is selected to control the SPI_CORE."/>
    </bitfield>
  </register>
  <register id="QSPI_SPI_DATA_REG_1" acronym="QSPI_SPI_DATA_REG_1" offset="0x68" width="32" description="The data received in this register is shifted to the LSB position and the content of the register is shifted to the left. This register acts as the second 32-bit register of the 128-bit shift in/out register. This register is cleared between reads or writes and can only be written when the QSPI module is not busy, as identified by the[0] BUSY bit.">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data register for read and write operations" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_DATA_REG_2" acronym="QSPI_SPI_DATA_REG_2" offset="0x6C" width="32" description="The data received in this register is shifted to the LSB position and the content of the register is shifted to the left. This register acts as the third 32-bit register of the 128-bit shift in/out register. This register is cleared between reads or writes and can only be written when the QSPI module is not busy, as identified by the[0] BUSY bit.">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data register for read and write operations" range="" rwaccess="RW"/>
  </register>
  <register id="QSPI_SPI_DATA_REG_3" acronym="QSPI_SPI_DATA_REG_3" offset="0x70" width="32" description="The data received in this register is shifted to the LSB position and the content of the register is shifted to the left. This register acts as the fourth 32-bit register of the 128-bit shift in/out register. This register is cleared between reads or writes and can only be written when the QSPI module is not busy, as identified by the[0] BUSY bit.">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Data register for read and write operations" range="" rwaccess="RW"/>
  </register>
</module>
