--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24812 paths analyzed, 1905 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.527ns.
--------------------------------------------------------------------------------
Slack:                  10.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.469ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.326 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y22.D1      net (fanout=4)        1.005   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y31.B5      net (fanout=13)       1.720   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y31.CLK     Tas                   0.373   processor/M_next_cursor_q[5]
                                                       processor/shift_cursor/Mmux_out201
                                                       processor/M_next_cursor_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.469ns (1.729ns logic, 7.740ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  10.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y22.B6      net (fanout=16)       1.362   processor/shift_cursor/_n0089
    SLICE_X13Y22.B       Tilo                  0.259   processor/shift_cursor/N60
                                                       processor/shift_cursor/Mmux_out_temp62
    SLICE_X12Y23.D3      net (fanout=4)        1.403   processor/shift_cursor/Mmux_out_temp61
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X8Y31.D4       net (fanout=12)       1.716   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X8Y31.CLK      Tas                   0.339   processor/M_next_cursor_q[1]
                                                       processor/shift_cursor/Mmux_out121
                                                       processor/M_next_cursor_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.320ns (1.719ns logic, 7.601ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  10.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.326 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X17Y23.B5      net (fanout=16)       1.931   processor/shift_cursor/_n0089
    SLICE_X17Y23.B       Tilo                  0.259   processor/shift_cursor/N57
                                                       processor/shift_cursor/Mmux_out_temp52
    SLICE_X12Y22.D4      net (fanout=4)        0.766   processor/shift_cursor/Mmux_out_temp51
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y31.B5      net (fanout=13)       1.720   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y31.CLK     Tas                   0.373   processor/M_next_cursor_q[5]
                                                       processor/shift_cursor/Mmux_out201
                                                       processor/M_next_cursor_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.290ns (1.753ns logic, 7.537ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  10.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.324 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y22.D1      net (fanout=4)        1.005   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y29.C3      net (fanout=13)       1.475   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y29.CLK     Tas                   0.373   processor/M_next_cursor_q[3]
                                                       processor/shift_cursor/Mmux_out191
                                                       processor/M_next_cursor_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.224ns (1.729ns logic, 7.495ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  10.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.326 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y22.B6      net (fanout=16)       1.362   processor/shift_cursor/_n0089
    SLICE_X13Y22.B       Tilo                  0.259   processor/shift_cursor/N60
                                                       processor/shift_cursor/Mmux_out_temp62
    SLICE_X12Y23.D3      net (fanout=4)        1.403   processor/shift_cursor/Mmux_out_temp61
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X11Y31.D3      net (fanout=12)       1.587   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X11Y31.CLK     Tas                   0.373   processor/M_next_cursor_q[5]
                                                       processor/shift_cursor/Mmux_out211
                                                       processor/M_next_cursor_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (1.753ns logic, 7.472ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  10.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y22.D1      net (fanout=4)        1.005   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y27.B1      net (fanout=13)       1.419   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y27.CLK     Tas                   0.373   processor/M_next_cursor_q[21]
                                                       processor/shift_cursor/Mmux_out131
                                                       processor/M_next_cursor_q_20
    -------------------------------------------------  ---------------------------
    Total                                      9.168ns (1.729ns logic, 7.439ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  10.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.154ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y22.B6      net (fanout=16)       1.362   processor/shift_cursor/_n0089
    SLICE_X13Y22.B       Tilo                  0.259   processor/shift_cursor/N60
                                                       processor/shift_cursor/Mmux_out_temp62
    SLICE_X12Y23.D3      net (fanout=4)        1.403   processor/shift_cursor/Mmux_out_temp61
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X8Y31.A6       net (fanout=12)       1.550   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X8Y31.CLK      Tas                   0.339   processor/M_next_cursor_q[1]
                                                       processor/shift_cursor/Mmux_out110
                                                       processor/M_next_cursor_q_0
    -------------------------------------------------  ---------------------------
    Total                                      9.154ns (1.719ns logic, 7.435ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  10.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.045ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.324 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X17Y23.B5      net (fanout=16)       1.931   processor/shift_cursor/_n0089
    SLICE_X17Y23.B       Tilo                  0.259   processor/shift_cursor/N57
                                                       processor/shift_cursor/Mmux_out_temp52
    SLICE_X12Y22.D4      net (fanout=4)        0.766   processor/shift_cursor/Mmux_out_temp51
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y29.C3      net (fanout=13)       1.475   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y29.CLK     Tas                   0.373   processor/M_next_cursor_q[3]
                                                       processor/shift_cursor/Mmux_out191
                                                       processor/M_next_cursor_q_3
    -------------------------------------------------  ---------------------------
    Total                                      9.045ns (1.753ns logic, 7.292ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  10.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.014ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.324 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y22.B6      net (fanout=16)       1.362   processor/shift_cursor/_n0089
    SLICE_X13Y22.B       Tilo                  0.259   processor/shift_cursor/N60
                                                       processor/shift_cursor/Mmux_out_temp62
    SLICE_X12Y23.D3      net (fanout=4)        1.403   processor/shift_cursor/Mmux_out_temp61
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X11Y29.B3      net (fanout=12)       1.376   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X11Y29.CLK     Tas                   0.373   processor/M_next_cursor_q[3]
                                                       processor/shift_cursor/Mmux_out181
                                                       processor/M_next_cursor_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.014ns (1.753ns logic, 7.261ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  10.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.013ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X17Y23.B5      net (fanout=16)       1.931   processor/shift_cursor/_n0089
    SLICE_X17Y23.B       Tilo                  0.259   processor/shift_cursor/N57
                                                       processor/shift_cursor/Mmux_out_temp52
    SLICE_X12Y23.D5      net (fanout=4)        0.527   processor/shift_cursor/Mmux_out_temp51
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X8Y31.D4       net (fanout=12)       1.716   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X8Y31.CLK      Tas                   0.339   processor/M_next_cursor_q[1]
                                                       processor/shift_cursor/Mmux_out121
                                                       processor/M_next_cursor_q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.013ns (1.719ns logic, 7.294ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  10.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.989ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X17Y23.B5      net (fanout=16)       1.931   processor/shift_cursor/_n0089
    SLICE_X17Y23.B       Tilo                  0.259   processor/shift_cursor/N57
                                                       processor/shift_cursor/Mmux_out_temp52
    SLICE_X12Y22.D4      net (fanout=4)        0.766   processor/shift_cursor/Mmux_out_temp51
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y27.B1      net (fanout=13)       1.419   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y27.CLK     Tas                   0.373   processor/M_next_cursor_q[21]
                                                       processor/shift_cursor/Mmux_out131
                                                       processor/M_next_cursor_q_20
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (1.753ns logic, 7.236ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y22.D1      net (fanout=4)        1.005   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y26.A3      net (fanout=13)       1.226   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y26.CLK     Tas                   0.373   processor/M_next_cursor_q[19]
                                                       processor/shift_cursor/Mmux_out101
                                                       processor/M_next_cursor_q_18
    -------------------------------------------------  ---------------------------
    Total                                      8.975ns (1.729ns logic, 7.246ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  10.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.959ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y22.B6      net (fanout=16)       1.362   processor/shift_cursor/_n0089
    SLICE_X13Y22.B       Tilo                  0.259   processor/shift_cursor/N60
                                                       processor/shift_cursor/Mmux_out_temp62
    SLICE_X12Y23.D3      net (fanout=4)        1.403   processor/shift_cursor/Mmux_out_temp61
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X8Y27.B3       net (fanout=12)       1.355   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X8Y27.CLK      Tas                   0.339   processor/M_next_cursor_q[23]
                                                       processor/shift_cursor/Mmux_out151
                                                       processor/M_next_cursor_q_22
    -------------------------------------------------  ---------------------------
    Total                                      8.959ns (1.719ns logic, 7.240ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  10.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.958ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y23.D4      net (fanout=4)        0.532   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X8Y31.D4       net (fanout=12)       1.716   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X8Y31.CLK      Tas                   0.339   processor/M_next_cursor_q[1]
                                                       processor/shift_cursor/Mmux_out121
                                                       processor/M_next_cursor_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.958ns (1.695ns logic, 7.263ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  11.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.326 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X17Y23.B5      net (fanout=16)       1.931   processor/shift_cursor/_n0089
    SLICE_X17Y23.B       Tilo                  0.259   processor/shift_cursor/N57
                                                       processor/shift_cursor/Mmux_out_temp52
    SLICE_X12Y23.D5      net (fanout=4)        0.527   processor/shift_cursor/Mmux_out_temp51
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X11Y31.D3      net (fanout=12)       1.587   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X11Y31.CLK     Tas                   0.373   processor/M_next_cursor_q[5]
                                                       processor/shift_cursor/Mmux_out211
                                                       processor/M_next_cursor_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.918ns (1.753ns logic, 7.165ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.863ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.326 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y23.D4      net (fanout=4)        0.532   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X11Y31.D3      net (fanout=12)       1.587   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X11Y31.CLK     Tas                   0.373   processor/M_next_cursor_q[5]
                                                       processor/shift_cursor/Mmux_out211
                                                       processor/M_next_cursor_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.863ns (1.729ns logic, 7.134ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  11.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.819ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.600 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y22.B6      net (fanout=16)       1.362   processor/shift_cursor/_n0089
    SLICE_X13Y22.B       Tilo                  0.259   processor/shift_cursor/N60
                                                       processor/shift_cursor/Mmux_out_temp62
    SLICE_X12Y23.D3      net (fanout=4)        1.403   processor/shift_cursor/Mmux_out_temp61
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X12Y30.B2      net (fanout=12)       1.215   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X12Y30.CLK     Tas                   0.339   processor/M_next_cursor_q[7]
                                                       processor/shift_cursor/Mmux_out221
                                                       processor/M_next_cursor_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.819ns (1.719ns logic, 7.100ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  11.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.847ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X17Y23.B5      net (fanout=16)       1.931   processor/shift_cursor/_n0089
    SLICE_X17Y23.B       Tilo                  0.259   processor/shift_cursor/N57
                                                       processor/shift_cursor/Mmux_out_temp52
    SLICE_X12Y23.D5      net (fanout=4)        0.527   processor/shift_cursor/Mmux_out_temp51
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X8Y31.A6       net (fanout=12)       1.550   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X8Y31.CLK      Tas                   0.339   processor/M_next_cursor_q[1]
                                                       processor/shift_cursor/Mmux_out110
                                                       processor/M_next_cursor_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.847ns (1.719ns logic, 7.128ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  11.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X17Y23.B5      net (fanout=16)       1.931   processor/shift_cursor/_n0089
    SLICE_X17Y23.B       Tilo                  0.259   processor/shift_cursor/N57
                                                       processor/shift_cursor/Mmux_out_temp52
    SLICE_X12Y22.D4      net (fanout=4)        0.766   processor/shift_cursor/Mmux_out_temp51
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y26.A3      net (fanout=13)       1.226   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y26.CLK     Tas                   0.373   processor/M_next_cursor_q[19]
                                                       processor/shift_cursor/Mmux_out101
                                                       processor/M_next_cursor_q_18
    -------------------------------------------------  ---------------------------
    Total                                      8.796ns (1.753ns logic, 7.043ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  11.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.792ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.325 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y23.D4      net (fanout=4)        0.532   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X8Y31.A6       net (fanout=12)       1.550   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X8Y31.CLK      Tas                   0.339   processor/M_next_cursor_q[1]
                                                       processor/shift_cursor/Mmux_out110
                                                       processor/M_next_cursor_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.792ns (1.695ns logic, 7.097ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  11.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.759ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.317 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y22.D1      net (fanout=4)        1.005   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y26.D6      net (fanout=13)       1.010   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y26.CLK     Tas                   0.373   processor/M_next_cursor_q[19]
                                                       processor/shift_cursor/Mmux_out111
                                                       processor/M_next_cursor_q_19
    -------------------------------------------------  ---------------------------
    Total                                      8.759ns (1.729ns logic, 7.030ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.754ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.320 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y22.B6      net (fanout=16)       1.362   processor/shift_cursor/_n0089
    SLICE_X13Y22.B       Tilo                  0.259   processor/shift_cursor/N60
                                                       processor/shift_cursor/Mmux_out_temp62
    SLICE_X12Y23.D3      net (fanout=4)        1.403   processor/shift_cursor/Mmux_out_temp61
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X8Y27.D6       net (fanout=12)       1.150   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X8Y27.CLK      Tas                   0.339   processor/M_next_cursor_q[23]
                                                       processor/shift_cursor/Mmux_out161
                                                       processor/M_next_cursor_q_23
    -------------------------------------------------  ---------------------------
    Total                                      8.754ns (1.719ns logic, 7.035ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  11.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.747ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.315 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y22.D1      net (fanout=4)        1.005   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X9Y25.B4       net (fanout=13)       0.998   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X9Y25.CLK      Tas                   0.373   processor/M_next_cursor_q[17]
                                                       processor/shift_cursor/Mmux_out81
                                                       processor/M_next_cursor_q_16
    -------------------------------------------------  ---------------------------
    Total                                      8.747ns (1.729ns logic, 7.018ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_4 (FF)
  Destination:          processor/M_next_cursor_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.600 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_4 to processor/M_next_cursor_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.BQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[4]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_4
    SLICE_X8Y22.A2       net (fanout=8)        1.462   processor/shift_cursor/get_neighbours/M_cursor_position_q[4]
    SLICE_X8Y22.A        Tilo                  0.254   processor/shift_cursor/Mmux_out_temp91
                                                       processor/shift_cursor/get_neighbours/_n00831
    SLICE_X10Y30.B2      net (fanout=22)       2.460   processor/shift_cursor/_n0083
    SLICE_X10Y30.B       Tilo                  0.235   processor/shift_cursor/M_up_temp_q_6
                                                       processor/shift_cursor/Mmux_out_temp212
    SLICE_X12Y29.D1      net (fanout=4)        1.090   processor/shift_cursor/Mmux_out_temp211
    SLICE_X12Y29.CMUX    Topdc                 0.456   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>31
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>3_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>3_1
    SLICE_X12Y30.D1      net (fanout=12)       1.994   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>31
    SLICE_X12Y30.CLK     Tas                   0.339   processor/M_next_cursor_q[7]
                                                       processor/shift_cursor/Mmux_out231
                                                       processor/M_next_cursor_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.720ns (1.714ns logic, 7.006ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_4 (FF)
  Destination:          processor/M_next_cursor_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.751ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.326 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_4 to processor/M_next_cursor_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.BQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[4]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_4
    SLICE_X10Y29.C1      net (fanout=8)        2.402   processor/shift_cursor/get_neighbours/M_cursor_position_q[4]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y22.D1      net (fanout=4)        1.005   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X11Y31.B5      net (fanout=13)       1.720   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X11Y31.CLK     Tas                   0.373   processor/M_next_cursor_q[5]
                                                       processor/shift_cursor/Mmux_out201
                                                       processor/M_next_cursor_q_4
    -------------------------------------------------  ---------------------------
    Total                                      8.751ns (1.729ns logic, 7.022ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_4 (FF)
  Destination:          processor/M_next_cursor_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.596 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_4 to processor/M_next_cursor_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.BQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[4]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_4
    SLICE_X10Y25.C1      net (fanout=8)        2.163   processor/shift_cursor/get_neighbours/M_cursor_position_q[4]
    SLICE_X10Y25.C       Tilo                  0.235   processor/shift_cursor/out_temp[2]
                                                       processor/shift_cursor/get_neighbours/_n00871_1
    SLICE_X11Y25.B1      net (fanout=10)       0.703   processor/shift_cursor/_n00871
    SLICE_X11Y25.B       Tilo                  0.259   processor/shift_cursor/Mmux_out_temp3
                                                       processor/shift_cursor/Mmux_out_temp12
    SLICE_X6Y25.A2       net (fanout=4)        1.236   processor/shift_cursor/out_temp[0]
    SLICE_X6Y25.A        Tilo                  0.235   processor/shift_cursor/M_up_temp_q_24
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>4_1
    SLICE_X15Y27.D2      net (fanout=12)       1.846   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>4
    SLICE_X15Y27.D       Tilo                  0.259   processor/M_next_cursor_q[9]
                                                       processor/shift_cursor/Mmux_out251_SW1
    SLICE_X15Y27.C1      net (fanout=1)        0.959   processor/shift_cursor/N96
    SLICE_X15Y27.CLK     Tas                   0.373   processor/M_next_cursor_q[9]
                                                       processor/shift_cursor/Mmux_out251
                                                       processor/M_next_cursor_q_9
    -------------------------------------------------  ---------------------------
    Total                                      8.698ns (1.791ns logic, 6.907ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  11.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.672ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.600 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y27.B4      net (fanout=16)       1.092   processor/shift_cursor/_n0089
    SLICE_X13Y27.B       Tilo                  0.259   processor/shift_cursor/N93
                                                       processor/shift_cursor/Mmux_out_temp242
    SLICE_X12Y29.D3      net (fanout=4)        0.747   processor/shift_cursor/Mmux_out_temp241
    SLICE_X12Y29.CMUX    Topdc                 0.456   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>31
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>3_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>3_1
    SLICE_X12Y30.D1      net (fanout=12)       1.994   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>31
    SLICE_X12Y30.CLK     Tas                   0.339   processor/M_next_cursor_q[7]
                                                       processor/shift_cursor/Mmux_out231
                                                       processor/M_next_cursor_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.672ns (1.719ns logic, 6.953ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.707ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.324 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X17Y23.B5      net (fanout=16)       1.931   processor/shift_cursor/_n0089
    SLICE_X17Y23.B       Tilo                  0.259   processor/shift_cursor/N57
                                                       processor/shift_cursor/Mmux_out_temp52
    SLICE_X12Y23.D5      net (fanout=4)        0.527   processor/shift_cursor/Mmux_out_temp51
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X11Y29.B3      net (fanout=12)       1.376   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X11Y29.CLK     Tas                   0.373   processor/M_next_cursor_q[3]
                                                       processor/shift_cursor/Mmux_out181
                                                       processor/M_next_cursor_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.707ns (1.753ns logic, 6.954ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  11.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.657ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.600 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X13Y22.B6      net (fanout=16)       1.362   processor/shift_cursor/_n0089
    SLICE_X13Y22.B       Tilo                  0.259   processor/shift_cursor/N60
                                                       processor/shift_cursor/Mmux_out_temp62
    SLICE_X12Y23.D3      net (fanout=4)        1.403   processor/shift_cursor/Mmux_out_temp61
    SLICE_X12Y23.CMUX    Topdc                 0.456   processor/M_next_cursor_q[24]
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_1
    SLICE_X12Y30.D3      net (fanout=12)       1.053   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>11
    SLICE_X12Y30.CLK     Tas                   0.339   processor/M_next_cursor_q[7]
                                                       processor/shift_cursor/Mmux_out231
                                                       processor/M_next_cursor_q_7
    -------------------------------------------------  ---------------------------
    Total                                      8.657ns (1.719ns logic, 6.938ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  11.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_cursor_position_q_0 (FF)
  Destination:          processor/M_next_cursor_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.588 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_cursor_position_q_0 to processor/M_next_cursor_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y16.AQ       Tcko                  0.430   processor/shift_cursor/get_neighbours/M_cursor_position_q[1]
                                                       processor/shift_cursor/get_neighbours/M_cursor_position_q_0
    SLICE_X10Y29.C2      net (fanout=8)        3.120   processor/shift_cursor/get_neighbours/M_cursor_position_q[0]
    SLICE_X10Y29.C       Tilo                  0.235   processor/shift_cursor/N87
                                                       processor/shift_cursor/get_neighbours/_n00891
    SLICE_X14Y23.B3      net (fanout=16)       1.895   processor/shift_cursor/_n0089
    SLICE_X14Y23.B       Tilo                  0.235   processor/shift_cursor/M_left_temp_q_15
                                                       processor/shift_cursor/Mmux_out_temp42
    SLICE_X12Y22.D1      net (fanout=4)        1.005   processor/shift_cursor/Mmux_out_temp41
    SLICE_X12Y22.CMUX    Topdc                 0.456   processor/shift_cursor/Mmux_out_temp7
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1_F
                                                       processor/shift_cursor/direction[1]_GND_19_o_equal_2_o<24>1
    SLICE_X15Y24.A3      net (fanout=13)       0.887   processor/shift_cursor/direction[1]_GND_19_o_equal_2_o[24]
    SLICE_X15Y24.CLK     Tas                   0.373   processor/M_next_cursor_q[13]
                                                       processor/shift_cursor/Mmux_out41
                                                       processor/M_next_cursor_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.636ns (1.729ns logic, 6.907ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/start_btn_cond/M_sync_out/CLK
  Logical resource: processor/reset_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/start_btn_cond/M_sync_out/CLK
  Logical resource: processor/down_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/start_btn_cond/M_sync_out/CLK
  Logical resource: processor/enter_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/start_btn_cond/M_sync_out/CLK
  Logical resource: processor/right_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/start_btn_cond/M_sync_out/CLK
  Logical resource: processor/up_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/start_btn_cond/M_sync_out/CLK
  Logical resource: processor/left_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/start_btn_cond/M_sync_out/CLK
  Logical resource: processor/start_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_13/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_14/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_seg_ctr_value[1]/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_seg_ctr_value[1]/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_seg_ctr_value[1]/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_18/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_seg_ctr_value[1]/CLK
  Logical resource: seven_seg_ctr/M_ctr_q_19/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/up_btn_cond/M_ctr_q[3]/CLK
  Logical resource: processor/up_btn_cond/M_ctr_q_0/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/up_btn_cond/M_ctr_q[3]/CLK
  Logical resource: processor/up_btn_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.527|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24812 paths, 0 nets, and 2261 connections

Design statistics:
   Minimum period:   9.527ns{1}   (Maximum frequency: 104.965MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 06 16:38:43 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



