/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [28:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [23:0] celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [16:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_36z;
  wire [11:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [44:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_62z;
  wire [23:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire [4:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [21:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  reg [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_71z = ~(celloutsig_0_1z[1] & celloutsig_0_39z[11]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z & in_data[128]);
  assign celloutsig_0_23z = ~(celloutsig_0_9z[8] & celloutsig_0_20z);
  assign celloutsig_1_6z = celloutsig_1_5z[20] | ~(celloutsig_1_5z[10]);
  assign celloutsig_1_10z = celloutsig_1_4z | ~(celloutsig_1_6z);
  assign celloutsig_0_25z = celloutsig_0_16z[6] | ~(celloutsig_0_9z[10]);
  assign celloutsig_0_20z = celloutsig_0_18z[3] | celloutsig_0_0z[3];
  assign celloutsig_1_14z = { in_data[100], celloutsig_1_11z, celloutsig_1_12z } / { 2'h3, celloutsig_1_3z };
  assign celloutsig_0_19z = celloutsig_0_14z[3:0] / { 1'h1, celloutsig_0_16z[8:6] };
  assign celloutsig_1_15z = in_data[111:102] / { 1'h1, celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_0_18z = { in_data[17:15], celloutsig_0_7z } / { 1'h1, celloutsig_0_4z[37:31] };
  assign celloutsig_0_2z = { in_data[37:27], celloutsig_0_1z } / { 1'h1, celloutsig_0_1z[4:3], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_13z[21:19], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_19z } / { 1'h1, celloutsig_0_9z[7:3], celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_0_72z = { celloutsig_0_13z[18:16], celloutsig_0_12z } <= { celloutsig_0_62z, celloutsig_0_26z };
  assign celloutsig_0_12z = celloutsig_0_7z[3:1] <= { celloutsig_0_8z[1:0], celloutsig_0_5z };
  assign celloutsig_1_11z = 1'h1 || celloutsig_1_5z[22:17];
  assign celloutsig_1_17z = 1'h1 || celloutsig_1_15z[9:4];
  assign celloutsig_0_27z = { celloutsig_0_10z[8:4], celloutsig_0_3z, celloutsig_0_8z } || { celloutsig_0_16z[23:19], celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:1], celloutsig_0_2z } < { in_data[87:73], celloutsig_0_0z };
  assign celloutsig_0_62z = celloutsig_0_28z[7:5] % { 1'h1, celloutsig_0_17z[1:0] };
  assign celloutsig_1_0z = in_data[125:120] % { 1'h1, in_data[130:126] };
  assign celloutsig_0_6z = { celloutsig_0_2z[16:6], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_4z[28:6] };
  assign celloutsig_0_7z = celloutsig_0_4z[35:31] % { 1'h1, celloutsig_0_1z[4:1] };
  assign celloutsig_0_33z = ~ celloutsig_0_4z[41:39];
  assign celloutsig_0_3z = ~^ in_data[50:39];
  assign celloutsig_0_73z = ~^ { celloutsig_0_28z[8:7], celloutsig_0_71z };
  assign celloutsig_1_1z = ~^ celloutsig_1_0z[3:1];
  assign celloutsig_1_8z = ~^ { celloutsig_1_0z[2:0], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_26z = ~^ celloutsig_0_2z[7:1];
  assign celloutsig_1_13z = { celloutsig_1_10z, 4'hf, celloutsig_1_2z[0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z } << { in_data[167:153], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_18z = in_data[160:154] - { celloutsig_1_13z[7:2], celloutsig_1_9z };
  assign celloutsig_0_10z = { celloutsig_0_6z[20:8], celloutsig_0_1z, celloutsig_0_8z } - in_data[55:32];
  assign celloutsig_0_0z = in_data[47:41] ~^ in_data[13:7];
  assign celloutsig_0_36z = { in_data[6:5], celloutsig_0_25z } ~^ celloutsig_0_2z[11:9];
  assign celloutsig_0_39z = { celloutsig_0_9z[4:1], celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_36z } ~^ { celloutsig_0_4z[43:42], celloutsig_0_24z, celloutsig_0_33z };
  assign celloutsig_0_1z = in_data[39:34] ~^ in_data[14:9];
  assign celloutsig_0_13z = in_data[31:3] ~^ celloutsig_0_4z[38:10];
  assign celloutsig_0_14z = { celloutsig_0_4z[1], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z } ~^ { celloutsig_0_4z[43:42], celloutsig_0_0z };
  assign celloutsig_0_15z = in_data[11:3] ~^ { in_data[73:72], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_2z[13:0], celloutsig_0_11z, celloutsig_0_14z } ~^ { celloutsig_0_6z[7:0], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_24z = { celloutsig_0_18z[6], celloutsig_0_7z, celloutsig_0_11z } ~^ celloutsig_0_15z[7:1];
  assign celloutsig_0_9z = celloutsig_0_2z[16:5] ^ { celloutsig_0_6z[14:9], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_4z = ~((celloutsig_1_2z[0] & 1'h1) | 1'h1);
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 45'h000000000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_4z = in_data[45:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_8z = celloutsig_0_0z[4:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 10'h000;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_17z };
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_17z = { celloutsig_0_1z[1:0], celloutsig_0_12z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z[4] & celloutsig_1_2z[0]) | (celloutsig_1_1z & in_data[177]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_0z[0]) | (celloutsig_1_5z[9] & in_data[107]));
  assign celloutsig_1_12z = ~((celloutsig_1_0z[0] & celloutsig_1_0z[5]) | (celloutsig_1_10z & celloutsig_1_10z));
  assign celloutsig_0_11z = ~((celloutsig_0_1z[1] & celloutsig_0_5z) | (celloutsig_0_6z[1] & celloutsig_0_1z[3]));
  assign celloutsig_1_2z[0] = celloutsig_1_1z ~^ celloutsig_1_0z[0];
  assign { celloutsig_1_5z[22:5], celloutsig_1_5z[0] } = { in_data[126:109], in_data[104] } ~^ { in_data[101:97], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z[0] };
  assign celloutsig_1_2z[4:1] = 4'hf;
  assign celloutsig_1_5z[4:1] = in_data[108:105];
  assign { out_data[134:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
