; Copyright (C) Codeplay Software Limited. All Rights Reserved.

; RUN: %spirv-ll -a OpenCL -b 64 -c Addresses %p/op_opencl_vstorea_halfn_r_64bit.spv | %filecheck %s
               OpCapability Addresses
               OpCapability Kernel
               OpCapability Vector16
               OpCapability Float16Buffer
               OpCapability Int64
          %1 = OpExtInstImport "OpenCL.std"
               OpMemoryModel Physical64 OpenCL
               OpEntryPoint Kernel %7 "foo"
               OpSource OpenCL_C 102000
               OpName %out "out"
               OpName %loc "loc"
               OpName %entry "entry"
      %ulong = OpTypeInt 64 0
    %ulong_0 = OpConstant %ulong 0
       %void = OpTypeVoid
       %half = OpTypeFloat 16
%_ptr_CrossWorkgroup_half = OpTypePointer CrossWorkgroup %half
%_ptr_Workgroup_half = OpTypePointer Workgroup %half
          %6 = OpTypeFunction %void %_ptr_CrossWorkgroup_half %_ptr_Workgroup_half
      %float = OpTypeFloat 32
    %v2float = OpTypeVector %float 2
    %v3float = OpTypeVector %float 3
    %v4float = OpTypeVector %float 4
    %v8float = OpTypeVector %float 8
   %v16float = OpTypeVector %float 16
    %float_1 = OpConstant %float 1
    %float_2 = OpConstant %float 2
         %18 = OpConstantComposite %v2float %float_2 %float_2
    %float_3 = OpConstant %float 3
         %22 = OpConstantComposite %v3float %float_3 %float_3 %float_3
    %float_4 = OpConstant %float 4
         %26 = OpConstantComposite %v4float %float_4 %float_4 %float_4 %float_4
    %float_8 = OpConstant %float 8
         %30 = OpConstantComposite %v8float %float_8 %float_8 %float_8 %float_8 %float_8 %float_8 %float_8 %float_8
   %float_16 = OpConstant %float 16
         %34 = OpConstantComposite %v16float %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16 %float_16
          %7 = OpFunction %void None %6
        %out = OpFunctionParameter %_ptr_CrossWorkgroup_half
        %loc = OpFunctionParameter %_ptr_Workgroup_half
      %entry = OpLabel
         %15 = OpExtInst %void %1 vstorea_halfn_r %float_1 %ulong_0 %out RTE
; CHECK: call spir_func void @_Z16vstorea_half_rtefmPU3AS1Dh(float 1.000000e+00, i64 0, ptr addrspace(1) %out)
         %19 = OpExtInst %void %1 vstorea_halfn_r %18 %ulong_0 %out RTE
; CHECK: call spir_func void @_Z17vstorea_half2_rteDv2_fmPU3AS1Dh(<2 x float> <float 2.000000e+00, float 2.000000e+00>, i64 0, ptr addrspace(1) %out)
         %23 = OpExtInst %void %1 vstorea_halfn_r %22 %ulong_0 %out RTE
; CHECK: call spir_func void @_Z17vstorea_half3_rteDv3_fmPU3AS1Dh(<3 x float> <float 3.000000e+00, float 3.000000e+00, float 3.000000e+00>, i64 0, ptr addrspace(1) %out)
         %27 = OpExtInst %void %1 vstorea_halfn_r %26 %ulong_0 %out RTE
; CHECK: call spir_func void @_Z17vstorea_half4_rteDv4_fmPU3AS1Dh(<4 x float> <float 4.000000e+00, float 4.000000e+00, float 4.000000e+00, float 4.000000e+00>, i64 0, ptr addrspace(1) %out)
         %31 = OpExtInst %void %1 vstorea_halfn_r %30 %ulong_0 %out RTE
; CHECK: call spir_func void @_Z17vstorea_half8_rteDv8_fmPU3AS1Dh(<8 x float> <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>, i64 0, ptr addrspace(1) %out)
         %35 = OpExtInst %void %1 vstorea_halfn_r %34 %ulong_0 %out RTE
; CHECK: call spir_func void @_Z18vstorea_half16_rteDv16_fmPU3AS1Dh(<16 x float> <float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01>, i64 0, ptr addrspace(1) %out)
         %36 = OpExtInst %void %1 vstorea_halfn_r %float_1 %ulong_0 %loc RTE
; CHECK: call spir_func void @_Z16vstorea_half_rtefmPU3AS3Dh(float 1.000000e+00, i64 0, ptr addrspace(3) %loc)
         %37 = OpExtInst %void %1 vstorea_halfn_r %18 %ulong_0 %loc RTE
; CHECK: call spir_func void @_Z17vstorea_half2_rteDv2_fmPU3AS3Dh(<2 x float> <float 2.000000e+00, float 2.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %38 = OpExtInst %void %1 vstorea_halfn_r %22 %ulong_0 %loc RTE
; CHECK: call spir_func void @_Z17vstorea_half3_rteDv3_fmPU3AS3Dh(<3 x float> <float 3.000000e+00, float 3.000000e+00, float 3.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %39 = OpExtInst %void %1 vstorea_halfn_r %26 %ulong_0 %loc RTE
; CHECK: call spir_func void @_Z17vstorea_half4_rteDv4_fmPU3AS3Dh(<4 x float> <float 4.000000e+00, float 4.000000e+00, float 4.000000e+00, float 4.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %40 = OpExtInst %void %1 vstorea_halfn_r %30 %ulong_0 %loc RTE
; CHECK: call spir_func void @_Z17vstorea_half8_rteDv8_fmPU3AS3Dh(<8 x float> <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %41 = OpExtInst %void %1 vstorea_halfn_r %34 %ulong_0 %loc RTE
; CHECK: call spir_func void @_Z18vstorea_half16_rteDv16_fmPU3AS3Dh(<16 x float> <float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01>, i64 0, ptr addrspace(3) %loc)
         %42 = OpExtInst %void %1 vstorea_halfn_r %float_1 %ulong_0 %out RTZ
; CHECK: call spir_func void @_Z16vstorea_half_rtzfmPU3AS1Dh(float 1.000000e+00, i64 0, ptr addrspace(1) %out)
         %43 = OpExtInst %void %1 vstorea_halfn_r %18 %ulong_0 %out RTZ
; CHECK: call spir_func void @_Z17vstorea_half2_rtzDv2_fmPU3AS1Dh(<2 x float> <float 2.000000e+00, float 2.000000e+00>, i64 0, ptr addrspace(1) %out)
         %44 = OpExtInst %void %1 vstorea_halfn_r %22 %ulong_0 %out RTZ
; CHECK: call spir_func void @_Z17vstorea_half3_rtzDv3_fmPU3AS1Dh(<3 x float> <float 3.000000e+00, float 3.000000e+00, float 3.000000e+00>, i64 0, ptr addrspace(1) %out)
         %45 = OpExtInst %void %1 vstorea_halfn_r %26 %ulong_0 %out RTZ
; CHECK: call spir_func void @_Z17vstorea_half4_rtzDv4_fmPU3AS1Dh(<4 x float> <float 4.000000e+00, float 4.000000e+00, float 4.000000e+00, float 4.000000e+00>, i64 0, ptr addrspace(1) %out)
         %46 = OpExtInst %void %1 vstorea_halfn_r %30 %ulong_0 %out RTZ
; CHECK: call spir_func void @_Z17vstorea_half8_rtzDv8_fmPU3AS1Dh(<8 x float> <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>, i64 0, ptr addrspace(1) %out)
         %47 = OpExtInst %void %1 vstorea_halfn_r %34 %ulong_0 %out RTZ
; CHECK: call spir_func void @_Z18vstorea_half16_rtzDv16_fmPU3AS1Dh(<16 x float> <float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01>, i64 0, ptr addrspace(1) %out)
         %48 = OpExtInst %void %1 vstorea_halfn_r %float_1 %ulong_0 %loc RTZ
; CHECK: call spir_func void @_Z16vstorea_half_rtzfmPU3AS3Dh(float 1.000000e+00, i64 0, ptr addrspace(3) %loc)
         %49 = OpExtInst %void %1 vstorea_halfn_r %18 %ulong_0 %loc RTZ
; CHECK: call spir_func void @_Z17vstorea_half2_rtzDv2_fmPU3AS3Dh(<2 x float> <float 2.000000e+00, float 2.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %50 = OpExtInst %void %1 vstorea_halfn_r %22 %ulong_0 %loc RTZ
; CHECK: call spir_func void @_Z17vstorea_half3_rtzDv3_fmPU3AS3Dh(<3 x float> <float 3.000000e+00, float 3.000000e+00, float 3.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %51 = OpExtInst %void %1 vstorea_halfn_r %26 %ulong_0 %loc RTZ
; CHECK: call spir_func void @_Z17vstorea_half4_rtzDv4_fmPU3AS3Dh(<4 x float> <float 4.000000e+00, float 4.000000e+00, float 4.000000e+00, float 4.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %52 = OpExtInst %void %1 vstorea_halfn_r %30 %ulong_0 %loc RTZ
; CHECK: call spir_func void @_Z17vstorea_half8_rtzDv8_fmPU3AS3Dh(<8 x float> <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %53 = OpExtInst %void %1 vstorea_halfn_r %34 %ulong_0 %loc RTZ
; CHECK: call spir_func void @_Z18vstorea_half16_rtzDv16_fmPU3AS3Dh(<16 x float> <float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01>, i64 0, ptr addrspace(3) %loc)
         %54 = OpExtInst %void %1 vstorea_halfn_r %float_1 %ulong_0 %out RTP
; CHECK: call spir_func void @_Z16vstorea_half_rtpfmPU3AS1Dh(float 1.000000e+00, i64 0, ptr addrspace(1) %out)
         %55 = OpExtInst %void %1 vstorea_halfn_r %18 %ulong_0 %out RTP
; CHECK: call spir_func void @_Z17vstorea_half2_rtpDv2_fmPU3AS1Dh(<2 x float> <float 2.000000e+00, float 2.000000e+00>, i64 0, ptr addrspace(1) %out)
         %56 = OpExtInst %void %1 vstorea_halfn_r %22 %ulong_0 %out RTP
; CHECK: call spir_func void @_Z17vstorea_half3_rtpDv3_fmPU3AS1Dh(<3 x float> <float 3.000000e+00, float 3.000000e+00, float 3.000000e+00>, i64 0, ptr addrspace(1) %out)
         %57 = OpExtInst %void %1 vstorea_halfn_r %26 %ulong_0 %out RTP
; CHECK: call spir_func void @_Z17vstorea_half4_rtpDv4_fmPU3AS1Dh(<4 x float> <float 4.000000e+00, float 4.000000e+00, float 4.000000e+00, float 4.000000e+00>, i64 0, ptr addrspace(1) %out)
         %58 = OpExtInst %void %1 vstorea_halfn_r %30 %ulong_0 %out RTP
; CHECK: call spir_func void @_Z17vstorea_half8_rtpDv8_fmPU3AS1Dh(<8 x float> <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>, i64 0, ptr addrspace(1) %out)
         %59 = OpExtInst %void %1 vstorea_halfn_r %34 %ulong_0 %out RTP
; CHECK: call spir_func void @_Z18vstorea_half16_rtpDv16_fmPU3AS1Dh(<16 x float> <float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01>, i64 0, ptr addrspace(1) %out)
         %60 = OpExtInst %void %1 vstorea_halfn_r %float_1 %ulong_0 %loc RTP
; CHECK: call spir_func void @_Z16vstorea_half_rtpfmPU3AS3Dh(float 1.000000e+00, i64 0, ptr addrspace(3) %loc)
         %61 = OpExtInst %void %1 vstorea_halfn_r %18 %ulong_0 %loc RTP
; CHECK: call spir_func void @_Z17vstorea_half2_rtpDv2_fmPU3AS3Dh(<2 x float> <float 2.000000e+00, float 2.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %62 = OpExtInst %void %1 vstorea_halfn_r %22 %ulong_0 %loc RTP
; CHECK: call spir_func void @_Z17vstorea_half3_rtpDv3_fmPU3AS3Dh(<3 x float> <float 3.000000e+00, float 3.000000e+00, float 3.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %63 = OpExtInst %void %1 vstorea_halfn_r %26 %ulong_0 %loc RTP
; CHECK: call spir_func void @_Z17vstorea_half4_rtpDv4_fmPU3AS3Dh(<4 x float> <float 4.000000e+00, float 4.000000e+00, float 4.000000e+00, float 4.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %64 = OpExtInst %void %1 vstorea_halfn_r %30 %ulong_0 %loc RTP
; CHECK: call spir_func void @_Z17vstorea_half8_rtpDv8_fmPU3AS3Dh(<8 x float> <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %65 = OpExtInst %void %1 vstorea_halfn_r %34 %ulong_0 %loc RTP
; CHECK: call spir_func void @_Z18vstorea_half16_rtpDv16_fmPU3AS3Dh(<16 x float> <float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01>, i64 0, ptr addrspace(3) %loc)
         %66 = OpExtInst %void %1 vstorea_halfn_r %float_1 %ulong_0 %out RTN
; CHECK: call spir_func void @_Z16vstorea_half_rtnfmPU3AS1Dh(float 1.000000e+00, i64 0, ptr addrspace(1) %out)
         %67 = OpExtInst %void %1 vstorea_halfn_r %18 %ulong_0 %out RTN
; CHECK: call spir_func void @_Z17vstorea_half2_rtnDv2_fmPU3AS1Dh(<2 x float> <float 2.000000e+00, float 2.000000e+00>, i64 0, ptr addrspace(1) %out)
         %68 = OpExtInst %void %1 vstorea_halfn_r %22 %ulong_0 %out RTN
; CHECK: call spir_func void @_Z17vstorea_half3_rtnDv3_fmPU3AS1Dh(<3 x float> <float 3.000000e+00, float 3.000000e+00, float 3.000000e+00>, i64 0, ptr addrspace(1) %out)
         %69 = OpExtInst %void %1 vstorea_halfn_r %26 %ulong_0 %out RTN
; CHECK: call spir_func void @_Z17vstorea_half4_rtnDv4_fmPU3AS1Dh(<4 x float> <float 4.000000e+00, float 4.000000e+00, float 4.000000e+00, float 4.000000e+00>, i64 0, ptr addrspace(1) %out)
         %70 = OpExtInst %void %1 vstorea_halfn_r %30 %ulong_0 %out RTN
; CHECK: call spir_func void @_Z17vstorea_half8_rtnDv8_fmPU3AS1Dh(<8 x float> <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>, i64 0, ptr addrspace(1) %out)
         %71 = OpExtInst %void %1 vstorea_halfn_r %34 %ulong_0 %out RTN
; CHECK: call spir_func void @_Z18vstorea_half16_rtnDv16_fmPU3AS1Dh(<16 x float> <float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01>, i64 0, ptr addrspace(1) %out)
         %72 = OpExtInst %void %1 vstorea_halfn_r %float_1 %ulong_0 %loc RTN
; CHECK: call spir_func void @_Z16vstorea_half_rtnfmPU3AS3Dh(float 1.000000e+00, i64 0, ptr addrspace(3) %loc)
         %73 = OpExtInst %void %1 vstorea_halfn_r %18 %ulong_0 %loc RTN
; CHECK: call spir_func void @_Z17vstorea_half2_rtnDv2_fmPU3AS3Dh(<2 x float> <float 2.000000e+00, float 2.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %74 = OpExtInst %void %1 vstorea_halfn_r %22 %ulong_0 %loc RTN
; CHECK: call spir_func void @_Z17vstorea_half3_rtnDv3_fmPU3AS3Dh(<3 x float> <float 3.000000e+00, float 3.000000e+00, float 3.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %75 = OpExtInst %void %1 vstorea_halfn_r %26 %ulong_0 %loc RTN
; CHECK: call spir_func void @_Z17vstorea_half4_rtnDv4_fmPU3AS3Dh(<4 x float> <float 4.000000e+00, float 4.000000e+00, float 4.000000e+00, float 4.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %76 = OpExtInst %void %1 vstorea_halfn_r %30 %ulong_0 %loc RTN
; CHECK: call spir_func void @_Z17vstorea_half8_rtnDv8_fmPU3AS3Dh(<8 x float> <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>, i64 0, ptr addrspace(3) %loc)
         %77 = OpExtInst %void %1 vstorea_halfn_r %34 %ulong_0 %loc RTN
; CHECK: call spir_func void @_Z18vstorea_half16_rtnDv16_fmPU3AS3Dh(<16 x float> <float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01, float 1.600000e+01>, i64 0, ptr addrspace(3) %loc)
               OpReturn
               OpFunctionEnd
