// Seed: 1955176262
module module_0 (
    input tri0 id_0,
    input tri0 id_1
    , id_21,
    output wor id_2,
    output wand id_3,
    output tri0 id_4,
    output uwire id_5
    , id_22,
    output wor id_6,
    output tri0 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output supply1 id_15,
    input tri id_16,
    input uwire id_17,
    output supply0 id_18,
    input uwire id_19
);
  assign id_2 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wire id_3
);
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_2,
      id_1,
      id_3
  );
  logic id_5;
  wire  id_6;
endmodule
