
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.63

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.05 source latency counter_reg[2]$_SDFFE_PN0P_/CK ^
  -0.05 target latency counter_reg[3]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.53    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.53    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     2    2.44    0.01    0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
     3    5.18    0.01    0.10    0.15 ^ counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net5 (net)
                  0.01    0.00    0.15 ^ _16_/B (MUX2_X1)
     1    1.11    0.01    0.04    0.18 ^ _16_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.18 ^ _17_/A2 (OR2_X1)
     1    1.31    0.01    0.02    0.21 ^ _17_/ZN (OR2_X1)
                                         _00_ (net)
                  0.01    0.00    0.21 ^ counter_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.21   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.53    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.53    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     2    2.44    0.01    0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.53    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.53    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     2    2.44    0.01    0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
     3    5.18    0.01    0.10    0.15 ^ counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net5 (net)
                  0.01    0.00    0.15 ^ output5/A (BUF_X1)
     1    0.37    0.00    0.02    0.17 ^ output5/Z (BUF_X1)
                                         count[3] (net)
                  0.00    0.00    0.17 ^ count[3] (out)
                                  0.17   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.53    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.53    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     2    2.44    0.01    0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
     3    5.18    0.01    0.10    0.15 ^ counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net5 (net)
                  0.01    0.00    0.15 ^ output5/A (BUF_X1)
     1    0.37    0.00    0.02    0.17 ^ output5/Z (BUF_X1)
                                         count[3] (net)
                  0.00    0.00    0.17 ^ count[3] (out)
                                  0.17   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.18362806737422943

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9249

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
55.21251678466797

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9103

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.14 v counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.20 v _16_/Z (MUX2_X1)
   0.05    0.25 v _17_/ZN (OR2_X1)
   0.00    0.25 v counter_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
           0.25   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.05 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    1.05   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.25   data arrival time
---------------------------------------------------------
           0.77   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ counter_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.15 ^ counter_reg[3]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.18 ^ _16_/Z (MUX2_X1)
   0.02    0.21 ^ _17_/ZN (OR2_X1)
   0.00    0.21 ^ counter_reg[0]$_SDFFE_PN1P_/D (DFF_X1)
           0.21   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.05 ^ counter_reg[0]$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    0.05   clock reconvergence pessimism
   0.01    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0534

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0533

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.1695

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.6305

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
371.976401

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.52e-05   1.05e-06   3.11e-07   2.65e-05  36.2%
Combinational          4.90e-06   1.73e-06   4.35e-07   7.06e-06   9.6%
Clock                  2.83e-05   1.12e-05   9.17e-08   3.97e-05  54.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.84e-05   1.40e-05   8.38e-07   7.33e-05 100.0%
                          79.7%      19.1%       1.1%
