-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.1
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity deconv is
port (
    param_I_h_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_I_h_V_ce0 : OUT STD_LOGIC;
    param_I_h_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_I_h_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_I_h_V_we0 : OUT STD_LOGIC;
    param_I_w_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_I_w_V_ce0 : OUT STD_LOGIC;
    param_I_w_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_I_w_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_I_w_V_we0 : OUT STD_LOGIC;
    param_I_c_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_I_c_V_ce0 : OUT STD_LOGIC;
    param_I_c_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_I_c_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_I_c_V_we0 : OUT STD_LOGIC;
    param_O_h_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_O_h_V_ce0 : OUT STD_LOGIC;
    param_O_h_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_O_h_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_O_h_V_we0 : OUT STD_LOGIC;
    param_O_w_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_O_w_V_ce0 : OUT STD_LOGIC;
    param_O_w_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_O_w_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_O_w_V_we0 : OUT STD_LOGIC;
    param_O_c_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_O_c_V_ce0 : OUT STD_LOGIC;
    param_O_c_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_O_c_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_O_c_V_we0 : OUT STD_LOGIC;
    param_K_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_K_V_ce0 : OUT STD_LOGIC;
    param_K_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_K_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_K_V_we0 : OUT STD_LOGIC;
    param_S_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_S_V_ce0 : OUT STD_LOGIC;
    param_S_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_S_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_S_V_we0 : OUT STD_LOGIC;
    param_P_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_P_V_ce0 : OUT STD_LOGIC;
    param_P_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    param_P_V_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    param_P_V_we0 : OUT STD_LOGIC;
    param_norm_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_norm_V_ce0 : OUT STD_LOGIC;
    param_norm_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    param_norm_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    param_norm_V_we0 : OUT STD_LOGIC;
    param_sig_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    param_sig_V_ce0 : OUT STD_LOGIC;
    param_sig_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    param_sig_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    param_sig_V_we0 : OUT STD_LOGIC;
    stream_i_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    stream_i_V_V_empty_n : IN STD_LOGIC;
    stream_i_V_V_read : OUT STD_LOGIC;
    kernel_0_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    kernel_0_V_V_empty_n : IN STD_LOGIC;
    kernel_0_V_V_read : OUT STD_LOGIC;
    kernel_1_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    kernel_1_V_V_empty_n : IN STD_LOGIC;
    kernel_1_V_V_read : OUT STD_LOGIC;
    kernel_2_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    kernel_2_V_V_empty_n : IN STD_LOGIC;
    kernel_2_V_V_read : OUT STD_LOGIC;
    bias_0_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    bias_0_V_V_empty_n : IN STD_LOGIC;
    bias_0_V_V_read : OUT STD_LOGIC;
    bias_1_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    bias_1_V_V_empty_n : IN STD_LOGIC;
    bias_1_V_V_read : OUT STD_LOGIC;
    bias_2_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    bias_2_V_V_empty_n : IN STD_LOGIC;
    bias_2_V_V_read : OUT STD_LOGIC;
    mean_0_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    mean_0_V_V_empty_n : IN STD_LOGIC;
    mean_0_V_V_read : OUT STD_LOGIC;
    mean_1_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    mean_1_V_V_empty_n : IN STD_LOGIC;
    mean_1_V_V_read : OUT STD_LOGIC;
    std_0_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    std_0_V_V_empty_n : IN STD_LOGIC;
    std_0_V_V_read : OUT STD_LOGIC;
    std_1_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    std_1_V_V_empty_n : IN STD_LOGIC;
    std_1_V_V_read : OUT STD_LOGIC;
    stream_o_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    stream_o_V_V_full_n : IN STD_LOGIC;
    stream_o_V_V_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of deconv is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "deconv,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=16.567375,HLS_SYN_LAT=158920,HLS_SYN_TPT=122054,HLS_SYN_MEM=81,HLS_SYN_DSP=78,HLS_SYN_FF=24161,HLS_SYN_LUT=32563}";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";

    signal p_extend_stream_1_1_U0_ap_start : STD_LOGIC;
    signal p_extend_stream_1_1_U0_ap_done : STD_LOGIC;
    signal p_extend_stream_1_1_U0_ap_continue : STD_LOGIC;
    signal p_extend_stream_1_1_U0_ap_idle : STD_LOGIC;
    signal p_extend_stream_1_1_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_1_1_U0_stream_i_V_V_read : STD_LOGIC;
    signal p_extend_stream_1_1_U0_stream_o_V_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal p_extend_stream_1_1_U0_stream_o_V_V_write : STD_LOGIC;
    signal p_extend_stream_181_U0_ap_start : STD_LOGIC;
    signal p_extend_stream_181_U0_ap_done : STD_LOGIC;
    signal p_extend_stream_181_U0_ap_continue : STD_LOGIC;
    signal p_extend_stream_181_U0_ap_idle : STD_LOGIC;
    signal p_extend_stream_181_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_181_U0_stream_i_V_V_read : STD_LOGIC;
    signal p_extend_stream_181_U0_stream_o_V_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal p_extend_stream_181_U0_stream_o_V_V_write : STD_LOGIC;
    signal p_extend_stream_1_U0_ap_start : STD_LOGIC;
    signal p_extend_stream_1_U0_ap_done : STD_LOGIC;
    signal p_extend_stream_1_U0_ap_continue : STD_LOGIC;
    signal p_extend_stream_1_U0_ap_idle : STD_LOGIC;
    signal p_extend_stream_1_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_1_U0_stream_i_0_V_V_read : STD_LOGIC;
    signal p_extend_stream_1_U0_stream_o_V_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal p_extend_stream_1_U0_stream_o_V_V_write : STD_LOGIC;
    signal p_wt_kernel_282_U0_ap_start : STD_LOGIC;
    signal p_wt_kernel_282_U0_ap_done : STD_LOGIC;
    signal p_wt_kernel_282_U0_ap_continue : STD_LOGIC;
    signal p_wt_kernel_282_U0_ap_idle : STD_LOGIC;
    signal p_wt_kernel_282_U0_ap_ready : STD_LOGIC;
    signal p_wt_kernel_282_U0_kernel_i_V_V1_read : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_0_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_0_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_0_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_1_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_1_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_1_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_10_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_10_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_10_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_11_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_11_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_11_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_12_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_12_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_12_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_13_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_13_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_13_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_14_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_14_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_14_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_15_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_15_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_15_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_2_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_2_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_2_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_3_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_3_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_3_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_4_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_4_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_4_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_5_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_5_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_5_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_6_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_6_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_6_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_7_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_7_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_7_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_8_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_8_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_8_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_wt_kernel_282_U0_layer2_kernel_V_9_ce0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_9_we0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_9_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_channel_done_layer2_kernel_V_9 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_9 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_8 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_8 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_7 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_7 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_6 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_6 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_5 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_5 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_4 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_4 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_3 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_3 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_2 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_2 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_15 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_15 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_14 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_14 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_13 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_13 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_12 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_12 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_11 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_11 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_10 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_10 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_1 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_1 : STD_LOGIC;
    signal ap_channel_done_layer2_kernel_V_0 : STD_LOGIC;
    signal p_wt_kernel_282_U0_layer2_kernel_V_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_kernel_V_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_kernel_V_0 : STD_LOGIC;
    signal p_extend_stream_283_U0_ap_start : STD_LOGIC;
    signal p_extend_stream_283_U0_ap_done : STD_LOGIC;
    signal p_extend_stream_283_U0_ap_continue : STD_LOGIC;
    signal p_extend_stream_283_U0_ap_idle : STD_LOGIC;
    signal p_extend_stream_283_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_283_U0_stream_i_V_V1_read : STD_LOGIC;
    signal p_extend_stream_283_U0_stream_o_V_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal p_extend_stream_283_U0_stream_o_V_V_write : STD_LOGIC;
    signal p_extend_stream_284_U0_ap_start : STD_LOGIC;
    signal p_extend_stream_284_U0_ap_done : STD_LOGIC;
    signal p_extend_stream_284_U0_ap_continue : STD_LOGIC;
    signal p_extend_stream_284_U0_ap_idle : STD_LOGIC;
    signal p_extend_stream_284_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_284_U0_stream_i_V_V1_read : STD_LOGIC;
    signal p_extend_stream_284_U0_stream_o_V_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal p_extend_stream_284_U0_stream_o_V_V_write : STD_LOGIC;
    signal p_wt_kernel_385_U0_ap_start : STD_LOGIC;
    signal p_wt_kernel_385_U0_ap_done : STD_LOGIC;
    signal p_wt_kernel_385_U0_ap_continue : STD_LOGIC;
    signal p_wt_kernel_385_U0_ap_idle : STD_LOGIC;
    signal p_wt_kernel_385_U0_ap_ready : STD_LOGIC;
    signal p_wt_kernel_385_U0_kernel_i_V_V2_read : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_0_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_0_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_0_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_1_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_1_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_1_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_10_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_10_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_10_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_11_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_11_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_11_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_12_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_12_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_12_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_13_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_13_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_13_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_14_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_14_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_14_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_15_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_15_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_15_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_16_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_16_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_16_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_17_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_17_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_17_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_18_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_18_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_18_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_19_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_19_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_19_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_2_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_2_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_2_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_20_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_20_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_20_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_21_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_21_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_21_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_22_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_22_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_22_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_23_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_23_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_23_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_24_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_24_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_24_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_25_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_25_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_25_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_26_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_26_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_26_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_27_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_27_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_27_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_28_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_28_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_28_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_29_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_29_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_29_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_3_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_3_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_3_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_30_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_30_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_30_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_30_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_31_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_31_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_31_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_31_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_4_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_4_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_4_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_5_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_5_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_5_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_6_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_6_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_6_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_7_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_7_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_7_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_8_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_8_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_8_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_wt_kernel_385_U0_layer3_kernel_V_9_ce0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_9_we0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_9_d0 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_channel_done_layer3_kernel_V_9 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_9 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_8 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_8 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_7 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_7 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_6 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_6 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_5 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_5 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_4 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_4 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_31 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_31 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_30 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_30 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_3 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_3 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_29 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_29 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_28 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_28 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_27 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_27 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_26 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_26 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_25 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_25 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_24 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_24 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_23 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_23 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_22 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_22 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_21 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_21 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_20 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_20 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_2 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_2 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_19 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_19 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_18 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_18 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_17 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_17 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_16 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_16 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_15 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_15 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_14 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_14 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_13 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_13 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_12 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_12 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_11 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_11 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_10 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_10 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_1 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_1 : STD_LOGIC;
    signal ap_channel_done_layer3_kernel_V_0 : STD_LOGIC;
    signal p_wt_kernel_385_U0_layer3_kernel_V_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer3_kernel_V_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer3_kernel_V_0 : STD_LOGIC;
    signal stream_deconv_1_U0_ap_start : STD_LOGIC;
    signal stream_deconv_1_U0_ap_done : STD_LOGIC;
    signal stream_deconv_1_U0_ap_continue : STD_LOGIC;
    signal stream_deconv_1_U0_ap_idle : STD_LOGIC;
    signal stream_deconv_1_U0_ap_ready : STD_LOGIC;
    signal stream_deconv_1_U0_stream_i_V_V_read : STD_LOGIC;
    signal stream_deconv_1_U0_kernel_0_V_V_read : STD_LOGIC;
    signal stream_deconv_1_U0_bias_V_V_read : STD_LOGIC;
    signal stream_deconv_1_U0_mean_V_V_read : STD_LOGIC;
    signal stream_deconv_1_U0_std_V_V_read : STD_LOGIC;
    signal stream_deconv_1_U0_stream_o_0_V_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal stream_deconv_1_U0_stream_o_0_V_V_write : STD_LOGIC;
    signal stream_deconv_286_U0_ap_start : STD_LOGIC;
    signal stream_deconv_286_U0_ap_done : STD_LOGIC;
    signal stream_deconv_286_U0_ap_continue : STD_LOGIC;
    signal stream_deconv_286_U0_ap_idle : STD_LOGIC;
    signal stream_deconv_286_U0_ap_ready : STD_LOGIC;
    signal stream_deconv_286_U0_stream_i_V_V_read : STD_LOGIC;
    signal stream_deconv_286_U0_bias_V_V2_read : STD_LOGIC;
    signal stream_deconv_286_U0_mean_V_V_read : STD_LOGIC;
    signal stream_deconv_286_U0_std_V_V_read : STD_LOGIC;
    signal stream_deconv_286_U0_stream_o_V_V4_din : STD_LOGIC_VECTOR (17 downto 0);
    signal stream_deconv_286_U0_stream_o_V_V4_write : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_0_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_0_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_1_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_1_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_2_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_2_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_3_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_3_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_4_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_4_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_5_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_5_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_6_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_6_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_7_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_7_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_8_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_8_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_9_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_9_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_10_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_10_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_11_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_11_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_12_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_12_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_12_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_13_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_13_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_13_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_14_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_14_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_14_ce1 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_15_ce0 : STD_LOGIC;
    signal stream_deconv_286_U0_layer2_kernel_V_15_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal stream_deconv_286_U0_layer2_kernel_V_15_ce1 : STD_LOGIC;
    signal Block_proc102_U0_ap_start : STD_LOGIC;
    signal Block_proc102_U0_ap_done : STD_LOGIC;
    signal Block_proc102_U0_ap_continue : STD_LOGIC;
    signal Block_proc102_U0_ap_idle : STD_LOGIC;
    signal Block_proc102_U0_ap_ready : STD_LOGIC;
    signal Block_proc102_U0_bias_2_V_V_read : STD_LOGIC;
    signal Block_proc102_U0_tmp_V_load_out_out_din : STD_LOGIC_VECTOR (17 downto 0);
    signal Block_proc102_U0_tmp_V_load_out_out_write : STD_LOGIC;
    signal stream_deconv_387_U0_ap_start : STD_LOGIC;
    signal stream_deconv_387_U0_ap_done : STD_LOGIC;
    signal stream_deconv_387_U0_ap_continue : STD_LOGIC;
    signal stream_deconv_387_U0_ap_idle : STD_LOGIC;
    signal stream_deconv_387_U0_ap_ready : STD_LOGIC;
    signal stream_deconv_387_U0_stream_res_1_V_V_read : STD_LOGIC;
    signal stream_deconv_387_U0_tmp_V_load_loc_read : STD_LOGIC;
    signal stream_deconv_387_U0_stream_o_V_V_din : STD_LOGIC_VECTOR (17 downto 0);
    signal stream_deconv_387_U0_stream_o_V_V_write : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_0_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_1_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_2_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_3_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_4_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_5_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_6_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_7_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_8_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_9_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_10_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_11_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_11_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_12_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_12_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_13_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_13_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_14_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_14_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_15_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_15_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_16_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_16_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_17_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_17_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_18_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_18_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_19_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_19_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_20_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_20_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_21_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_21_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_22_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_22_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_23_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_23_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_24_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_24_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_25_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_25_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_26_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_26_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_27_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_27_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_28_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_28_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_29_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_29_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_30_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_30_ce0 : STD_LOGIC;
    signal stream_deconv_387_U0_layer3_kernel_V_31_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal stream_deconv_387_U0_layer3_kernel_V_31_ce0 : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal layer2_kernel_V_0_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_0_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_0_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_0_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_0_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_0_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_0_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_0_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_1_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_1_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_1_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_1_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_1_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_1_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_1_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_1_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_10_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_10_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_10_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_10_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_10_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_10_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_10_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_10_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_11_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_11_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_11_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_11_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_11_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_11_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_11_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_11_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_12_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_12_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_12_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_12_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_12_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_12_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_12_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_12_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_13_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_13_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_13_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_13_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_13_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_13_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_13_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_13_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_14_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_14_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_14_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_14_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_14_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_14_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_14_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_14_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_15_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_15_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_15_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_15_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_15_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_15_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_15_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_15_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_2_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_2_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_2_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_2_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_2_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_2_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_2_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_2_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_3_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_3_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_3_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_3_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_3_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_3_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_3_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_3_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_4_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_4_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_4_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_4_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_4_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_4_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_4_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_4_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_5_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_5_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_5_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_5_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_5_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_5_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_5_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_5_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_6_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_6_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_6_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_6_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_6_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_6_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_6_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_6_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_7_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_7_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_7_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_7_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_7_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_7_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_7_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_7_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_8_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_8_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_8_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_8_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_8_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_8_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_8_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_8_t_we1 : STD_LOGIC;
    signal layer2_kernel_V_9_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_9_i_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_9_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_9_t_q1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_9_i_full_n : STD_LOGIC;
    signal layer2_kernel_V_9_t_empty_n : STD_LOGIC;
    signal layer2_kernel_V_9_t_d1 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer2_kernel_V_9_t_we1 : STD_LOGIC;
    signal layer3_kernel_V_0_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_0_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_0_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_0_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_1_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_1_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_1_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_1_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_10_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_10_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_10_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_10_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_11_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_11_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_11_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_11_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_12_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_12_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_12_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_12_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_13_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_13_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_13_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_13_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_14_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_14_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_14_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_14_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_15_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_15_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_15_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_15_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_16_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_16_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_16_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_16_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_17_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_17_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_17_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_17_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_18_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_18_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_18_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_18_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_19_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_19_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_19_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_19_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_2_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_2_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_2_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_2_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_20_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_20_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_20_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_20_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_21_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_21_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_21_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_21_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_22_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_22_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_22_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_22_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_23_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_23_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_23_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_23_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_24_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_24_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_24_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_24_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_25_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_25_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_25_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_25_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_26_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_26_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_26_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_26_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_27_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_27_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_27_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_27_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_28_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_28_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_28_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_28_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_29_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_29_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_29_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_29_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_3_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_3_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_3_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_3_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_30_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_30_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_30_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_30_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_31_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_31_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_31_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_31_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_4_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_4_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_4_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_4_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_5_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_5_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_5_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_5_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_6_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_6_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_6_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_6_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_7_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_7_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_7_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_7_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_8_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_8_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_8_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_8_t_empty_n : STD_LOGIC;
    signal layer3_kernel_V_9_i_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_9_t_q0 : STD_LOGIC_VECTOR (17 downto 0);
    signal layer3_kernel_V_9_i_full_n : STD_LOGIC;
    signal layer3_kernel_V_9_t_empty_n : STD_LOGIC;
    signal bias0_V_V_full_n : STD_LOGIC;
    signal bias0_V_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal bias0_V_V_empty_n : STD_LOGIC;
    signal mean0_V_V_full_n : STD_LOGIC;
    signal mean0_V_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal mean0_V_V_empty_n : STD_LOGIC;
    signal std0_V_V_full_n : STD_LOGIC;
    signal std0_V_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal std0_V_V_empty_n : STD_LOGIC;
    signal mean1_V_V_full_n : STD_LOGIC;
    signal mean1_V_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal mean1_V_V_empty_n : STD_LOGIC;
    signal std1_V_V_full_n : STD_LOGIC;
    signal std1_V_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal std1_V_V_empty_n : STD_LOGIC;
    signal stream_res_0_V_V_full_n : STD_LOGIC;
    signal stream_res_0_V_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal stream_res_0_V_V_empty_n : STD_LOGIC;
    signal stream_res_1_V_V_full_n : STD_LOGIC;
    signal stream_res_1_V_V_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal stream_res_1_V_V_empty_n : STD_LOGIC;
    signal tmp_V_load_loc_c_full_n : STD_LOGIC;
    signal tmp_V_load_loc_c_dout : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_load_loc_c_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_stream_deconv_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_stream_deconv_1_U0_ap_ready : STD_LOGIC;
    signal stream_deconv_1_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_p_wt_kernel_282_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_p_wt_kernel_282_U0_ap_ready : STD_LOGIC;
    signal p_wt_kernel_282_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_p_wt_kernel_385_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_p_wt_kernel_385_U0_ap_ready : STD_LOGIC;
    signal p_wt_kernel_385_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_p_extend_stream_1_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_p_extend_stream_1_1_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_1_1_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_stream_deconv_286_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_stream_deconv_286_U0_ap_ready : STD_LOGIC;
    signal stream_deconv_286_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Block_proc102_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_proc102_U0_ap_ready : STD_LOGIC;
    signal Block_proc102_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_p_extend_stream_181_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_p_extend_stream_181_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_181_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_p_extend_stream_283_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_p_extend_stream_283_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_283_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_p_extend_stream_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_p_extend_stream_1_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_1_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_p_extend_stream_284_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_p_extend_stream_284_U0_ap_ready : STD_LOGIC;
    signal p_extend_stream_284_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal p_extend_stream_1_1_U0_start_full_n : STD_LOGIC;
    signal p_extend_stream_1_1_U0_start_write : STD_LOGIC;
    signal p_extend_stream_181_U0_start_full_n : STD_LOGIC;
    signal p_extend_stream_181_U0_start_write : STD_LOGIC;
    signal p_extend_stream_1_U0_start_full_n : STD_LOGIC;
    signal p_extend_stream_1_U0_start_write : STD_LOGIC;
    signal p_wt_kernel_282_U0_start_full_n : STD_LOGIC;
    signal p_wt_kernel_282_U0_start_write : STD_LOGIC;
    signal p_extend_stream_283_U0_start_full_n : STD_LOGIC;
    signal p_extend_stream_283_U0_start_write : STD_LOGIC;
    signal p_extend_stream_284_U0_start_full_n : STD_LOGIC;
    signal p_extend_stream_284_U0_start_write : STD_LOGIC;
    signal p_wt_kernel_385_U0_start_full_n : STD_LOGIC;
    signal p_wt_kernel_385_U0_start_write : STD_LOGIC;
    signal stream_deconv_1_U0_start_full_n : STD_LOGIC;
    signal stream_deconv_1_U0_start_write : STD_LOGIC;
    signal stream_deconv_286_U0_start_full_n : STD_LOGIC;
    signal stream_deconv_286_U0_start_write : STD_LOGIC;
    signal Block_proc102_U0_start_full_n : STD_LOGIC;
    signal Block_proc102_U0_start_write : STD_LOGIC;
    signal stream_deconv_387_U0_start_full_n : STD_LOGIC;
    signal stream_deconv_387_U0_start_write : STD_LOGIC;

    component p_extend_stream_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_i_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        stream_i_V_V_empty_n : IN STD_LOGIC;
        stream_i_V_V_read : OUT STD_LOGIC;
        stream_o_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        stream_o_V_V_full_n : IN STD_LOGIC;
        stream_o_V_V_write : OUT STD_LOGIC );
    end component;


    component p_extend_stream_181 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_i_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        stream_i_V_V_empty_n : IN STD_LOGIC;
        stream_i_V_V_read : OUT STD_LOGIC;
        stream_o_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        stream_o_V_V_full_n : IN STD_LOGIC;
        stream_o_V_V_write : OUT STD_LOGIC );
    end component;


    component p_extend_stream_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_i_0_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        stream_i_0_V_V_empty_n : IN STD_LOGIC;
        stream_i_0_V_V_read : OUT STD_LOGIC;
        stream_o_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        stream_o_V_V_full_n : IN STD_LOGIC;
        stream_o_V_V_write : OUT STD_LOGIC );
    end component;


    component p_wt_kernel_282 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        kernel_i_V_V1_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_i_V_V1_empty_n : IN STD_LOGIC;
        kernel_i_V_V1_read : OUT STD_LOGIC;
        layer2_kernel_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_0_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_0_we0 : OUT STD_LOGIC;
        layer2_kernel_V_0_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_1_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_1_we0 : OUT STD_LOGIC;
        layer2_kernel_V_1_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_10_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_10_we0 : OUT STD_LOGIC;
        layer2_kernel_V_10_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_11_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_11_we0 : OUT STD_LOGIC;
        layer2_kernel_V_11_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_12_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_12_we0 : OUT STD_LOGIC;
        layer2_kernel_V_12_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_13_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_13_we0 : OUT STD_LOGIC;
        layer2_kernel_V_13_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_14_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_14_we0 : OUT STD_LOGIC;
        layer2_kernel_V_14_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_15_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_15_we0 : OUT STD_LOGIC;
        layer2_kernel_V_15_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_2_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_2_we0 : OUT STD_LOGIC;
        layer2_kernel_V_2_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_3_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_3_we0 : OUT STD_LOGIC;
        layer2_kernel_V_3_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_4_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_4_we0 : OUT STD_LOGIC;
        layer2_kernel_V_4_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_5_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_5_we0 : OUT STD_LOGIC;
        layer2_kernel_V_5_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_6_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_6_we0 : OUT STD_LOGIC;
        layer2_kernel_V_6_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_7_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_7_we0 : OUT STD_LOGIC;
        layer2_kernel_V_7_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_8_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_8_we0 : OUT STD_LOGIC;
        layer2_kernel_V_8_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_9_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_9_we0 : OUT STD_LOGIC;
        layer2_kernel_V_9_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component p_extend_stream_283 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_i_V_V1_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        stream_i_V_V1_empty_n : IN STD_LOGIC;
        stream_i_V_V1_read : OUT STD_LOGIC;
        stream_o_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        stream_o_V_V_full_n : IN STD_LOGIC;
        stream_o_V_V_write : OUT STD_LOGIC );
    end component;


    component p_extend_stream_284 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_i_V_V1_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        stream_i_V_V1_empty_n : IN STD_LOGIC;
        stream_i_V_V1_read : OUT STD_LOGIC;
        stream_o_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        stream_o_V_V_full_n : IN STD_LOGIC;
        stream_o_V_V_write : OUT STD_LOGIC );
    end component;


    component p_wt_kernel_385 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        kernel_i_V_V2_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_i_V_V2_empty_n : IN STD_LOGIC;
        kernel_i_V_V2_read : OUT STD_LOGIC;
        layer3_kernel_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_0_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_0_we0 : OUT STD_LOGIC;
        layer3_kernel_V_0_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_1_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_1_we0 : OUT STD_LOGIC;
        layer3_kernel_V_1_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_10_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_10_we0 : OUT STD_LOGIC;
        layer3_kernel_V_10_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_11_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_11_we0 : OUT STD_LOGIC;
        layer3_kernel_V_11_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_12_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_12_we0 : OUT STD_LOGIC;
        layer3_kernel_V_12_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_13_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_13_we0 : OUT STD_LOGIC;
        layer3_kernel_V_13_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_14_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_14_we0 : OUT STD_LOGIC;
        layer3_kernel_V_14_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_15_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_15_we0 : OUT STD_LOGIC;
        layer3_kernel_V_15_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_16_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_16_we0 : OUT STD_LOGIC;
        layer3_kernel_V_16_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_17_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_17_we0 : OUT STD_LOGIC;
        layer3_kernel_V_17_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_18_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_18_we0 : OUT STD_LOGIC;
        layer3_kernel_V_18_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_19_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_19_we0 : OUT STD_LOGIC;
        layer3_kernel_V_19_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_2_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_2_we0 : OUT STD_LOGIC;
        layer3_kernel_V_2_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_20_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_20_we0 : OUT STD_LOGIC;
        layer3_kernel_V_20_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_21_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_21_we0 : OUT STD_LOGIC;
        layer3_kernel_V_21_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_22_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_22_we0 : OUT STD_LOGIC;
        layer3_kernel_V_22_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_23_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_23_we0 : OUT STD_LOGIC;
        layer3_kernel_V_23_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_24_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_24_we0 : OUT STD_LOGIC;
        layer3_kernel_V_24_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_25_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_25_we0 : OUT STD_LOGIC;
        layer3_kernel_V_25_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_26_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_26_we0 : OUT STD_LOGIC;
        layer3_kernel_V_26_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_27_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_27_we0 : OUT STD_LOGIC;
        layer3_kernel_V_27_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_28_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_28_we0 : OUT STD_LOGIC;
        layer3_kernel_V_28_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_29_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_29_we0 : OUT STD_LOGIC;
        layer3_kernel_V_29_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_3_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_3_we0 : OUT STD_LOGIC;
        layer3_kernel_V_3_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_30_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_30_we0 : OUT STD_LOGIC;
        layer3_kernel_V_30_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_31_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_31_we0 : OUT STD_LOGIC;
        layer3_kernel_V_31_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_4_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_4_we0 : OUT STD_LOGIC;
        layer3_kernel_V_4_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_5_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_5_we0 : OUT STD_LOGIC;
        layer3_kernel_V_5_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_6_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_6_we0 : OUT STD_LOGIC;
        layer3_kernel_V_6_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_7_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_7_we0 : OUT STD_LOGIC;
        layer3_kernel_V_7_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_8_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_8_we0 : OUT STD_LOGIC;
        layer3_kernel_V_8_d0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_9_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_9_we0 : OUT STD_LOGIC;
        layer3_kernel_V_9_d0 : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component stream_deconv_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_i_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        stream_i_V_V_empty_n : IN STD_LOGIC;
        stream_i_V_V_read : OUT STD_LOGIC;
        kernel_0_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        kernel_0_V_V_empty_n : IN STD_LOGIC;
        kernel_0_V_V_read : OUT STD_LOGIC;
        bias_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        bias_V_V_empty_n : IN STD_LOGIC;
        bias_V_V_read : OUT STD_LOGIC;
        mean_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        mean_V_V_empty_n : IN STD_LOGIC;
        mean_V_V_read : OUT STD_LOGIC;
        std_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        std_V_V_empty_n : IN STD_LOGIC;
        std_V_V_read : OUT STD_LOGIC;
        stream_o_0_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        stream_o_0_V_V_full_n : IN STD_LOGIC;
        stream_o_0_V_V_write : OUT STD_LOGIC );
    end component;


    component stream_deconv_286 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_i_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        stream_i_V_V_empty_n : IN STD_LOGIC;
        stream_i_V_V_read : OUT STD_LOGIC;
        bias_V_V2_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        bias_V_V2_empty_n : IN STD_LOGIC;
        bias_V_V2_read : OUT STD_LOGIC;
        mean_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        mean_V_V_empty_n : IN STD_LOGIC;
        mean_V_V_read : OUT STD_LOGIC;
        std_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        std_V_V_empty_n : IN STD_LOGIC;
        std_V_V_read : OUT STD_LOGIC;
        stream_o_V_V4_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        stream_o_V_V4_full_n : IN STD_LOGIC;
        stream_o_V_V4_write : OUT STD_LOGIC;
        layer2_kernel_V_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_0_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_0_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_0_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_0_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_1_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_1_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_1_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_2_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_2_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_2_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_3_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_3_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_3_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_4_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_4_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_4_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_4_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_5_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_5_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_5_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_5_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_6_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_6_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_6_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_6_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_7_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_7_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_7_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_7_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_8_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_8_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_8_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_8_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_9_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_9_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_9_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_9_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_10_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_10_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_10_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_10_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_11_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_11_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_11_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_11_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_12_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_12_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_12_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_12_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_13_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_13_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_13_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_13_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_14_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_14_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_14_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_14_q1 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_15_ce0 : OUT STD_LOGIC;
        layer2_kernel_V_15_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer2_kernel_V_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer2_kernel_V_15_ce1 : OUT STD_LOGIC;
        layer2_kernel_V_15_q1 : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component Block_proc102 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bias_2_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        bias_2_V_V_empty_n : IN STD_LOGIC;
        bias_2_V_V_read : OUT STD_LOGIC;
        tmp_V_load_out_out_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        tmp_V_load_out_out_full_n : IN STD_LOGIC;
        tmp_V_load_out_out_write : OUT STD_LOGIC );
    end component;


    component stream_deconv_387 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_res_1_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        stream_res_1_V_V_empty_n : IN STD_LOGIC;
        stream_res_1_V_V_read : OUT STD_LOGIC;
        tmp_V_load_loc_dout : IN STD_LOGIC_VECTOR (17 downto 0);
        tmp_V_load_loc_empty_n : IN STD_LOGIC;
        tmp_V_load_loc_read : OUT STD_LOGIC;
        stream_o_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
        stream_o_V_V_full_n : IN STD_LOGIC;
        stream_o_V_V_write : OUT STD_LOGIC;
        layer3_kernel_V_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_0_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_0_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_1_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_1_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_2_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_2_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_3_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_3_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_4_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_4_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_5_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_5_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_6_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_6_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_7_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_7_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_8_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_8_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_9_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_9_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_10_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_10_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_11_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_11_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_12_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_12_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_13_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_13_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_14_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_14_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_15_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_15_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_16_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_16_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_17_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_17_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_18_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_18_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_19_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_19_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_20_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_20_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_21_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_21_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_22_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_22_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_23_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_23_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_24_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_24_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_25_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_25_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_26_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_26_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_27_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_27_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_28_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_28_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_28_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_29_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_29_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_29_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_30_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_30_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_30_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
        layer3_kernel_V_31_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        layer3_kernel_V_31_ce0 : OUT STD_LOGIC;
        layer3_kernel_V_31_q0 : IN STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component deconv_layer2_kerudo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component deconv_layer3_kerKfY IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (17 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component fifo_w18_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w18_d3_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (17 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (17 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    p_extend_stream_1_1_U0 : component p_extend_stream_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_extend_stream_1_1_U0_ap_start,
        ap_done => p_extend_stream_1_1_U0_ap_done,
        ap_continue => p_extend_stream_1_1_U0_ap_continue,
        ap_idle => p_extend_stream_1_1_U0_ap_idle,
        ap_ready => p_extend_stream_1_1_U0_ap_ready,
        stream_i_V_V_dout => bias_0_V_V_dout,
        stream_i_V_V_empty_n => bias_0_V_V_empty_n,
        stream_i_V_V_read => p_extend_stream_1_1_U0_stream_i_V_V_read,
        stream_o_V_V_din => p_extend_stream_1_1_U0_stream_o_V_V_din,
        stream_o_V_V_full_n => bias0_V_V_full_n,
        stream_o_V_V_write => p_extend_stream_1_1_U0_stream_o_V_V_write);

    p_extend_stream_181_U0 : component p_extend_stream_181
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_extend_stream_181_U0_ap_start,
        ap_done => p_extend_stream_181_U0_ap_done,
        ap_continue => p_extend_stream_181_U0_ap_continue,
        ap_idle => p_extend_stream_181_U0_ap_idle,
        ap_ready => p_extend_stream_181_U0_ap_ready,
        stream_i_V_V_dout => mean_0_V_V_dout,
        stream_i_V_V_empty_n => mean_0_V_V_empty_n,
        stream_i_V_V_read => p_extend_stream_181_U0_stream_i_V_V_read,
        stream_o_V_V_din => p_extend_stream_181_U0_stream_o_V_V_din,
        stream_o_V_V_full_n => mean0_V_V_full_n,
        stream_o_V_V_write => p_extend_stream_181_U0_stream_o_V_V_write);

    p_extend_stream_1_U0 : component p_extend_stream_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_extend_stream_1_U0_ap_start,
        ap_done => p_extend_stream_1_U0_ap_done,
        ap_continue => p_extend_stream_1_U0_ap_continue,
        ap_idle => p_extend_stream_1_U0_ap_idle,
        ap_ready => p_extend_stream_1_U0_ap_ready,
        stream_i_0_V_V_dout => std_0_V_V_dout,
        stream_i_0_V_V_empty_n => std_0_V_V_empty_n,
        stream_i_0_V_V_read => p_extend_stream_1_U0_stream_i_0_V_V_read,
        stream_o_V_V_din => p_extend_stream_1_U0_stream_o_V_V_din,
        stream_o_V_V_full_n => std0_V_V_full_n,
        stream_o_V_V_write => p_extend_stream_1_U0_stream_o_V_V_write);

    p_wt_kernel_282_U0 : component p_wt_kernel_282
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_wt_kernel_282_U0_ap_start,
        ap_done => p_wt_kernel_282_U0_ap_done,
        ap_continue => p_wt_kernel_282_U0_ap_continue,
        ap_idle => p_wt_kernel_282_U0_ap_idle,
        ap_ready => p_wt_kernel_282_U0_ap_ready,
        kernel_i_V_V1_dout => kernel_1_V_V_dout,
        kernel_i_V_V1_empty_n => kernel_1_V_V_empty_n,
        kernel_i_V_V1_read => p_wt_kernel_282_U0_kernel_i_V_V1_read,
        layer2_kernel_V_0_address0 => p_wt_kernel_282_U0_layer2_kernel_V_0_address0,
        layer2_kernel_V_0_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_0_ce0,
        layer2_kernel_V_0_we0 => p_wt_kernel_282_U0_layer2_kernel_V_0_we0,
        layer2_kernel_V_0_d0 => p_wt_kernel_282_U0_layer2_kernel_V_0_d0,
        layer2_kernel_V_1_address0 => p_wt_kernel_282_U0_layer2_kernel_V_1_address0,
        layer2_kernel_V_1_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_1_ce0,
        layer2_kernel_V_1_we0 => p_wt_kernel_282_U0_layer2_kernel_V_1_we0,
        layer2_kernel_V_1_d0 => p_wt_kernel_282_U0_layer2_kernel_V_1_d0,
        layer2_kernel_V_10_address0 => p_wt_kernel_282_U0_layer2_kernel_V_10_address0,
        layer2_kernel_V_10_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_10_ce0,
        layer2_kernel_V_10_we0 => p_wt_kernel_282_U0_layer2_kernel_V_10_we0,
        layer2_kernel_V_10_d0 => p_wt_kernel_282_U0_layer2_kernel_V_10_d0,
        layer2_kernel_V_11_address0 => p_wt_kernel_282_U0_layer2_kernel_V_11_address0,
        layer2_kernel_V_11_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_11_ce0,
        layer2_kernel_V_11_we0 => p_wt_kernel_282_U0_layer2_kernel_V_11_we0,
        layer2_kernel_V_11_d0 => p_wt_kernel_282_U0_layer2_kernel_V_11_d0,
        layer2_kernel_V_12_address0 => p_wt_kernel_282_U0_layer2_kernel_V_12_address0,
        layer2_kernel_V_12_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_12_ce0,
        layer2_kernel_V_12_we0 => p_wt_kernel_282_U0_layer2_kernel_V_12_we0,
        layer2_kernel_V_12_d0 => p_wt_kernel_282_U0_layer2_kernel_V_12_d0,
        layer2_kernel_V_13_address0 => p_wt_kernel_282_U0_layer2_kernel_V_13_address0,
        layer2_kernel_V_13_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_13_ce0,
        layer2_kernel_V_13_we0 => p_wt_kernel_282_U0_layer2_kernel_V_13_we0,
        layer2_kernel_V_13_d0 => p_wt_kernel_282_U0_layer2_kernel_V_13_d0,
        layer2_kernel_V_14_address0 => p_wt_kernel_282_U0_layer2_kernel_V_14_address0,
        layer2_kernel_V_14_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_14_ce0,
        layer2_kernel_V_14_we0 => p_wt_kernel_282_U0_layer2_kernel_V_14_we0,
        layer2_kernel_V_14_d0 => p_wt_kernel_282_U0_layer2_kernel_V_14_d0,
        layer2_kernel_V_15_address0 => p_wt_kernel_282_U0_layer2_kernel_V_15_address0,
        layer2_kernel_V_15_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_15_ce0,
        layer2_kernel_V_15_we0 => p_wt_kernel_282_U0_layer2_kernel_V_15_we0,
        layer2_kernel_V_15_d0 => p_wt_kernel_282_U0_layer2_kernel_V_15_d0,
        layer2_kernel_V_2_address0 => p_wt_kernel_282_U0_layer2_kernel_V_2_address0,
        layer2_kernel_V_2_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_2_ce0,
        layer2_kernel_V_2_we0 => p_wt_kernel_282_U0_layer2_kernel_V_2_we0,
        layer2_kernel_V_2_d0 => p_wt_kernel_282_U0_layer2_kernel_V_2_d0,
        layer2_kernel_V_3_address0 => p_wt_kernel_282_U0_layer2_kernel_V_3_address0,
        layer2_kernel_V_3_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_3_ce0,
        layer2_kernel_V_3_we0 => p_wt_kernel_282_U0_layer2_kernel_V_3_we0,
        layer2_kernel_V_3_d0 => p_wt_kernel_282_U0_layer2_kernel_V_3_d0,
        layer2_kernel_V_4_address0 => p_wt_kernel_282_U0_layer2_kernel_V_4_address0,
        layer2_kernel_V_4_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_4_ce0,
        layer2_kernel_V_4_we0 => p_wt_kernel_282_U0_layer2_kernel_V_4_we0,
        layer2_kernel_V_4_d0 => p_wt_kernel_282_U0_layer2_kernel_V_4_d0,
        layer2_kernel_V_5_address0 => p_wt_kernel_282_U0_layer2_kernel_V_5_address0,
        layer2_kernel_V_5_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_5_ce0,
        layer2_kernel_V_5_we0 => p_wt_kernel_282_U0_layer2_kernel_V_5_we0,
        layer2_kernel_V_5_d0 => p_wt_kernel_282_U0_layer2_kernel_V_5_d0,
        layer2_kernel_V_6_address0 => p_wt_kernel_282_U0_layer2_kernel_V_6_address0,
        layer2_kernel_V_6_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_6_ce0,
        layer2_kernel_V_6_we0 => p_wt_kernel_282_U0_layer2_kernel_V_6_we0,
        layer2_kernel_V_6_d0 => p_wt_kernel_282_U0_layer2_kernel_V_6_d0,
        layer2_kernel_V_7_address0 => p_wt_kernel_282_U0_layer2_kernel_V_7_address0,
        layer2_kernel_V_7_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_7_ce0,
        layer2_kernel_V_7_we0 => p_wt_kernel_282_U0_layer2_kernel_V_7_we0,
        layer2_kernel_V_7_d0 => p_wt_kernel_282_U0_layer2_kernel_V_7_d0,
        layer2_kernel_V_8_address0 => p_wt_kernel_282_U0_layer2_kernel_V_8_address0,
        layer2_kernel_V_8_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_8_ce0,
        layer2_kernel_V_8_we0 => p_wt_kernel_282_U0_layer2_kernel_V_8_we0,
        layer2_kernel_V_8_d0 => p_wt_kernel_282_U0_layer2_kernel_V_8_d0,
        layer2_kernel_V_9_address0 => p_wt_kernel_282_U0_layer2_kernel_V_9_address0,
        layer2_kernel_V_9_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_9_ce0,
        layer2_kernel_V_9_we0 => p_wt_kernel_282_U0_layer2_kernel_V_9_we0,
        layer2_kernel_V_9_d0 => p_wt_kernel_282_U0_layer2_kernel_V_9_d0);

    p_extend_stream_283_U0 : component p_extend_stream_283
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_extend_stream_283_U0_ap_start,
        ap_done => p_extend_stream_283_U0_ap_done,
        ap_continue => p_extend_stream_283_U0_ap_continue,
        ap_idle => p_extend_stream_283_U0_ap_idle,
        ap_ready => p_extend_stream_283_U0_ap_ready,
        stream_i_V_V1_dout => mean_1_V_V_dout,
        stream_i_V_V1_empty_n => mean_1_V_V_empty_n,
        stream_i_V_V1_read => p_extend_stream_283_U0_stream_i_V_V1_read,
        stream_o_V_V_din => p_extend_stream_283_U0_stream_o_V_V_din,
        stream_o_V_V_full_n => mean1_V_V_full_n,
        stream_o_V_V_write => p_extend_stream_283_U0_stream_o_V_V_write);

    p_extend_stream_284_U0 : component p_extend_stream_284
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_extend_stream_284_U0_ap_start,
        ap_done => p_extend_stream_284_U0_ap_done,
        ap_continue => p_extend_stream_284_U0_ap_continue,
        ap_idle => p_extend_stream_284_U0_ap_idle,
        ap_ready => p_extend_stream_284_U0_ap_ready,
        stream_i_V_V1_dout => std_1_V_V_dout,
        stream_i_V_V1_empty_n => std_1_V_V_empty_n,
        stream_i_V_V1_read => p_extend_stream_284_U0_stream_i_V_V1_read,
        stream_o_V_V_din => p_extend_stream_284_U0_stream_o_V_V_din,
        stream_o_V_V_full_n => std1_V_V_full_n,
        stream_o_V_V_write => p_extend_stream_284_U0_stream_o_V_V_write);

    p_wt_kernel_385_U0 : component p_wt_kernel_385
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => p_wt_kernel_385_U0_ap_start,
        ap_done => p_wt_kernel_385_U0_ap_done,
        ap_continue => p_wt_kernel_385_U0_ap_continue,
        ap_idle => p_wt_kernel_385_U0_ap_idle,
        ap_ready => p_wt_kernel_385_U0_ap_ready,
        kernel_i_V_V2_dout => kernel_2_V_V_dout,
        kernel_i_V_V2_empty_n => kernel_2_V_V_empty_n,
        kernel_i_V_V2_read => p_wt_kernel_385_U0_kernel_i_V_V2_read,
        layer3_kernel_V_0_address0 => p_wt_kernel_385_U0_layer3_kernel_V_0_address0,
        layer3_kernel_V_0_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_0_ce0,
        layer3_kernel_V_0_we0 => p_wt_kernel_385_U0_layer3_kernel_V_0_we0,
        layer3_kernel_V_0_d0 => p_wt_kernel_385_U0_layer3_kernel_V_0_d0,
        layer3_kernel_V_1_address0 => p_wt_kernel_385_U0_layer3_kernel_V_1_address0,
        layer3_kernel_V_1_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_1_ce0,
        layer3_kernel_V_1_we0 => p_wt_kernel_385_U0_layer3_kernel_V_1_we0,
        layer3_kernel_V_1_d0 => p_wt_kernel_385_U0_layer3_kernel_V_1_d0,
        layer3_kernel_V_10_address0 => p_wt_kernel_385_U0_layer3_kernel_V_10_address0,
        layer3_kernel_V_10_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_10_ce0,
        layer3_kernel_V_10_we0 => p_wt_kernel_385_U0_layer3_kernel_V_10_we0,
        layer3_kernel_V_10_d0 => p_wt_kernel_385_U0_layer3_kernel_V_10_d0,
        layer3_kernel_V_11_address0 => p_wt_kernel_385_U0_layer3_kernel_V_11_address0,
        layer3_kernel_V_11_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_11_ce0,
        layer3_kernel_V_11_we0 => p_wt_kernel_385_U0_layer3_kernel_V_11_we0,
        layer3_kernel_V_11_d0 => p_wt_kernel_385_U0_layer3_kernel_V_11_d0,
        layer3_kernel_V_12_address0 => p_wt_kernel_385_U0_layer3_kernel_V_12_address0,
        layer3_kernel_V_12_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_12_ce0,
        layer3_kernel_V_12_we0 => p_wt_kernel_385_U0_layer3_kernel_V_12_we0,
        layer3_kernel_V_12_d0 => p_wt_kernel_385_U0_layer3_kernel_V_12_d0,
        layer3_kernel_V_13_address0 => p_wt_kernel_385_U0_layer3_kernel_V_13_address0,
        layer3_kernel_V_13_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_13_ce0,
        layer3_kernel_V_13_we0 => p_wt_kernel_385_U0_layer3_kernel_V_13_we0,
        layer3_kernel_V_13_d0 => p_wt_kernel_385_U0_layer3_kernel_V_13_d0,
        layer3_kernel_V_14_address0 => p_wt_kernel_385_U0_layer3_kernel_V_14_address0,
        layer3_kernel_V_14_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_14_ce0,
        layer3_kernel_V_14_we0 => p_wt_kernel_385_U0_layer3_kernel_V_14_we0,
        layer3_kernel_V_14_d0 => p_wt_kernel_385_U0_layer3_kernel_V_14_d0,
        layer3_kernel_V_15_address0 => p_wt_kernel_385_U0_layer3_kernel_V_15_address0,
        layer3_kernel_V_15_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_15_ce0,
        layer3_kernel_V_15_we0 => p_wt_kernel_385_U0_layer3_kernel_V_15_we0,
        layer3_kernel_V_15_d0 => p_wt_kernel_385_U0_layer3_kernel_V_15_d0,
        layer3_kernel_V_16_address0 => p_wt_kernel_385_U0_layer3_kernel_V_16_address0,
        layer3_kernel_V_16_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_16_ce0,
        layer3_kernel_V_16_we0 => p_wt_kernel_385_U0_layer3_kernel_V_16_we0,
        layer3_kernel_V_16_d0 => p_wt_kernel_385_U0_layer3_kernel_V_16_d0,
        layer3_kernel_V_17_address0 => p_wt_kernel_385_U0_layer3_kernel_V_17_address0,
        layer3_kernel_V_17_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_17_ce0,
        layer3_kernel_V_17_we0 => p_wt_kernel_385_U0_layer3_kernel_V_17_we0,
        layer3_kernel_V_17_d0 => p_wt_kernel_385_U0_layer3_kernel_V_17_d0,
        layer3_kernel_V_18_address0 => p_wt_kernel_385_U0_layer3_kernel_V_18_address0,
        layer3_kernel_V_18_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_18_ce0,
        layer3_kernel_V_18_we0 => p_wt_kernel_385_U0_layer3_kernel_V_18_we0,
        layer3_kernel_V_18_d0 => p_wt_kernel_385_U0_layer3_kernel_V_18_d0,
        layer3_kernel_V_19_address0 => p_wt_kernel_385_U0_layer3_kernel_V_19_address0,
        layer3_kernel_V_19_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_19_ce0,
        layer3_kernel_V_19_we0 => p_wt_kernel_385_U0_layer3_kernel_V_19_we0,
        layer3_kernel_V_19_d0 => p_wt_kernel_385_U0_layer3_kernel_V_19_d0,
        layer3_kernel_V_2_address0 => p_wt_kernel_385_U0_layer3_kernel_V_2_address0,
        layer3_kernel_V_2_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_2_ce0,
        layer3_kernel_V_2_we0 => p_wt_kernel_385_U0_layer3_kernel_V_2_we0,
        layer3_kernel_V_2_d0 => p_wt_kernel_385_U0_layer3_kernel_V_2_d0,
        layer3_kernel_V_20_address0 => p_wt_kernel_385_U0_layer3_kernel_V_20_address0,
        layer3_kernel_V_20_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_20_ce0,
        layer3_kernel_V_20_we0 => p_wt_kernel_385_U0_layer3_kernel_V_20_we0,
        layer3_kernel_V_20_d0 => p_wt_kernel_385_U0_layer3_kernel_V_20_d0,
        layer3_kernel_V_21_address0 => p_wt_kernel_385_U0_layer3_kernel_V_21_address0,
        layer3_kernel_V_21_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_21_ce0,
        layer3_kernel_V_21_we0 => p_wt_kernel_385_U0_layer3_kernel_V_21_we0,
        layer3_kernel_V_21_d0 => p_wt_kernel_385_U0_layer3_kernel_V_21_d0,
        layer3_kernel_V_22_address0 => p_wt_kernel_385_U0_layer3_kernel_V_22_address0,
        layer3_kernel_V_22_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_22_ce0,
        layer3_kernel_V_22_we0 => p_wt_kernel_385_U0_layer3_kernel_V_22_we0,
        layer3_kernel_V_22_d0 => p_wt_kernel_385_U0_layer3_kernel_V_22_d0,
        layer3_kernel_V_23_address0 => p_wt_kernel_385_U0_layer3_kernel_V_23_address0,
        layer3_kernel_V_23_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_23_ce0,
        layer3_kernel_V_23_we0 => p_wt_kernel_385_U0_layer3_kernel_V_23_we0,
        layer3_kernel_V_23_d0 => p_wt_kernel_385_U0_layer3_kernel_V_23_d0,
        layer3_kernel_V_24_address0 => p_wt_kernel_385_U0_layer3_kernel_V_24_address0,
        layer3_kernel_V_24_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_24_ce0,
        layer3_kernel_V_24_we0 => p_wt_kernel_385_U0_layer3_kernel_V_24_we0,
        layer3_kernel_V_24_d0 => p_wt_kernel_385_U0_layer3_kernel_V_24_d0,
        layer3_kernel_V_25_address0 => p_wt_kernel_385_U0_layer3_kernel_V_25_address0,
        layer3_kernel_V_25_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_25_ce0,
        layer3_kernel_V_25_we0 => p_wt_kernel_385_U0_layer3_kernel_V_25_we0,
        layer3_kernel_V_25_d0 => p_wt_kernel_385_U0_layer3_kernel_V_25_d0,
        layer3_kernel_V_26_address0 => p_wt_kernel_385_U0_layer3_kernel_V_26_address0,
        layer3_kernel_V_26_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_26_ce0,
        layer3_kernel_V_26_we0 => p_wt_kernel_385_U0_layer3_kernel_V_26_we0,
        layer3_kernel_V_26_d0 => p_wt_kernel_385_U0_layer3_kernel_V_26_d0,
        layer3_kernel_V_27_address0 => p_wt_kernel_385_U0_layer3_kernel_V_27_address0,
        layer3_kernel_V_27_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_27_ce0,
        layer3_kernel_V_27_we0 => p_wt_kernel_385_U0_layer3_kernel_V_27_we0,
        layer3_kernel_V_27_d0 => p_wt_kernel_385_U0_layer3_kernel_V_27_d0,
        layer3_kernel_V_28_address0 => p_wt_kernel_385_U0_layer3_kernel_V_28_address0,
        layer3_kernel_V_28_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_28_ce0,
        layer3_kernel_V_28_we0 => p_wt_kernel_385_U0_layer3_kernel_V_28_we0,
        layer3_kernel_V_28_d0 => p_wt_kernel_385_U0_layer3_kernel_V_28_d0,
        layer3_kernel_V_29_address0 => p_wt_kernel_385_U0_layer3_kernel_V_29_address0,
        layer3_kernel_V_29_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_29_ce0,
        layer3_kernel_V_29_we0 => p_wt_kernel_385_U0_layer3_kernel_V_29_we0,
        layer3_kernel_V_29_d0 => p_wt_kernel_385_U0_layer3_kernel_V_29_d0,
        layer3_kernel_V_3_address0 => p_wt_kernel_385_U0_layer3_kernel_V_3_address0,
        layer3_kernel_V_3_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_3_ce0,
        layer3_kernel_V_3_we0 => p_wt_kernel_385_U0_layer3_kernel_V_3_we0,
        layer3_kernel_V_3_d0 => p_wt_kernel_385_U0_layer3_kernel_V_3_d0,
        layer3_kernel_V_30_address0 => p_wt_kernel_385_U0_layer3_kernel_V_30_address0,
        layer3_kernel_V_30_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_30_ce0,
        layer3_kernel_V_30_we0 => p_wt_kernel_385_U0_layer3_kernel_V_30_we0,
        layer3_kernel_V_30_d0 => p_wt_kernel_385_U0_layer3_kernel_V_30_d0,
        layer3_kernel_V_31_address0 => p_wt_kernel_385_U0_layer3_kernel_V_31_address0,
        layer3_kernel_V_31_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_31_ce0,
        layer3_kernel_V_31_we0 => p_wt_kernel_385_U0_layer3_kernel_V_31_we0,
        layer3_kernel_V_31_d0 => p_wt_kernel_385_U0_layer3_kernel_V_31_d0,
        layer3_kernel_V_4_address0 => p_wt_kernel_385_U0_layer3_kernel_V_4_address0,
        layer3_kernel_V_4_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_4_ce0,
        layer3_kernel_V_4_we0 => p_wt_kernel_385_U0_layer3_kernel_V_4_we0,
        layer3_kernel_V_4_d0 => p_wt_kernel_385_U0_layer3_kernel_V_4_d0,
        layer3_kernel_V_5_address0 => p_wt_kernel_385_U0_layer3_kernel_V_5_address0,
        layer3_kernel_V_5_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_5_ce0,
        layer3_kernel_V_5_we0 => p_wt_kernel_385_U0_layer3_kernel_V_5_we0,
        layer3_kernel_V_5_d0 => p_wt_kernel_385_U0_layer3_kernel_V_5_d0,
        layer3_kernel_V_6_address0 => p_wt_kernel_385_U0_layer3_kernel_V_6_address0,
        layer3_kernel_V_6_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_6_ce0,
        layer3_kernel_V_6_we0 => p_wt_kernel_385_U0_layer3_kernel_V_6_we0,
        layer3_kernel_V_6_d0 => p_wt_kernel_385_U0_layer3_kernel_V_6_d0,
        layer3_kernel_V_7_address0 => p_wt_kernel_385_U0_layer3_kernel_V_7_address0,
        layer3_kernel_V_7_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_7_ce0,
        layer3_kernel_V_7_we0 => p_wt_kernel_385_U0_layer3_kernel_V_7_we0,
        layer3_kernel_V_7_d0 => p_wt_kernel_385_U0_layer3_kernel_V_7_d0,
        layer3_kernel_V_8_address0 => p_wt_kernel_385_U0_layer3_kernel_V_8_address0,
        layer3_kernel_V_8_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_8_ce0,
        layer3_kernel_V_8_we0 => p_wt_kernel_385_U0_layer3_kernel_V_8_we0,
        layer3_kernel_V_8_d0 => p_wt_kernel_385_U0_layer3_kernel_V_8_d0,
        layer3_kernel_V_9_address0 => p_wt_kernel_385_U0_layer3_kernel_V_9_address0,
        layer3_kernel_V_9_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_9_ce0,
        layer3_kernel_V_9_we0 => p_wt_kernel_385_U0_layer3_kernel_V_9_we0,
        layer3_kernel_V_9_d0 => p_wt_kernel_385_U0_layer3_kernel_V_9_d0);

    stream_deconv_1_U0 : component stream_deconv_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => stream_deconv_1_U0_ap_start,
        ap_done => stream_deconv_1_U0_ap_done,
        ap_continue => stream_deconv_1_U0_ap_continue,
        ap_idle => stream_deconv_1_U0_ap_idle,
        ap_ready => stream_deconv_1_U0_ap_ready,
        stream_i_V_V_dout => stream_i_V_V_dout,
        stream_i_V_V_empty_n => stream_i_V_V_empty_n,
        stream_i_V_V_read => stream_deconv_1_U0_stream_i_V_V_read,
        kernel_0_V_V_dout => kernel_0_V_V_dout,
        kernel_0_V_V_empty_n => kernel_0_V_V_empty_n,
        kernel_0_V_V_read => stream_deconv_1_U0_kernel_0_V_V_read,
        bias_V_V_dout => bias0_V_V_dout,
        bias_V_V_empty_n => bias0_V_V_empty_n,
        bias_V_V_read => stream_deconv_1_U0_bias_V_V_read,
        mean_V_V_dout => mean0_V_V_dout,
        mean_V_V_empty_n => mean0_V_V_empty_n,
        mean_V_V_read => stream_deconv_1_U0_mean_V_V_read,
        std_V_V_dout => std0_V_V_dout,
        std_V_V_empty_n => std0_V_V_empty_n,
        std_V_V_read => stream_deconv_1_U0_std_V_V_read,
        stream_o_0_V_V_din => stream_deconv_1_U0_stream_o_0_V_V_din,
        stream_o_0_V_V_full_n => stream_res_0_V_V_full_n,
        stream_o_0_V_V_write => stream_deconv_1_U0_stream_o_0_V_V_write);

    stream_deconv_286_U0 : component stream_deconv_286
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => stream_deconv_286_U0_ap_start,
        ap_done => stream_deconv_286_U0_ap_done,
        ap_continue => stream_deconv_286_U0_ap_continue,
        ap_idle => stream_deconv_286_U0_ap_idle,
        ap_ready => stream_deconv_286_U0_ap_ready,
        stream_i_V_V_dout => stream_res_0_V_V_dout,
        stream_i_V_V_empty_n => stream_res_0_V_V_empty_n,
        stream_i_V_V_read => stream_deconv_286_U0_stream_i_V_V_read,
        bias_V_V2_dout => bias_1_V_V_dout,
        bias_V_V2_empty_n => bias_1_V_V_empty_n,
        bias_V_V2_read => stream_deconv_286_U0_bias_V_V2_read,
        mean_V_V_dout => mean1_V_V_dout,
        mean_V_V_empty_n => mean1_V_V_empty_n,
        mean_V_V_read => stream_deconv_286_U0_mean_V_V_read,
        std_V_V_dout => std1_V_V_dout,
        std_V_V_empty_n => std1_V_V_empty_n,
        std_V_V_read => stream_deconv_286_U0_std_V_V_read,
        stream_o_V_V4_din => stream_deconv_286_U0_stream_o_V_V4_din,
        stream_o_V_V4_full_n => stream_res_1_V_V_full_n,
        stream_o_V_V4_write => stream_deconv_286_U0_stream_o_V_V4_write,
        layer2_kernel_V_0_address0 => stream_deconv_286_U0_layer2_kernel_V_0_address0,
        layer2_kernel_V_0_ce0 => stream_deconv_286_U0_layer2_kernel_V_0_ce0,
        layer2_kernel_V_0_q0 => layer2_kernel_V_0_t_q0,
        layer2_kernel_V_0_address1 => stream_deconv_286_U0_layer2_kernel_V_0_address1,
        layer2_kernel_V_0_ce1 => stream_deconv_286_U0_layer2_kernel_V_0_ce1,
        layer2_kernel_V_0_q1 => layer2_kernel_V_0_t_q1,
        layer2_kernel_V_1_address0 => stream_deconv_286_U0_layer2_kernel_V_1_address0,
        layer2_kernel_V_1_ce0 => stream_deconv_286_U0_layer2_kernel_V_1_ce0,
        layer2_kernel_V_1_q0 => layer2_kernel_V_1_t_q0,
        layer2_kernel_V_1_address1 => stream_deconv_286_U0_layer2_kernel_V_1_address1,
        layer2_kernel_V_1_ce1 => stream_deconv_286_U0_layer2_kernel_V_1_ce1,
        layer2_kernel_V_1_q1 => layer2_kernel_V_1_t_q1,
        layer2_kernel_V_2_address0 => stream_deconv_286_U0_layer2_kernel_V_2_address0,
        layer2_kernel_V_2_ce0 => stream_deconv_286_U0_layer2_kernel_V_2_ce0,
        layer2_kernel_V_2_q0 => layer2_kernel_V_2_t_q0,
        layer2_kernel_V_2_address1 => stream_deconv_286_U0_layer2_kernel_V_2_address1,
        layer2_kernel_V_2_ce1 => stream_deconv_286_U0_layer2_kernel_V_2_ce1,
        layer2_kernel_V_2_q1 => layer2_kernel_V_2_t_q1,
        layer2_kernel_V_3_address0 => stream_deconv_286_U0_layer2_kernel_V_3_address0,
        layer2_kernel_V_3_ce0 => stream_deconv_286_U0_layer2_kernel_V_3_ce0,
        layer2_kernel_V_3_q0 => layer2_kernel_V_3_t_q0,
        layer2_kernel_V_3_address1 => stream_deconv_286_U0_layer2_kernel_V_3_address1,
        layer2_kernel_V_3_ce1 => stream_deconv_286_U0_layer2_kernel_V_3_ce1,
        layer2_kernel_V_3_q1 => layer2_kernel_V_3_t_q1,
        layer2_kernel_V_4_address0 => stream_deconv_286_U0_layer2_kernel_V_4_address0,
        layer2_kernel_V_4_ce0 => stream_deconv_286_U0_layer2_kernel_V_4_ce0,
        layer2_kernel_V_4_q0 => layer2_kernel_V_4_t_q0,
        layer2_kernel_V_4_address1 => stream_deconv_286_U0_layer2_kernel_V_4_address1,
        layer2_kernel_V_4_ce1 => stream_deconv_286_U0_layer2_kernel_V_4_ce1,
        layer2_kernel_V_4_q1 => layer2_kernel_V_4_t_q1,
        layer2_kernel_V_5_address0 => stream_deconv_286_U0_layer2_kernel_V_5_address0,
        layer2_kernel_V_5_ce0 => stream_deconv_286_U0_layer2_kernel_V_5_ce0,
        layer2_kernel_V_5_q0 => layer2_kernel_V_5_t_q0,
        layer2_kernel_V_5_address1 => stream_deconv_286_U0_layer2_kernel_V_5_address1,
        layer2_kernel_V_5_ce1 => stream_deconv_286_U0_layer2_kernel_V_5_ce1,
        layer2_kernel_V_5_q1 => layer2_kernel_V_5_t_q1,
        layer2_kernel_V_6_address0 => stream_deconv_286_U0_layer2_kernel_V_6_address0,
        layer2_kernel_V_6_ce0 => stream_deconv_286_U0_layer2_kernel_V_6_ce0,
        layer2_kernel_V_6_q0 => layer2_kernel_V_6_t_q0,
        layer2_kernel_V_6_address1 => stream_deconv_286_U0_layer2_kernel_V_6_address1,
        layer2_kernel_V_6_ce1 => stream_deconv_286_U0_layer2_kernel_V_6_ce1,
        layer2_kernel_V_6_q1 => layer2_kernel_V_6_t_q1,
        layer2_kernel_V_7_address0 => stream_deconv_286_U0_layer2_kernel_V_7_address0,
        layer2_kernel_V_7_ce0 => stream_deconv_286_U0_layer2_kernel_V_7_ce0,
        layer2_kernel_V_7_q0 => layer2_kernel_V_7_t_q0,
        layer2_kernel_V_7_address1 => stream_deconv_286_U0_layer2_kernel_V_7_address1,
        layer2_kernel_V_7_ce1 => stream_deconv_286_U0_layer2_kernel_V_7_ce1,
        layer2_kernel_V_7_q1 => layer2_kernel_V_7_t_q1,
        layer2_kernel_V_8_address0 => stream_deconv_286_U0_layer2_kernel_V_8_address0,
        layer2_kernel_V_8_ce0 => stream_deconv_286_U0_layer2_kernel_V_8_ce0,
        layer2_kernel_V_8_q0 => layer2_kernel_V_8_t_q0,
        layer2_kernel_V_8_address1 => stream_deconv_286_U0_layer2_kernel_V_8_address1,
        layer2_kernel_V_8_ce1 => stream_deconv_286_U0_layer2_kernel_V_8_ce1,
        layer2_kernel_V_8_q1 => layer2_kernel_V_8_t_q1,
        layer2_kernel_V_9_address0 => stream_deconv_286_U0_layer2_kernel_V_9_address0,
        layer2_kernel_V_9_ce0 => stream_deconv_286_U0_layer2_kernel_V_9_ce0,
        layer2_kernel_V_9_q0 => layer2_kernel_V_9_t_q0,
        layer2_kernel_V_9_address1 => stream_deconv_286_U0_layer2_kernel_V_9_address1,
        layer2_kernel_V_9_ce1 => stream_deconv_286_U0_layer2_kernel_V_9_ce1,
        layer2_kernel_V_9_q1 => layer2_kernel_V_9_t_q1,
        layer2_kernel_V_10_address0 => stream_deconv_286_U0_layer2_kernel_V_10_address0,
        layer2_kernel_V_10_ce0 => stream_deconv_286_U0_layer2_kernel_V_10_ce0,
        layer2_kernel_V_10_q0 => layer2_kernel_V_10_t_q0,
        layer2_kernel_V_10_address1 => stream_deconv_286_U0_layer2_kernel_V_10_address1,
        layer2_kernel_V_10_ce1 => stream_deconv_286_U0_layer2_kernel_V_10_ce1,
        layer2_kernel_V_10_q1 => layer2_kernel_V_10_t_q1,
        layer2_kernel_V_11_address0 => stream_deconv_286_U0_layer2_kernel_V_11_address0,
        layer2_kernel_V_11_ce0 => stream_deconv_286_U0_layer2_kernel_V_11_ce0,
        layer2_kernel_V_11_q0 => layer2_kernel_V_11_t_q0,
        layer2_kernel_V_11_address1 => stream_deconv_286_U0_layer2_kernel_V_11_address1,
        layer2_kernel_V_11_ce1 => stream_deconv_286_U0_layer2_kernel_V_11_ce1,
        layer2_kernel_V_11_q1 => layer2_kernel_V_11_t_q1,
        layer2_kernel_V_12_address0 => stream_deconv_286_U0_layer2_kernel_V_12_address0,
        layer2_kernel_V_12_ce0 => stream_deconv_286_U0_layer2_kernel_V_12_ce0,
        layer2_kernel_V_12_q0 => layer2_kernel_V_12_t_q0,
        layer2_kernel_V_12_address1 => stream_deconv_286_U0_layer2_kernel_V_12_address1,
        layer2_kernel_V_12_ce1 => stream_deconv_286_U0_layer2_kernel_V_12_ce1,
        layer2_kernel_V_12_q1 => layer2_kernel_V_12_t_q1,
        layer2_kernel_V_13_address0 => stream_deconv_286_U0_layer2_kernel_V_13_address0,
        layer2_kernel_V_13_ce0 => stream_deconv_286_U0_layer2_kernel_V_13_ce0,
        layer2_kernel_V_13_q0 => layer2_kernel_V_13_t_q0,
        layer2_kernel_V_13_address1 => stream_deconv_286_U0_layer2_kernel_V_13_address1,
        layer2_kernel_V_13_ce1 => stream_deconv_286_U0_layer2_kernel_V_13_ce1,
        layer2_kernel_V_13_q1 => layer2_kernel_V_13_t_q1,
        layer2_kernel_V_14_address0 => stream_deconv_286_U0_layer2_kernel_V_14_address0,
        layer2_kernel_V_14_ce0 => stream_deconv_286_U0_layer2_kernel_V_14_ce0,
        layer2_kernel_V_14_q0 => layer2_kernel_V_14_t_q0,
        layer2_kernel_V_14_address1 => stream_deconv_286_U0_layer2_kernel_V_14_address1,
        layer2_kernel_V_14_ce1 => stream_deconv_286_U0_layer2_kernel_V_14_ce1,
        layer2_kernel_V_14_q1 => layer2_kernel_V_14_t_q1,
        layer2_kernel_V_15_address0 => stream_deconv_286_U0_layer2_kernel_V_15_address0,
        layer2_kernel_V_15_ce0 => stream_deconv_286_U0_layer2_kernel_V_15_ce0,
        layer2_kernel_V_15_q0 => layer2_kernel_V_15_t_q0,
        layer2_kernel_V_15_address1 => stream_deconv_286_U0_layer2_kernel_V_15_address1,
        layer2_kernel_V_15_ce1 => stream_deconv_286_U0_layer2_kernel_V_15_ce1,
        layer2_kernel_V_15_q1 => layer2_kernel_V_15_t_q1);

    Block_proc102_U0 : component Block_proc102
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_proc102_U0_ap_start,
        ap_done => Block_proc102_U0_ap_done,
        ap_continue => Block_proc102_U0_ap_continue,
        ap_idle => Block_proc102_U0_ap_idle,
        ap_ready => Block_proc102_U0_ap_ready,
        bias_2_V_V_dout => bias_2_V_V_dout,
        bias_2_V_V_empty_n => bias_2_V_V_empty_n,
        bias_2_V_V_read => Block_proc102_U0_bias_2_V_V_read,
        tmp_V_load_out_out_din => Block_proc102_U0_tmp_V_load_out_out_din,
        tmp_V_load_out_out_full_n => tmp_V_load_loc_c_full_n,
        tmp_V_load_out_out_write => Block_proc102_U0_tmp_V_load_out_out_write);

    stream_deconv_387_U0 : component stream_deconv_387
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => stream_deconv_387_U0_ap_start,
        ap_done => stream_deconv_387_U0_ap_done,
        ap_continue => stream_deconv_387_U0_ap_continue,
        ap_idle => stream_deconv_387_U0_ap_idle,
        ap_ready => stream_deconv_387_U0_ap_ready,
        stream_res_1_V_V_dout => stream_res_1_V_V_dout,
        stream_res_1_V_V_empty_n => stream_res_1_V_V_empty_n,
        stream_res_1_V_V_read => stream_deconv_387_U0_stream_res_1_V_V_read,
        tmp_V_load_loc_dout => tmp_V_load_loc_c_dout,
        tmp_V_load_loc_empty_n => tmp_V_load_loc_c_empty_n,
        tmp_V_load_loc_read => stream_deconv_387_U0_tmp_V_load_loc_read,
        stream_o_V_V_din => stream_deconv_387_U0_stream_o_V_V_din,
        stream_o_V_V_full_n => stream_o_V_V_full_n,
        stream_o_V_V_write => stream_deconv_387_U0_stream_o_V_V_write,
        layer3_kernel_V_0_address0 => stream_deconv_387_U0_layer3_kernel_V_0_address0,
        layer3_kernel_V_0_ce0 => stream_deconv_387_U0_layer3_kernel_V_0_ce0,
        layer3_kernel_V_0_q0 => layer3_kernel_V_0_t_q0,
        layer3_kernel_V_1_address0 => stream_deconv_387_U0_layer3_kernel_V_1_address0,
        layer3_kernel_V_1_ce0 => stream_deconv_387_U0_layer3_kernel_V_1_ce0,
        layer3_kernel_V_1_q0 => layer3_kernel_V_1_t_q0,
        layer3_kernel_V_2_address0 => stream_deconv_387_U0_layer3_kernel_V_2_address0,
        layer3_kernel_V_2_ce0 => stream_deconv_387_U0_layer3_kernel_V_2_ce0,
        layer3_kernel_V_2_q0 => layer3_kernel_V_2_t_q0,
        layer3_kernel_V_3_address0 => stream_deconv_387_U0_layer3_kernel_V_3_address0,
        layer3_kernel_V_3_ce0 => stream_deconv_387_U0_layer3_kernel_V_3_ce0,
        layer3_kernel_V_3_q0 => layer3_kernel_V_3_t_q0,
        layer3_kernel_V_4_address0 => stream_deconv_387_U0_layer3_kernel_V_4_address0,
        layer3_kernel_V_4_ce0 => stream_deconv_387_U0_layer3_kernel_V_4_ce0,
        layer3_kernel_V_4_q0 => layer3_kernel_V_4_t_q0,
        layer3_kernel_V_5_address0 => stream_deconv_387_U0_layer3_kernel_V_5_address0,
        layer3_kernel_V_5_ce0 => stream_deconv_387_U0_layer3_kernel_V_5_ce0,
        layer3_kernel_V_5_q0 => layer3_kernel_V_5_t_q0,
        layer3_kernel_V_6_address0 => stream_deconv_387_U0_layer3_kernel_V_6_address0,
        layer3_kernel_V_6_ce0 => stream_deconv_387_U0_layer3_kernel_V_6_ce0,
        layer3_kernel_V_6_q0 => layer3_kernel_V_6_t_q0,
        layer3_kernel_V_7_address0 => stream_deconv_387_U0_layer3_kernel_V_7_address0,
        layer3_kernel_V_7_ce0 => stream_deconv_387_U0_layer3_kernel_V_7_ce0,
        layer3_kernel_V_7_q0 => layer3_kernel_V_7_t_q0,
        layer3_kernel_V_8_address0 => stream_deconv_387_U0_layer3_kernel_V_8_address0,
        layer3_kernel_V_8_ce0 => stream_deconv_387_U0_layer3_kernel_V_8_ce0,
        layer3_kernel_V_8_q0 => layer3_kernel_V_8_t_q0,
        layer3_kernel_V_9_address0 => stream_deconv_387_U0_layer3_kernel_V_9_address0,
        layer3_kernel_V_9_ce0 => stream_deconv_387_U0_layer3_kernel_V_9_ce0,
        layer3_kernel_V_9_q0 => layer3_kernel_V_9_t_q0,
        layer3_kernel_V_10_address0 => stream_deconv_387_U0_layer3_kernel_V_10_address0,
        layer3_kernel_V_10_ce0 => stream_deconv_387_U0_layer3_kernel_V_10_ce0,
        layer3_kernel_V_10_q0 => layer3_kernel_V_10_t_q0,
        layer3_kernel_V_11_address0 => stream_deconv_387_U0_layer3_kernel_V_11_address0,
        layer3_kernel_V_11_ce0 => stream_deconv_387_U0_layer3_kernel_V_11_ce0,
        layer3_kernel_V_11_q0 => layer3_kernel_V_11_t_q0,
        layer3_kernel_V_12_address0 => stream_deconv_387_U0_layer3_kernel_V_12_address0,
        layer3_kernel_V_12_ce0 => stream_deconv_387_U0_layer3_kernel_V_12_ce0,
        layer3_kernel_V_12_q0 => layer3_kernel_V_12_t_q0,
        layer3_kernel_V_13_address0 => stream_deconv_387_U0_layer3_kernel_V_13_address0,
        layer3_kernel_V_13_ce0 => stream_deconv_387_U0_layer3_kernel_V_13_ce0,
        layer3_kernel_V_13_q0 => layer3_kernel_V_13_t_q0,
        layer3_kernel_V_14_address0 => stream_deconv_387_U0_layer3_kernel_V_14_address0,
        layer3_kernel_V_14_ce0 => stream_deconv_387_U0_layer3_kernel_V_14_ce0,
        layer3_kernel_V_14_q0 => layer3_kernel_V_14_t_q0,
        layer3_kernel_V_15_address0 => stream_deconv_387_U0_layer3_kernel_V_15_address0,
        layer3_kernel_V_15_ce0 => stream_deconv_387_U0_layer3_kernel_V_15_ce0,
        layer3_kernel_V_15_q0 => layer3_kernel_V_15_t_q0,
        layer3_kernel_V_16_address0 => stream_deconv_387_U0_layer3_kernel_V_16_address0,
        layer3_kernel_V_16_ce0 => stream_deconv_387_U0_layer3_kernel_V_16_ce0,
        layer3_kernel_V_16_q0 => layer3_kernel_V_16_t_q0,
        layer3_kernel_V_17_address0 => stream_deconv_387_U0_layer3_kernel_V_17_address0,
        layer3_kernel_V_17_ce0 => stream_deconv_387_U0_layer3_kernel_V_17_ce0,
        layer3_kernel_V_17_q0 => layer3_kernel_V_17_t_q0,
        layer3_kernel_V_18_address0 => stream_deconv_387_U0_layer3_kernel_V_18_address0,
        layer3_kernel_V_18_ce0 => stream_deconv_387_U0_layer3_kernel_V_18_ce0,
        layer3_kernel_V_18_q0 => layer3_kernel_V_18_t_q0,
        layer3_kernel_V_19_address0 => stream_deconv_387_U0_layer3_kernel_V_19_address0,
        layer3_kernel_V_19_ce0 => stream_deconv_387_U0_layer3_kernel_V_19_ce0,
        layer3_kernel_V_19_q0 => layer3_kernel_V_19_t_q0,
        layer3_kernel_V_20_address0 => stream_deconv_387_U0_layer3_kernel_V_20_address0,
        layer3_kernel_V_20_ce0 => stream_deconv_387_U0_layer3_kernel_V_20_ce0,
        layer3_kernel_V_20_q0 => layer3_kernel_V_20_t_q0,
        layer3_kernel_V_21_address0 => stream_deconv_387_U0_layer3_kernel_V_21_address0,
        layer3_kernel_V_21_ce0 => stream_deconv_387_U0_layer3_kernel_V_21_ce0,
        layer3_kernel_V_21_q0 => layer3_kernel_V_21_t_q0,
        layer3_kernel_V_22_address0 => stream_deconv_387_U0_layer3_kernel_V_22_address0,
        layer3_kernel_V_22_ce0 => stream_deconv_387_U0_layer3_kernel_V_22_ce0,
        layer3_kernel_V_22_q0 => layer3_kernel_V_22_t_q0,
        layer3_kernel_V_23_address0 => stream_deconv_387_U0_layer3_kernel_V_23_address0,
        layer3_kernel_V_23_ce0 => stream_deconv_387_U0_layer3_kernel_V_23_ce0,
        layer3_kernel_V_23_q0 => layer3_kernel_V_23_t_q0,
        layer3_kernel_V_24_address0 => stream_deconv_387_U0_layer3_kernel_V_24_address0,
        layer3_kernel_V_24_ce0 => stream_deconv_387_U0_layer3_kernel_V_24_ce0,
        layer3_kernel_V_24_q0 => layer3_kernel_V_24_t_q0,
        layer3_kernel_V_25_address0 => stream_deconv_387_U0_layer3_kernel_V_25_address0,
        layer3_kernel_V_25_ce0 => stream_deconv_387_U0_layer3_kernel_V_25_ce0,
        layer3_kernel_V_25_q0 => layer3_kernel_V_25_t_q0,
        layer3_kernel_V_26_address0 => stream_deconv_387_U0_layer3_kernel_V_26_address0,
        layer3_kernel_V_26_ce0 => stream_deconv_387_U0_layer3_kernel_V_26_ce0,
        layer3_kernel_V_26_q0 => layer3_kernel_V_26_t_q0,
        layer3_kernel_V_27_address0 => stream_deconv_387_U0_layer3_kernel_V_27_address0,
        layer3_kernel_V_27_ce0 => stream_deconv_387_U0_layer3_kernel_V_27_ce0,
        layer3_kernel_V_27_q0 => layer3_kernel_V_27_t_q0,
        layer3_kernel_V_28_address0 => stream_deconv_387_U0_layer3_kernel_V_28_address0,
        layer3_kernel_V_28_ce0 => stream_deconv_387_U0_layer3_kernel_V_28_ce0,
        layer3_kernel_V_28_q0 => layer3_kernel_V_28_t_q0,
        layer3_kernel_V_29_address0 => stream_deconv_387_U0_layer3_kernel_V_29_address0,
        layer3_kernel_V_29_ce0 => stream_deconv_387_U0_layer3_kernel_V_29_ce0,
        layer3_kernel_V_29_q0 => layer3_kernel_V_29_t_q0,
        layer3_kernel_V_30_address0 => stream_deconv_387_U0_layer3_kernel_V_30_address0,
        layer3_kernel_V_30_ce0 => stream_deconv_387_U0_layer3_kernel_V_30_ce0,
        layer3_kernel_V_30_q0 => layer3_kernel_V_30_t_q0,
        layer3_kernel_V_31_address0 => stream_deconv_387_U0_layer3_kernel_V_31_address0,
        layer3_kernel_V_31_ce0 => stream_deconv_387_U0_layer3_kernel_V_31_ce0,
        layer3_kernel_V_31_q0 => layer3_kernel_V_31_t_q0);

    layer2_kernel_V_0_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_0_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_0_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_0_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_0_d0,
        i_q0 => layer2_kernel_V_0_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_0_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_0_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_0_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_0_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_0_ce1,
        t_q1 => layer2_kernel_V_0_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_0_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_0,
        t_empty_n => layer2_kernel_V_0_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_1_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_1_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_1_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_1_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_1_d0,
        i_q0 => layer2_kernel_V_1_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_1_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_1_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_1_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_1_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_1_ce1,
        t_q1 => layer2_kernel_V_1_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_1_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_1,
        t_empty_n => layer2_kernel_V_1_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_10_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_10_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_10_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_10_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_10_d0,
        i_q0 => layer2_kernel_V_10_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_10_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_10_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_10_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_10_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_10_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_10_ce1,
        t_q1 => layer2_kernel_V_10_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_10_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_10,
        t_empty_n => layer2_kernel_V_10_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_11_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_11_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_11_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_11_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_11_d0,
        i_q0 => layer2_kernel_V_11_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_11_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_11_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_11_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_11_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_11_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_11_ce1,
        t_q1 => layer2_kernel_V_11_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_11_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_11,
        t_empty_n => layer2_kernel_V_11_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_12_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_12_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_12_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_12_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_12_d0,
        i_q0 => layer2_kernel_V_12_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_12_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_12_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_12_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_12_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_12_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_12_ce1,
        t_q1 => layer2_kernel_V_12_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_12_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_12,
        t_empty_n => layer2_kernel_V_12_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_13_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_13_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_13_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_13_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_13_d0,
        i_q0 => layer2_kernel_V_13_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_13_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_13_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_13_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_13_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_13_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_13_ce1,
        t_q1 => layer2_kernel_V_13_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_13_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_13,
        t_empty_n => layer2_kernel_V_13_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_14_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_14_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_14_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_14_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_14_d0,
        i_q0 => layer2_kernel_V_14_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_14_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_14_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_14_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_14_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_14_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_14_ce1,
        t_q1 => layer2_kernel_V_14_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_14_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_14,
        t_empty_n => layer2_kernel_V_14_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_15_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_15_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_15_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_15_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_15_d0,
        i_q0 => layer2_kernel_V_15_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_15_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_15_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_15_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_15_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_15_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_15_ce1,
        t_q1 => layer2_kernel_V_15_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_15_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_15,
        t_empty_n => layer2_kernel_V_15_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_2_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_2_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_2_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_2_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_2_d0,
        i_q0 => layer2_kernel_V_2_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_2_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_2_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_2_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_2_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_2_ce1,
        t_q1 => layer2_kernel_V_2_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_2_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_2,
        t_empty_n => layer2_kernel_V_2_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_3_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_3_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_3_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_3_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_3_d0,
        i_q0 => layer2_kernel_V_3_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_3_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_3_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_3_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_3_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_3_ce1,
        t_q1 => layer2_kernel_V_3_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_3_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_3,
        t_empty_n => layer2_kernel_V_3_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_4_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_4_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_4_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_4_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_4_d0,
        i_q0 => layer2_kernel_V_4_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_4_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_4_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_4_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_4_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_4_ce1,
        t_q1 => layer2_kernel_V_4_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_4_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_4,
        t_empty_n => layer2_kernel_V_4_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_5_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_5_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_5_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_5_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_5_d0,
        i_q0 => layer2_kernel_V_5_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_5_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_5_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_5_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_5_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_5_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_5_ce1,
        t_q1 => layer2_kernel_V_5_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_5_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_5,
        t_empty_n => layer2_kernel_V_5_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_6_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_6_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_6_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_6_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_6_d0,
        i_q0 => layer2_kernel_V_6_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_6_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_6_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_6_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_6_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_6_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_6_ce1,
        t_q1 => layer2_kernel_V_6_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_6_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_6,
        t_empty_n => layer2_kernel_V_6_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_7_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_7_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_7_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_7_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_7_d0,
        i_q0 => layer2_kernel_V_7_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_7_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_7_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_7_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_7_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_7_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_7_ce1,
        t_q1 => layer2_kernel_V_7_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_7_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_7,
        t_empty_n => layer2_kernel_V_7_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_8_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_8_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_8_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_8_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_8_d0,
        i_q0 => layer2_kernel_V_8_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_8_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_8_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_8_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_8_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_8_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_8_ce1,
        t_q1 => layer2_kernel_V_8_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_8_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_8,
        t_empty_n => layer2_kernel_V_8_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer2_kernel_V_9_U : component deconv_layer2_kerudo
    generic map (
        DataWidth => 18,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_282_U0_layer2_kernel_V_9_address0,
        i_ce0 => p_wt_kernel_282_U0_layer2_kernel_V_9_ce0,
        i_we0 => p_wt_kernel_282_U0_layer2_kernel_V_9_we0,
        i_d0 => p_wt_kernel_282_U0_layer2_kernel_V_9_d0,
        i_q0 => layer2_kernel_V_9_i_q0,
        i_address1 => ap_const_lv12_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => layer2_kernel_V_9_i_q1,
        t_address0 => stream_deconv_286_U0_layer2_kernel_V_9_address0,
        t_ce0 => stream_deconv_286_U0_layer2_kernel_V_9_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer2_kernel_V_9_t_q0,
        t_address1 => stream_deconv_286_U0_layer2_kernel_V_9_address1,
        t_ce1 => stream_deconv_286_U0_layer2_kernel_V_9_ce1,
        t_q1 => layer2_kernel_V_9_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer2_kernel_V_9_i_full_n,
        i_write => ap_channel_done_layer2_kernel_V_9,
        t_empty_n => layer2_kernel_V_9_t_empty_n,
        t_read => stream_deconv_286_U0_ap_ready);

    layer3_kernel_V_0_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_0_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_0_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_0_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_0_d0,
        i_q0 => layer3_kernel_V_0_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_0_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_0_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_0_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_0_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_0,
        t_empty_n => layer3_kernel_V_0_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_1_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_1_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_1_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_1_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_1_d0,
        i_q0 => layer3_kernel_V_1_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_1_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_1_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_1,
        t_empty_n => layer3_kernel_V_1_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_10_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_10_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_10_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_10_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_10_d0,
        i_q0 => layer3_kernel_V_10_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_10_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_10_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_10_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_10_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_10,
        t_empty_n => layer3_kernel_V_10_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_11_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_11_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_11_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_11_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_11_d0,
        i_q0 => layer3_kernel_V_11_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_11_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_11_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_11_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_11_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_11,
        t_empty_n => layer3_kernel_V_11_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_12_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_12_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_12_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_12_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_12_d0,
        i_q0 => layer3_kernel_V_12_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_12_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_12_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_12_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_12_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_12,
        t_empty_n => layer3_kernel_V_12_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_13_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_13_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_13_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_13_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_13_d0,
        i_q0 => layer3_kernel_V_13_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_13_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_13_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_13_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_13_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_13,
        t_empty_n => layer3_kernel_V_13_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_14_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_14_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_14_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_14_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_14_d0,
        i_q0 => layer3_kernel_V_14_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_14_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_14_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_14_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_14_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_14,
        t_empty_n => layer3_kernel_V_14_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_15_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_15_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_15_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_15_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_15_d0,
        i_q0 => layer3_kernel_V_15_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_15_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_15_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_15_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_15_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_15,
        t_empty_n => layer3_kernel_V_15_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_16_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_16_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_16_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_16_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_16_d0,
        i_q0 => layer3_kernel_V_16_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_16_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_16_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_16_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_16_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_16,
        t_empty_n => layer3_kernel_V_16_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_17_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_17_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_17_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_17_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_17_d0,
        i_q0 => layer3_kernel_V_17_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_17_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_17_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_17_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_17_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_17,
        t_empty_n => layer3_kernel_V_17_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_18_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_18_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_18_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_18_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_18_d0,
        i_q0 => layer3_kernel_V_18_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_18_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_18_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_18_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_18_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_18,
        t_empty_n => layer3_kernel_V_18_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_19_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_19_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_19_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_19_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_19_d0,
        i_q0 => layer3_kernel_V_19_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_19_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_19_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_19_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_19_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_19,
        t_empty_n => layer3_kernel_V_19_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_2_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_2_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_2_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_2_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_2_d0,
        i_q0 => layer3_kernel_V_2_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_2_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_2_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_2_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_2,
        t_empty_n => layer3_kernel_V_2_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_20_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_20_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_20_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_20_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_20_d0,
        i_q0 => layer3_kernel_V_20_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_20_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_20_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_20_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_20_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_20,
        t_empty_n => layer3_kernel_V_20_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_21_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_21_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_21_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_21_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_21_d0,
        i_q0 => layer3_kernel_V_21_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_21_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_21_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_21_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_21_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_21,
        t_empty_n => layer3_kernel_V_21_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_22_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_22_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_22_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_22_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_22_d0,
        i_q0 => layer3_kernel_V_22_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_22_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_22_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_22_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_22_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_22,
        t_empty_n => layer3_kernel_V_22_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_23_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_23_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_23_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_23_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_23_d0,
        i_q0 => layer3_kernel_V_23_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_23_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_23_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_23_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_23_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_23,
        t_empty_n => layer3_kernel_V_23_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_24_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_24_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_24_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_24_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_24_d0,
        i_q0 => layer3_kernel_V_24_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_24_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_24_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_24_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_24_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_24,
        t_empty_n => layer3_kernel_V_24_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_25_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_25_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_25_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_25_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_25_d0,
        i_q0 => layer3_kernel_V_25_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_25_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_25_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_25_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_25_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_25,
        t_empty_n => layer3_kernel_V_25_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_26_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_26_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_26_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_26_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_26_d0,
        i_q0 => layer3_kernel_V_26_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_26_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_26_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_26_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_26_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_26,
        t_empty_n => layer3_kernel_V_26_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_27_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_27_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_27_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_27_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_27_d0,
        i_q0 => layer3_kernel_V_27_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_27_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_27_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_27_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_27_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_27,
        t_empty_n => layer3_kernel_V_27_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_28_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_28_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_28_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_28_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_28_d0,
        i_q0 => layer3_kernel_V_28_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_28_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_28_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_28_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_28_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_28,
        t_empty_n => layer3_kernel_V_28_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_29_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_29_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_29_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_29_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_29_d0,
        i_q0 => layer3_kernel_V_29_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_29_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_29_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_29_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_29_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_29,
        t_empty_n => layer3_kernel_V_29_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_3_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_3_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_3_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_3_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_3_d0,
        i_q0 => layer3_kernel_V_3_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_3_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_3_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_3_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_3,
        t_empty_n => layer3_kernel_V_3_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_30_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_30_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_30_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_30_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_30_d0,
        i_q0 => layer3_kernel_V_30_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_30_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_30_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_30_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_30_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_30,
        t_empty_n => layer3_kernel_V_30_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_31_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_31_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_31_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_31_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_31_d0,
        i_q0 => layer3_kernel_V_31_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_31_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_31_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_31_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_31_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_31,
        t_empty_n => layer3_kernel_V_31_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_4_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_4_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_4_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_4_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_4_d0,
        i_q0 => layer3_kernel_V_4_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_4_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_4_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_4_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_4_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_4,
        t_empty_n => layer3_kernel_V_4_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_5_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_5_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_5_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_5_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_5_d0,
        i_q0 => layer3_kernel_V_5_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_5_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_5_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_5_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_5_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_5,
        t_empty_n => layer3_kernel_V_5_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_6_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_6_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_6_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_6_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_6_d0,
        i_q0 => layer3_kernel_V_6_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_6_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_6_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_6_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_6_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_6,
        t_empty_n => layer3_kernel_V_6_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_7_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_7_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_7_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_7_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_7_d0,
        i_q0 => layer3_kernel_V_7_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_7_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_7_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_7_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_7_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_7,
        t_empty_n => layer3_kernel_V_7_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_8_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_8_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_8_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_8_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_8_d0,
        i_q0 => layer3_kernel_V_8_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_8_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_8_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_8_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_8_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_8,
        t_empty_n => layer3_kernel_V_8_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    layer3_kernel_V_9_U : component deconv_layer3_kerKfY
    generic map (
        DataWidth => 18,
        AddressRange => 36,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => p_wt_kernel_385_U0_layer3_kernel_V_9_address0,
        i_ce0 => p_wt_kernel_385_U0_layer3_kernel_V_9_ce0,
        i_we0 => p_wt_kernel_385_U0_layer3_kernel_V_9_we0,
        i_d0 => p_wt_kernel_385_U0_layer3_kernel_V_9_d0,
        i_q0 => layer3_kernel_V_9_i_q0,
        t_address0 => stream_deconv_387_U0_layer3_kernel_V_9_address0,
        t_ce0 => stream_deconv_387_U0_layer3_kernel_V_9_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv18_0,
        t_q0 => layer3_kernel_V_9_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => layer3_kernel_V_9_i_full_n,
        i_write => ap_channel_done_layer3_kernel_V_9,
        t_empty_n => layer3_kernel_V_9_t_empty_n,
        t_read => stream_deconv_387_U0_ap_ready);

    bias0_V_V_U : component fifo_w18_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_extend_stream_1_1_U0_stream_o_V_V_din,
        if_full_n => bias0_V_V_full_n,
        if_write => p_extend_stream_1_1_U0_stream_o_V_V_write,
        if_dout => bias0_V_V_dout,
        if_empty_n => bias0_V_V_empty_n,
        if_read => stream_deconv_1_U0_bias_V_V_read);

    mean0_V_V_U : component fifo_w18_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_extend_stream_181_U0_stream_o_V_V_din,
        if_full_n => mean0_V_V_full_n,
        if_write => p_extend_stream_181_U0_stream_o_V_V_write,
        if_dout => mean0_V_V_dout,
        if_empty_n => mean0_V_V_empty_n,
        if_read => stream_deconv_1_U0_mean_V_V_read);

    std0_V_V_U : component fifo_w18_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_extend_stream_1_U0_stream_o_V_V_din,
        if_full_n => std0_V_V_full_n,
        if_write => p_extend_stream_1_U0_stream_o_V_V_write,
        if_dout => std0_V_V_dout,
        if_empty_n => std0_V_V_empty_n,
        if_read => stream_deconv_1_U0_std_V_V_read);

    mean1_V_V_U : component fifo_w18_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_extend_stream_283_U0_stream_o_V_V_din,
        if_full_n => mean1_V_V_full_n,
        if_write => p_extend_stream_283_U0_stream_o_V_V_write,
        if_dout => mean1_V_V_dout,
        if_empty_n => mean1_V_V_empty_n,
        if_read => stream_deconv_286_U0_mean_V_V_read);

    std1_V_V_U : component fifo_w18_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => p_extend_stream_284_U0_stream_o_V_V_din,
        if_full_n => std1_V_V_full_n,
        if_write => p_extend_stream_284_U0_stream_o_V_V_write,
        if_dout => std1_V_V_dout,
        if_empty_n => std1_V_V_empty_n,
        if_read => stream_deconv_286_U0_std_V_V_read);

    stream_res_0_V_V_U : component fifo_w18_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stream_deconv_1_U0_stream_o_0_V_V_din,
        if_full_n => stream_res_0_V_V_full_n,
        if_write => stream_deconv_1_U0_stream_o_0_V_V_write,
        if_dout => stream_res_0_V_V_dout,
        if_empty_n => stream_res_0_V_V_empty_n,
        if_read => stream_deconv_286_U0_stream_i_V_V_read);

    stream_res_1_V_V_U : component fifo_w18_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stream_deconv_286_U0_stream_o_V_V4_din,
        if_full_n => stream_res_1_V_V_full_n,
        if_write => stream_deconv_286_U0_stream_o_V_V4_write,
        if_dout => stream_res_1_V_V_dout,
        if_empty_n => stream_res_1_V_V_empty_n,
        if_read => stream_deconv_387_U0_stream_res_1_V_V_read);

    tmp_V_load_loc_c_U : component fifo_w18_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_proc102_U0_tmp_V_load_out_out_din,
        if_full_n => tmp_V_load_loc_c_full_n,
        if_write => Block_proc102_U0_tmp_V_load_out_out_write,
        if_dout => tmp_V_load_loc_c_dout,
        if_empty_n => tmp_V_load_loc_c_empty_n,
        if_read => stream_deconv_387_U0_tmp_V_load_loc_read);





    ap_sync_reg_Block_proc102_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Block_proc102_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_Block_proc102_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_proc102_U0_ap_ready <= ap_sync_Block_proc102_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_0 <= ap_sync_channel_write_layer2_kernel_V_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_1 <= ap_sync_channel_write_layer2_kernel_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_10 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_10 <= ap_sync_channel_write_layer2_kernel_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_11 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_11 <= ap_sync_channel_write_layer2_kernel_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_12 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_12 <= ap_sync_channel_write_layer2_kernel_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_13 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_13 <= ap_sync_channel_write_layer2_kernel_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_14 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_14 <= ap_sync_channel_write_layer2_kernel_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_15 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_15 <= ap_sync_channel_write_layer2_kernel_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_2 <= ap_sync_channel_write_layer2_kernel_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_3 <= ap_sync_channel_write_layer2_kernel_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_4 <= ap_sync_channel_write_layer2_kernel_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_5 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_5 <= ap_sync_channel_write_layer2_kernel_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_6 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_6 <= ap_sync_channel_write_layer2_kernel_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_7 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_7 <= ap_sync_channel_write_layer2_kernel_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_8 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_8 <= ap_sync_channel_write_layer2_kernel_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_kernel_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_kernel_V_9 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_282_U0_ap_done and p_wt_kernel_282_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer2_kernel_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_kernel_V_9 <= ap_sync_channel_write_layer2_kernel_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_0 <= ap_sync_channel_write_layer3_kernel_V_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_1 <= ap_sync_channel_write_layer3_kernel_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_10 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_10 <= ap_sync_channel_write_layer3_kernel_V_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_11 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_11 <= ap_sync_channel_write_layer3_kernel_V_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_12 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_12 <= ap_sync_channel_write_layer3_kernel_V_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_13 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_13 <= ap_sync_channel_write_layer3_kernel_V_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_14 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_14 <= ap_sync_channel_write_layer3_kernel_V_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_15 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_15 <= ap_sync_channel_write_layer3_kernel_V_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_16 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_16 <= ap_sync_channel_write_layer3_kernel_V_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_17 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_17 <= ap_sync_channel_write_layer3_kernel_V_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_18 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_18 <= ap_sync_channel_write_layer3_kernel_V_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_19 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_19 <= ap_sync_channel_write_layer3_kernel_V_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_2 <= ap_sync_channel_write_layer3_kernel_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_20 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_20 <= ap_sync_channel_write_layer3_kernel_V_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_21 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_21 <= ap_sync_channel_write_layer3_kernel_V_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_22 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_22 <= ap_sync_channel_write_layer3_kernel_V_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_23 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_23 <= ap_sync_channel_write_layer3_kernel_V_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_24 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_24 <= ap_sync_channel_write_layer3_kernel_V_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_25 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_25 <= ap_sync_channel_write_layer3_kernel_V_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_26 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_26 <= ap_sync_channel_write_layer3_kernel_V_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_27 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_27 <= ap_sync_channel_write_layer3_kernel_V_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_28 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_28 <= ap_sync_channel_write_layer3_kernel_V_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_29 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_29 <= ap_sync_channel_write_layer3_kernel_V_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_3 <= ap_sync_channel_write_layer3_kernel_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_30 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_30 <= ap_sync_channel_write_layer3_kernel_V_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_31 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_31 <= ap_sync_channel_write_layer3_kernel_V_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_4 <= ap_sync_channel_write_layer3_kernel_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_5 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_5 <= ap_sync_channel_write_layer3_kernel_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_6 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_6 <= ap_sync_channel_write_layer3_kernel_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_7 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_7 <= ap_sync_channel_write_layer3_kernel_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_8 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_8 <= ap_sync_channel_write_layer3_kernel_V_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer3_kernel_V_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer3_kernel_V_9 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (p_wt_kernel_385_U0_ap_done and p_wt_kernel_385_U0_ap_continue))) then 
                    ap_sync_reg_channel_write_layer3_kernel_V_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer3_kernel_V_9 <= ap_sync_channel_write_layer3_kernel_V_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_p_extend_stream_181_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_p_extend_stream_181_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_p_extend_stream_181_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_p_extend_stream_181_U0_ap_ready <= ap_sync_p_extend_stream_181_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_p_extend_stream_1_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_p_extend_stream_1_1_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_p_extend_stream_1_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_p_extend_stream_1_1_U0_ap_ready <= ap_sync_p_extend_stream_1_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_p_extend_stream_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_p_extend_stream_1_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_p_extend_stream_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_p_extend_stream_1_U0_ap_ready <= ap_sync_p_extend_stream_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_p_extend_stream_283_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_p_extend_stream_283_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_p_extend_stream_283_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_p_extend_stream_283_U0_ap_ready <= ap_sync_p_extend_stream_283_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_p_extend_stream_284_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_p_extend_stream_284_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_p_extend_stream_284_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_p_extend_stream_284_U0_ap_ready <= ap_sync_p_extend_stream_284_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_p_wt_kernel_282_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_p_wt_kernel_282_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_p_wt_kernel_282_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_p_wt_kernel_282_U0_ap_ready <= ap_sync_p_wt_kernel_282_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_p_wt_kernel_385_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_p_wt_kernel_385_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_p_wt_kernel_385_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_p_wt_kernel_385_U0_ap_ready <= ap_sync_p_wt_kernel_385_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_stream_deconv_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_stream_deconv_1_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_stream_deconv_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_stream_deconv_1_U0_ap_ready <= ap_sync_stream_deconv_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_stream_deconv_286_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_stream_deconv_286_U0_ap_ready <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = (ap_start and ap_sync_ready))) then 
                    ap_sync_reg_stream_deconv_286_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_stream_deconv_286_U0_ap_ready <= ap_sync_stream_deconv_286_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    Block_proc102_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = Block_proc102_U0_ap_ready))) then 
                Block_proc102_U0_ap_ready_count <= std_logic_vector(unsigned(Block_proc102_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = Block_proc102_U0_ap_ready))) then 
                Block_proc102_U0_ap_ready_count <= std_logic_vector(unsigned(Block_proc102_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    p_extend_stream_181_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = p_extend_stream_181_U0_ap_ready))) then 
                p_extend_stream_181_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_181_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = p_extend_stream_181_U0_ap_ready))) then 
                p_extend_stream_181_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_181_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    p_extend_stream_1_1_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = p_extend_stream_1_1_U0_ap_ready))) then 
                p_extend_stream_1_1_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_1_1_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (p_extend_stream_1_1_U0_ap_ready = ap_const_logic_1))) then 
                p_extend_stream_1_1_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_1_1_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    p_extend_stream_1_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = p_extend_stream_1_U0_ap_ready))) then 
                p_extend_stream_1_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_1_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = p_extend_stream_1_U0_ap_ready))) then 
                p_extend_stream_1_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_1_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    p_extend_stream_283_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = p_extend_stream_283_U0_ap_ready))) then 
                p_extend_stream_283_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_283_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = p_extend_stream_283_U0_ap_ready))) then 
                p_extend_stream_283_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_283_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    p_extend_stream_284_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = p_extend_stream_284_U0_ap_ready))) then 
                p_extend_stream_284_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_284_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = p_extend_stream_284_U0_ap_ready))) then 
                p_extend_stream_284_U0_ap_ready_count <= std_logic_vector(unsigned(p_extend_stream_284_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    p_wt_kernel_282_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = p_wt_kernel_282_U0_ap_ready))) then 
                p_wt_kernel_282_U0_ap_ready_count <= std_logic_vector(unsigned(p_wt_kernel_282_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = p_wt_kernel_282_U0_ap_ready))) then 
                p_wt_kernel_282_U0_ap_ready_count <= std_logic_vector(unsigned(p_wt_kernel_282_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    p_wt_kernel_385_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = p_wt_kernel_385_U0_ap_ready))) then 
                p_wt_kernel_385_U0_ap_ready_count <= std_logic_vector(unsigned(p_wt_kernel_385_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = p_wt_kernel_385_U0_ap_ready))) then 
                p_wt_kernel_385_U0_ap_ready_count <= std_logic_vector(unsigned(p_wt_kernel_385_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    stream_deconv_1_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_0 = stream_deconv_1_U0_ap_ready) and (ap_const_logic_1 = ap_sync_ready))) then 
                stream_deconv_1_U0_ap_ready_count <= std_logic_vector(unsigned(stream_deconv_1_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = stream_deconv_1_U0_ap_ready) and (ap_const_logic_0 = ap_sync_ready))) then 
                stream_deconv_1_U0_ap_ready_count <= std_logic_vector(unsigned(stream_deconv_1_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    stream_deconv_286_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sync_ready) and (ap_const_logic_0 = stream_deconv_286_U0_ap_ready))) then 
                stream_deconv_286_U0_ap_ready_count <= std_logic_vector(unsigned(stream_deconv_286_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_0 = ap_sync_ready) and (ap_const_logic_1 = stream_deconv_286_U0_ap_ready))) then 
                stream_deconv_286_U0_ap_ready_count <= std_logic_vector(unsigned(stream_deconv_286_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    Block_proc102_U0_ap_continue <= ap_const_logic_1;
    Block_proc102_U0_ap_start <= (ap_start and (ap_sync_reg_Block_proc102_U0_ap_ready xor ap_const_logic_1));
    Block_proc102_U0_start_full_n <= ap_const_logic_0;
    Block_proc102_U0_start_write <= ap_const_logic_0;
    ap_channel_done_layer2_kernel_V_0 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_0 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_1 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_1 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_10 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_10 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_11 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_11 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_12 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_12 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_13 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_13 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_14 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_14 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_15 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_15 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_2 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_2 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_3 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_3 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_4 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_4 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_5 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_5 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_6 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_6 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_7 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_7 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_8 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_8 xor ap_const_logic_1));
    ap_channel_done_layer2_kernel_V_9 <= (p_wt_kernel_282_U0_ap_done and (ap_sync_reg_channel_write_layer2_kernel_V_9 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_0 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_0 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_1 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_1 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_10 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_10 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_11 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_11 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_12 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_12 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_13 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_13 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_14 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_14 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_15 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_15 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_16 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_16 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_17 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_17 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_18 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_18 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_19 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_19 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_2 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_2 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_20 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_20 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_21 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_21 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_22 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_22 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_23 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_23 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_24 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_24 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_25 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_25 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_26 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_26 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_27 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_27 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_28 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_28 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_29 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_29 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_3 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_3 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_30 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_30 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_31 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_31 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_4 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_4 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_5 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_5 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_6 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_6 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_7 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_7 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_8 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_8 xor ap_const_logic_1));
    ap_channel_done_layer3_kernel_V_9 <= (p_wt_kernel_385_U0_ap_done and (ap_sync_reg_channel_write_layer3_kernel_V_9 xor ap_const_logic_1));
    ap_done <= stream_deconv_387_U0_ap_done;
    ap_idle <= (p_extend_stream_1_1_U0_ap_idle and p_extend_stream_181_U0_ap_idle and p_extend_stream_1_U0_ap_idle and p_wt_kernel_282_U0_ap_idle and p_extend_stream_283_U0_ap_idle and p_extend_stream_284_U0_ap_idle and p_wt_kernel_385_U0_ap_idle and stream_deconv_1_U0_ap_idle and stream_deconv_286_U0_ap_idle and Block_proc102_U0_ap_idle and stream_deconv_387_U0_ap_idle and (layer2_kernel_V_0_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_1_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_10_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_11_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_12_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_13_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_14_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_15_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_2_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_3_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_4_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_5_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_6_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_7_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_8_t_empty_n xor ap_const_logic_1) and (layer2_kernel_V_9_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_0_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_1_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_10_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_11_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_12_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_13_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_14_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_15_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_16_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_17_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_18_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_19_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_2_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_20_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_21_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_22_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_23_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_24_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_25_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_26_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_27_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_28_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_29_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_3_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_30_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_31_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_4_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_5_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_6_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_7_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_8_t_empty_n xor ap_const_logic_1) and (layer3_kernel_V_9_t_empty_n xor ap_const_logic_1));
    ap_ready <= ap_sync_ready;
    ap_sync_Block_proc102_U0_ap_ready <= (Block_proc102_U0_ap_ready or ap_sync_reg_Block_proc102_U0_ap_ready);
    ap_sync_channel_write_layer2_kernel_V_0 <= ((ap_channel_done_layer2_kernel_V_0 and p_wt_kernel_282_U0_layer2_kernel_V_0_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_0);
    ap_sync_channel_write_layer2_kernel_V_1 <= ((ap_channel_done_layer2_kernel_V_1 and p_wt_kernel_282_U0_layer2_kernel_V_1_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_1);
    ap_sync_channel_write_layer2_kernel_V_10 <= ((ap_channel_done_layer2_kernel_V_10 and p_wt_kernel_282_U0_layer2_kernel_V_10_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_10);
    ap_sync_channel_write_layer2_kernel_V_11 <= ((ap_channel_done_layer2_kernel_V_11 and p_wt_kernel_282_U0_layer2_kernel_V_11_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_11);
    ap_sync_channel_write_layer2_kernel_V_12 <= ((ap_channel_done_layer2_kernel_V_12 and p_wt_kernel_282_U0_layer2_kernel_V_12_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_12);
    ap_sync_channel_write_layer2_kernel_V_13 <= ((ap_channel_done_layer2_kernel_V_13 and p_wt_kernel_282_U0_layer2_kernel_V_13_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_13);
    ap_sync_channel_write_layer2_kernel_V_14 <= ((ap_channel_done_layer2_kernel_V_14 and p_wt_kernel_282_U0_layer2_kernel_V_14_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_14);
    ap_sync_channel_write_layer2_kernel_V_15 <= ((ap_channel_done_layer2_kernel_V_15 and p_wt_kernel_282_U0_layer2_kernel_V_15_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_15);
    ap_sync_channel_write_layer2_kernel_V_2 <= ((ap_channel_done_layer2_kernel_V_2 and p_wt_kernel_282_U0_layer2_kernel_V_2_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_2);
    ap_sync_channel_write_layer2_kernel_V_3 <= ((ap_channel_done_layer2_kernel_V_3 and p_wt_kernel_282_U0_layer2_kernel_V_3_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_3);
    ap_sync_channel_write_layer2_kernel_V_4 <= ((ap_channel_done_layer2_kernel_V_4 and p_wt_kernel_282_U0_layer2_kernel_V_4_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_4);
    ap_sync_channel_write_layer2_kernel_V_5 <= ((ap_channel_done_layer2_kernel_V_5 and p_wt_kernel_282_U0_layer2_kernel_V_5_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_5);
    ap_sync_channel_write_layer2_kernel_V_6 <= ((ap_channel_done_layer2_kernel_V_6 and p_wt_kernel_282_U0_layer2_kernel_V_6_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_6);
    ap_sync_channel_write_layer2_kernel_V_7 <= ((ap_channel_done_layer2_kernel_V_7 and p_wt_kernel_282_U0_layer2_kernel_V_7_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_7);
    ap_sync_channel_write_layer2_kernel_V_8 <= ((ap_channel_done_layer2_kernel_V_8 and p_wt_kernel_282_U0_layer2_kernel_V_8_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_8);
    ap_sync_channel_write_layer2_kernel_V_9 <= ((ap_channel_done_layer2_kernel_V_9 and p_wt_kernel_282_U0_layer2_kernel_V_9_full_n) or ap_sync_reg_channel_write_layer2_kernel_V_9);
    ap_sync_channel_write_layer3_kernel_V_0 <= ((ap_channel_done_layer3_kernel_V_0 and p_wt_kernel_385_U0_layer3_kernel_V_0_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_0);
    ap_sync_channel_write_layer3_kernel_V_1 <= ((ap_channel_done_layer3_kernel_V_1 and p_wt_kernel_385_U0_layer3_kernel_V_1_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_1);
    ap_sync_channel_write_layer3_kernel_V_10 <= ((ap_channel_done_layer3_kernel_V_10 and p_wt_kernel_385_U0_layer3_kernel_V_10_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_10);
    ap_sync_channel_write_layer3_kernel_V_11 <= ((ap_channel_done_layer3_kernel_V_11 and p_wt_kernel_385_U0_layer3_kernel_V_11_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_11);
    ap_sync_channel_write_layer3_kernel_V_12 <= ((ap_channel_done_layer3_kernel_V_12 and p_wt_kernel_385_U0_layer3_kernel_V_12_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_12);
    ap_sync_channel_write_layer3_kernel_V_13 <= ((ap_channel_done_layer3_kernel_V_13 and p_wt_kernel_385_U0_layer3_kernel_V_13_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_13);
    ap_sync_channel_write_layer3_kernel_V_14 <= ((ap_channel_done_layer3_kernel_V_14 and p_wt_kernel_385_U0_layer3_kernel_V_14_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_14);
    ap_sync_channel_write_layer3_kernel_V_15 <= ((ap_channel_done_layer3_kernel_V_15 and p_wt_kernel_385_U0_layer3_kernel_V_15_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_15);
    ap_sync_channel_write_layer3_kernel_V_16 <= ((ap_channel_done_layer3_kernel_V_16 and p_wt_kernel_385_U0_layer3_kernel_V_16_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_16);
    ap_sync_channel_write_layer3_kernel_V_17 <= ((ap_channel_done_layer3_kernel_V_17 and p_wt_kernel_385_U0_layer3_kernel_V_17_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_17);
    ap_sync_channel_write_layer3_kernel_V_18 <= ((ap_channel_done_layer3_kernel_V_18 and p_wt_kernel_385_U0_layer3_kernel_V_18_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_18);
    ap_sync_channel_write_layer3_kernel_V_19 <= ((ap_channel_done_layer3_kernel_V_19 and p_wt_kernel_385_U0_layer3_kernel_V_19_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_19);
    ap_sync_channel_write_layer3_kernel_V_2 <= ((ap_channel_done_layer3_kernel_V_2 and p_wt_kernel_385_U0_layer3_kernel_V_2_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_2);
    ap_sync_channel_write_layer3_kernel_V_20 <= ((ap_channel_done_layer3_kernel_V_20 and p_wt_kernel_385_U0_layer3_kernel_V_20_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_20);
    ap_sync_channel_write_layer3_kernel_V_21 <= ((ap_channel_done_layer3_kernel_V_21 and p_wt_kernel_385_U0_layer3_kernel_V_21_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_21);
    ap_sync_channel_write_layer3_kernel_V_22 <= ((ap_channel_done_layer3_kernel_V_22 and p_wt_kernel_385_U0_layer3_kernel_V_22_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_22);
    ap_sync_channel_write_layer3_kernel_V_23 <= ((ap_channel_done_layer3_kernel_V_23 and p_wt_kernel_385_U0_layer3_kernel_V_23_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_23);
    ap_sync_channel_write_layer3_kernel_V_24 <= ((ap_channel_done_layer3_kernel_V_24 and p_wt_kernel_385_U0_layer3_kernel_V_24_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_24);
    ap_sync_channel_write_layer3_kernel_V_25 <= ((ap_channel_done_layer3_kernel_V_25 and p_wt_kernel_385_U0_layer3_kernel_V_25_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_25);
    ap_sync_channel_write_layer3_kernel_V_26 <= ((ap_channel_done_layer3_kernel_V_26 and p_wt_kernel_385_U0_layer3_kernel_V_26_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_26);
    ap_sync_channel_write_layer3_kernel_V_27 <= ((ap_channel_done_layer3_kernel_V_27 and p_wt_kernel_385_U0_layer3_kernel_V_27_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_27);
    ap_sync_channel_write_layer3_kernel_V_28 <= ((ap_channel_done_layer3_kernel_V_28 and p_wt_kernel_385_U0_layer3_kernel_V_28_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_28);
    ap_sync_channel_write_layer3_kernel_V_29 <= ((ap_channel_done_layer3_kernel_V_29 and p_wt_kernel_385_U0_layer3_kernel_V_29_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_29);
    ap_sync_channel_write_layer3_kernel_V_3 <= ((ap_channel_done_layer3_kernel_V_3 and p_wt_kernel_385_U0_layer3_kernel_V_3_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_3);
    ap_sync_channel_write_layer3_kernel_V_30 <= ((ap_channel_done_layer3_kernel_V_30 and p_wt_kernel_385_U0_layer3_kernel_V_30_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_30);
    ap_sync_channel_write_layer3_kernel_V_31 <= ((ap_channel_done_layer3_kernel_V_31 and p_wt_kernel_385_U0_layer3_kernel_V_31_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_31);
    ap_sync_channel_write_layer3_kernel_V_4 <= ((ap_channel_done_layer3_kernel_V_4 and p_wt_kernel_385_U0_layer3_kernel_V_4_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_4);
    ap_sync_channel_write_layer3_kernel_V_5 <= ((ap_channel_done_layer3_kernel_V_5 and p_wt_kernel_385_U0_layer3_kernel_V_5_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_5);
    ap_sync_channel_write_layer3_kernel_V_6 <= ((ap_channel_done_layer3_kernel_V_6 and p_wt_kernel_385_U0_layer3_kernel_V_6_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_6);
    ap_sync_channel_write_layer3_kernel_V_7 <= ((ap_channel_done_layer3_kernel_V_7 and p_wt_kernel_385_U0_layer3_kernel_V_7_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_7);
    ap_sync_channel_write_layer3_kernel_V_8 <= ((ap_channel_done_layer3_kernel_V_8 and p_wt_kernel_385_U0_layer3_kernel_V_8_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_8);
    ap_sync_channel_write_layer3_kernel_V_9 <= ((ap_channel_done_layer3_kernel_V_9 and p_wt_kernel_385_U0_layer3_kernel_V_9_full_n) or ap_sync_reg_channel_write_layer3_kernel_V_9);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= stream_deconv_387_U0_ap_done;
    ap_sync_p_extend_stream_181_U0_ap_ready <= (p_extend_stream_181_U0_ap_ready or ap_sync_reg_p_extend_stream_181_U0_ap_ready);
    ap_sync_p_extend_stream_1_1_U0_ap_ready <= (p_extend_stream_1_1_U0_ap_ready or ap_sync_reg_p_extend_stream_1_1_U0_ap_ready);
    ap_sync_p_extend_stream_1_U0_ap_ready <= (p_extend_stream_1_U0_ap_ready or ap_sync_reg_p_extend_stream_1_U0_ap_ready);
    ap_sync_p_extend_stream_283_U0_ap_ready <= (p_extend_stream_283_U0_ap_ready or ap_sync_reg_p_extend_stream_283_U0_ap_ready);
    ap_sync_p_extend_stream_284_U0_ap_ready <= (p_extend_stream_284_U0_ap_ready or ap_sync_reg_p_extend_stream_284_U0_ap_ready);
    ap_sync_p_wt_kernel_282_U0_ap_ready <= (p_wt_kernel_282_U0_ap_ready or ap_sync_reg_p_wt_kernel_282_U0_ap_ready);
    ap_sync_p_wt_kernel_385_U0_ap_ready <= (p_wt_kernel_385_U0_ap_ready or ap_sync_reg_p_wt_kernel_385_U0_ap_ready);
    ap_sync_ready <= (ap_sync_stream_deconv_1_U0_ap_ready and ap_sync_p_wt_kernel_282_U0_ap_ready and ap_sync_p_wt_kernel_385_U0_ap_ready and ap_sync_p_extend_stream_1_1_U0_ap_ready and ap_sync_stream_deconv_286_U0_ap_ready and ap_sync_Block_proc102_U0_ap_ready and ap_sync_p_extend_stream_181_U0_ap_ready and ap_sync_p_extend_stream_283_U0_ap_ready and ap_sync_p_extend_stream_1_U0_ap_ready and ap_sync_p_extend_stream_284_U0_ap_ready);
    ap_sync_stream_deconv_1_U0_ap_ready <= (stream_deconv_1_U0_ap_ready or ap_sync_reg_stream_deconv_1_U0_ap_ready);
    ap_sync_stream_deconv_286_U0_ap_ready <= (stream_deconv_286_U0_ap_ready or ap_sync_reg_stream_deconv_286_U0_ap_ready);
    bias_0_V_V_read <= p_extend_stream_1_1_U0_stream_i_V_V_read;
    bias_1_V_V_read <= stream_deconv_286_U0_bias_V_V2_read;
    bias_2_V_V_read <= Block_proc102_U0_bias_2_V_V_read;
    kernel_0_V_V_read <= stream_deconv_1_U0_kernel_0_V_V_read;
    kernel_1_V_V_read <= p_wt_kernel_282_U0_kernel_i_V_V1_read;
    kernel_2_V_V_read <= p_wt_kernel_385_U0_kernel_i_V_V2_read;
    layer2_kernel_V_0_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_0_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_10_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_10_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_11_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_11_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_12_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_12_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_13_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_13_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_14_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_14_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_15_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_15_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_1_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_1_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_2_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_2_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_3_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_3_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_4_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_4_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_5_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_5_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_6_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_6_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_7_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_7_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_8_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_8_t_we1 <= ap_const_logic_0;
    layer2_kernel_V_9_t_d1 <= ap_const_lv18_0;
    layer2_kernel_V_9_t_we1 <= ap_const_logic_0;
    mean_0_V_V_read <= p_extend_stream_181_U0_stream_i_V_V_read;
    mean_1_V_V_read <= p_extend_stream_283_U0_stream_i_V_V1_read;
    p_extend_stream_181_U0_ap_continue <= ap_const_logic_1;
    p_extend_stream_181_U0_ap_start <= (ap_start and (ap_sync_reg_p_extend_stream_181_U0_ap_ready xor ap_const_logic_1));
    p_extend_stream_181_U0_start_full_n <= ap_const_logic_0;
    p_extend_stream_181_U0_start_write <= ap_const_logic_0;
    p_extend_stream_1_1_U0_ap_continue <= ap_const_logic_1;
    p_extend_stream_1_1_U0_ap_start <= (ap_start and (ap_sync_reg_p_extend_stream_1_1_U0_ap_ready xor ap_const_logic_1));
    p_extend_stream_1_1_U0_start_full_n <= ap_const_logic_0;
    p_extend_stream_1_1_U0_start_write <= ap_const_logic_0;
    p_extend_stream_1_U0_ap_continue <= ap_const_logic_1;
    p_extend_stream_1_U0_ap_start <= (ap_start and (ap_sync_reg_p_extend_stream_1_U0_ap_ready xor ap_const_logic_1));
    p_extend_stream_1_U0_start_full_n <= ap_const_logic_0;
    p_extend_stream_1_U0_start_write <= ap_const_logic_0;
    p_extend_stream_283_U0_ap_continue <= ap_const_logic_1;
    p_extend_stream_283_U0_ap_start <= (ap_start and (ap_sync_reg_p_extend_stream_283_U0_ap_ready xor ap_const_logic_1));
    p_extend_stream_283_U0_start_full_n <= ap_const_logic_0;
    p_extend_stream_283_U0_start_write <= ap_const_logic_0;
    p_extend_stream_284_U0_ap_continue <= ap_const_logic_1;
    p_extend_stream_284_U0_ap_start <= (ap_start and (ap_sync_reg_p_extend_stream_284_U0_ap_ready xor ap_const_logic_1));
    p_extend_stream_284_U0_start_full_n <= ap_const_logic_0;
    p_extend_stream_284_U0_start_write <= ap_const_logic_0;
    p_wt_kernel_282_U0_ap_continue <= (ap_sync_channel_write_layer2_kernel_V_9 and ap_sync_channel_write_layer2_kernel_V_8 and ap_sync_channel_write_layer2_kernel_V_7 and ap_sync_channel_write_layer2_kernel_V_6 and ap_sync_channel_write_layer2_kernel_V_5 and ap_sync_channel_write_layer2_kernel_V_4 and ap_sync_channel_write_layer2_kernel_V_3 and ap_sync_channel_write_layer2_kernel_V_2 and ap_sync_channel_write_layer2_kernel_V_15 and ap_sync_channel_write_layer2_kernel_V_14 and ap_sync_channel_write_layer2_kernel_V_13 and ap_sync_channel_write_layer2_kernel_V_12 and ap_sync_channel_write_layer2_kernel_V_11 and ap_sync_channel_write_layer2_kernel_V_10 and ap_sync_channel_write_layer2_kernel_V_1 and ap_sync_channel_write_layer2_kernel_V_0);
    p_wt_kernel_282_U0_ap_start <= (ap_start and (ap_sync_reg_p_wt_kernel_282_U0_ap_ready xor ap_const_logic_1));
    p_wt_kernel_282_U0_layer2_kernel_V_0_full_n <= layer2_kernel_V_0_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_10_full_n <= layer2_kernel_V_10_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_11_full_n <= layer2_kernel_V_11_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_12_full_n <= layer2_kernel_V_12_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_13_full_n <= layer2_kernel_V_13_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_14_full_n <= layer2_kernel_V_14_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_15_full_n <= layer2_kernel_V_15_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_1_full_n <= layer2_kernel_V_1_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_2_full_n <= layer2_kernel_V_2_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_3_full_n <= layer2_kernel_V_3_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_4_full_n <= layer2_kernel_V_4_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_5_full_n <= layer2_kernel_V_5_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_6_full_n <= layer2_kernel_V_6_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_7_full_n <= layer2_kernel_V_7_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_8_full_n <= layer2_kernel_V_8_i_full_n;
    p_wt_kernel_282_U0_layer2_kernel_V_9_full_n <= layer2_kernel_V_9_i_full_n;
    p_wt_kernel_282_U0_start_full_n <= ap_const_logic_0;
    p_wt_kernel_282_U0_start_write <= ap_const_logic_0;
    p_wt_kernel_385_U0_ap_continue <= (ap_sync_channel_write_layer3_kernel_V_9 and ap_sync_channel_write_layer3_kernel_V_8 and ap_sync_channel_write_layer3_kernel_V_7 and ap_sync_channel_write_layer3_kernel_V_6 and ap_sync_channel_write_layer3_kernel_V_5 and ap_sync_channel_write_layer3_kernel_V_4 and ap_sync_channel_write_layer3_kernel_V_31 and ap_sync_channel_write_layer3_kernel_V_30 and ap_sync_channel_write_layer3_kernel_V_3 and ap_sync_channel_write_layer3_kernel_V_29 and ap_sync_channel_write_layer3_kernel_V_28 and ap_sync_channel_write_layer3_kernel_V_27 and ap_sync_channel_write_layer3_kernel_V_26 and ap_sync_channel_write_layer3_kernel_V_25 and ap_sync_channel_write_layer3_kernel_V_24 and ap_sync_channel_write_layer3_kernel_V_23 and ap_sync_channel_write_layer3_kernel_V_22 and ap_sync_channel_write_layer3_kernel_V_21 and ap_sync_channel_write_layer3_kernel_V_20 and ap_sync_channel_write_layer3_kernel_V_2 and ap_sync_channel_write_layer3_kernel_V_19 and ap_sync_channel_write_layer3_kernel_V_18 and ap_sync_channel_write_layer3_kernel_V_17 and ap_sync_channel_write_layer3_kernel_V_16 and ap_sync_channel_write_layer3_kernel_V_15 and ap_sync_channel_write_layer3_kernel_V_14 and ap_sync_channel_write_layer3_kernel_V_13 and ap_sync_channel_write_layer3_kernel_V_12 and ap_sync_channel_write_layer3_kernel_V_11 and ap_sync_channel_write_layer3_kernel_V_10 and ap_sync_channel_write_layer3_kernel_V_1 and ap_sync_channel_write_layer3_kernel_V_0);
    p_wt_kernel_385_U0_ap_start <= (ap_start and (ap_sync_reg_p_wt_kernel_385_U0_ap_ready xor ap_const_logic_1));
    p_wt_kernel_385_U0_layer3_kernel_V_0_full_n <= layer3_kernel_V_0_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_10_full_n <= layer3_kernel_V_10_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_11_full_n <= layer3_kernel_V_11_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_12_full_n <= layer3_kernel_V_12_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_13_full_n <= layer3_kernel_V_13_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_14_full_n <= layer3_kernel_V_14_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_15_full_n <= layer3_kernel_V_15_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_16_full_n <= layer3_kernel_V_16_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_17_full_n <= layer3_kernel_V_17_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_18_full_n <= layer3_kernel_V_18_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_19_full_n <= layer3_kernel_V_19_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_1_full_n <= layer3_kernel_V_1_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_20_full_n <= layer3_kernel_V_20_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_21_full_n <= layer3_kernel_V_21_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_22_full_n <= layer3_kernel_V_22_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_23_full_n <= layer3_kernel_V_23_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_24_full_n <= layer3_kernel_V_24_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_25_full_n <= layer3_kernel_V_25_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_26_full_n <= layer3_kernel_V_26_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_27_full_n <= layer3_kernel_V_27_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_28_full_n <= layer3_kernel_V_28_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_29_full_n <= layer3_kernel_V_29_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_2_full_n <= layer3_kernel_V_2_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_30_full_n <= layer3_kernel_V_30_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_31_full_n <= layer3_kernel_V_31_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_3_full_n <= layer3_kernel_V_3_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_4_full_n <= layer3_kernel_V_4_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_5_full_n <= layer3_kernel_V_5_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_6_full_n <= layer3_kernel_V_6_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_7_full_n <= layer3_kernel_V_7_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_8_full_n <= layer3_kernel_V_8_i_full_n;
    p_wt_kernel_385_U0_layer3_kernel_V_9_full_n <= layer3_kernel_V_9_i_full_n;
    p_wt_kernel_385_U0_start_full_n <= ap_const_logic_0;
    p_wt_kernel_385_U0_start_write <= ap_const_logic_0;
    param_I_c_V_address0 <= ap_const_lv2_0;
    param_I_c_V_ce0 <= ap_const_logic_0;
    param_I_c_V_d0 <= ap_const_lv6_0;
    param_I_c_V_we0 <= ap_const_logic_0;
    param_I_h_V_address0 <= ap_const_lv2_0;
    param_I_h_V_ce0 <= ap_const_logic_0;
    param_I_h_V_d0 <= ap_const_lv6_0;
    param_I_h_V_we0 <= ap_const_logic_0;
    param_I_w_V_address0 <= ap_const_lv2_0;
    param_I_w_V_ce0 <= ap_const_logic_0;
    param_I_w_V_d0 <= ap_const_lv6_0;
    param_I_w_V_we0 <= ap_const_logic_0;
    param_K_V_address0 <= ap_const_lv2_0;
    param_K_V_ce0 <= ap_const_logic_0;
    param_K_V_d0 <= ap_const_lv6_0;
    param_K_V_we0 <= ap_const_logic_0;
    param_O_c_V_address0 <= ap_const_lv2_0;
    param_O_c_V_ce0 <= ap_const_logic_0;
    param_O_c_V_d0 <= ap_const_lv6_0;
    param_O_c_V_we0 <= ap_const_logic_0;
    param_O_h_V_address0 <= ap_const_lv2_0;
    param_O_h_V_ce0 <= ap_const_logic_0;
    param_O_h_V_d0 <= ap_const_lv6_0;
    param_O_h_V_we0 <= ap_const_logic_0;
    param_O_w_V_address0 <= ap_const_lv2_0;
    param_O_w_V_ce0 <= ap_const_logic_0;
    param_O_w_V_d0 <= ap_const_lv6_0;
    param_O_w_V_we0 <= ap_const_logic_0;
    param_P_V_address0 <= ap_const_lv2_0;
    param_P_V_ce0 <= ap_const_logic_0;
    param_P_V_d0 <= ap_const_lv6_0;
    param_P_V_we0 <= ap_const_logic_0;
    param_S_V_address0 <= ap_const_lv2_0;
    param_S_V_ce0 <= ap_const_logic_0;
    param_S_V_d0 <= ap_const_lv6_0;
    param_S_V_we0 <= ap_const_logic_0;
    param_norm_V_address0 <= ap_const_lv2_0;
    param_norm_V_ce0 <= ap_const_logic_0;
    param_norm_V_d0 <= ap_const_lv1_0;
    param_norm_V_we0 <= ap_const_logic_0;
    param_sig_V_address0 <= ap_const_lv2_0;
    param_sig_V_ce0 <= ap_const_logic_0;
    param_sig_V_d0 <= ap_const_lv1_0;
    param_sig_V_we0 <= ap_const_logic_0;
    std_0_V_V_read <= p_extend_stream_1_U0_stream_i_0_V_V_read;
    std_1_V_V_read <= p_extend_stream_284_U0_stream_i_V_V1_read;
    stream_deconv_1_U0_ap_continue <= ap_const_logic_1;
    stream_deconv_1_U0_ap_start <= (ap_start and (ap_sync_reg_stream_deconv_1_U0_ap_ready xor ap_const_logic_1));
    stream_deconv_1_U0_start_full_n <= ap_const_logic_0;
    stream_deconv_1_U0_start_write <= ap_const_logic_0;
    stream_deconv_286_U0_ap_continue <= ap_const_logic_1;
    stream_deconv_286_U0_ap_start <= (layer2_kernel_V_0_t_empty_n and ap_start and layer2_kernel_V_1_t_empty_n and layer2_kernel_V_10_t_empty_n and layer2_kernel_V_11_t_empty_n and layer2_kernel_V_12_t_empty_n and layer2_kernel_V_13_t_empty_n and layer2_kernel_V_14_t_empty_n and layer2_kernel_V_15_t_empty_n and layer2_kernel_V_2_t_empty_n and layer2_kernel_V_3_t_empty_n and layer2_kernel_V_4_t_empty_n and layer2_kernel_V_5_t_empty_n and layer2_kernel_V_6_t_empty_n and layer2_kernel_V_7_t_empty_n and layer2_kernel_V_8_t_empty_n and layer2_kernel_V_9_t_empty_n and (ap_sync_reg_stream_deconv_286_U0_ap_ready xor ap_const_logic_1));
    stream_deconv_286_U0_start_full_n <= ap_const_logic_0;
    stream_deconv_286_U0_start_write <= ap_const_logic_0;
    stream_deconv_387_U0_ap_continue <= ap_const_logic_1;
    stream_deconv_387_U0_ap_start <= (layer3_kernel_V_0_t_empty_n and layer3_kernel_V_1_t_empty_n and layer3_kernel_V_10_t_empty_n and layer3_kernel_V_11_t_empty_n and layer3_kernel_V_12_t_empty_n and layer3_kernel_V_13_t_empty_n and layer3_kernel_V_14_t_empty_n and layer3_kernel_V_15_t_empty_n and layer3_kernel_V_16_t_empty_n and layer3_kernel_V_17_t_empty_n and layer3_kernel_V_18_t_empty_n and layer3_kernel_V_19_t_empty_n and layer3_kernel_V_2_t_empty_n and layer3_kernel_V_20_t_empty_n and layer3_kernel_V_21_t_empty_n and layer3_kernel_V_22_t_empty_n and layer3_kernel_V_23_t_empty_n and layer3_kernel_V_24_t_empty_n and layer3_kernel_V_25_t_empty_n and layer3_kernel_V_26_t_empty_n and layer3_kernel_V_27_t_empty_n and layer3_kernel_V_28_t_empty_n and layer3_kernel_V_29_t_empty_n and layer3_kernel_V_3_t_empty_n and layer3_kernel_V_30_t_empty_n and layer3_kernel_V_31_t_empty_n and layer3_kernel_V_4_t_empty_n and layer3_kernel_V_5_t_empty_n and layer3_kernel_V_6_t_empty_n and layer3_kernel_V_7_t_empty_n and layer3_kernel_V_8_t_empty_n and layer3_kernel_V_9_t_empty_n);
    stream_deconv_387_U0_start_full_n <= ap_const_logic_0;
    stream_deconv_387_U0_start_write <= ap_const_logic_0;
    stream_i_V_V_read <= stream_deconv_1_U0_stream_i_V_V_read;
    stream_o_V_V_din <= stream_deconv_387_U0_stream_o_V_V_din;
    stream_o_V_V_write <= stream_deconv_387_U0_stream_o_V_V_write;
end behav;
