INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.gen/sources_1/ip/blk_mem_ROM/sim/blk_mem_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.gen/sources_1/ip/blk_mem_RAM/sim/blk_mem_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/Kontroler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kontroler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_c
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/clocking_plex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clocking_plex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/mux_var_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_var_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/Invertor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Invertor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/LIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/mux_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_variable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.gen/sources_1/ip/clk_wiz_10MHz/clk_wiz_10MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_10MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.gen/sources_1/ip/clk_wiz_10MHz/clk_wiz_10MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_10MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/imports/semestrak.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
