// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Block_codeRepl1431_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        prt_nw2sbu_TDATA,
        prt_nw2sbu_TVALID,
        prt_nw2sbu_TREADY,
        prt_nw2sbu_TKEEP,
        prt_nw2sbu_TLAST,
        prt_nw2sbu_TID,
        prt_nw2sbu_TUSER,
        prt_cx2sbu_TDATA,
        prt_cx2sbu_TVALID,
        prt_cx2sbu_TREADY,
        prt_cx2sbu_TKEEP,
        prt_cx2sbu_TLAST,
        prt_cx2sbu_TID,
        prt_cx2sbu_TUSER,
        sbu2prt_nw_TDATA,
        sbu2prt_nw_TVALID,
        sbu2prt_nw_TREADY,
        sbu2prt_nw_TKEEP,
        sbu2prt_nw_TLAST,
        sbu2prt_nw_TID,
        sbu2prt_nw_TUSER,
        mlx2sbu_TDATA,
        mlx2sbu_TVALID,
        mlx2sbu_TREADY,
        mlx2sbu_TKEEP,
        mlx2sbu_TLAST,
        mlx2sbu_TID,
        mlx2sbu_TUSER,
        sbu2mlx_TDATA,
        sbu2mlx_TVALID,
        sbu2mlx_TREADY,
        sbu2mlx_TKEEP,
        sbu2mlx_TLAST,
        sbu2mlx_TID,
        sbu2mlx_TUSER,
        sbu2prt_cx_TDATA,
        sbu2prt_cx_TVALID,
        sbu2prt_cx_TREADY,
        sbu2prt_cx_TKEEP,
        sbu2prt_cx_TLAST,
        sbu2prt_cx_TID,
        sbu2prt_cx_TUSER
);

parameter    ap_ST_fsm_state1 = 33'b1;
parameter    ap_ST_fsm_state2 = 33'b10;
parameter    ap_ST_fsm_state3 = 33'b100;
parameter    ap_ST_fsm_state4 = 33'b1000;
parameter    ap_ST_fsm_state5 = 33'b10000;
parameter    ap_ST_fsm_state6 = 33'b100000;
parameter    ap_ST_fsm_state7 = 33'b1000000;
parameter    ap_ST_fsm_state8 = 33'b10000000;
parameter    ap_ST_fsm_state9 = 33'b100000000;
parameter    ap_ST_fsm_state10 = 33'b1000000000;
parameter    ap_ST_fsm_state11 = 33'b10000000000;
parameter    ap_ST_fsm_state12 = 33'b100000000000;
parameter    ap_ST_fsm_state13 = 33'b1000000000000;
parameter    ap_ST_fsm_state14 = 33'b10000000000000;
parameter    ap_ST_fsm_state15 = 33'b100000000000000;
parameter    ap_ST_fsm_state16 = 33'b1000000000000000;
parameter    ap_ST_fsm_state17 = 33'b10000000000000000;
parameter    ap_ST_fsm_state18 = 33'b100000000000000000;
parameter    ap_ST_fsm_state19 = 33'b1000000000000000000;
parameter    ap_ST_fsm_state20 = 33'b10000000000000000000;
parameter    ap_ST_fsm_state21 = 33'b100000000000000000000;
parameter    ap_ST_fsm_state22 = 33'b1000000000000000000000;
parameter    ap_ST_fsm_state23 = 33'b10000000000000000000000;
parameter    ap_ST_fsm_state24 = 33'b100000000000000000000000;
parameter    ap_ST_fsm_state25 = 33'b1000000000000000000000000;
parameter    ap_ST_fsm_state26 = 33'b10000000000000000000000000;
parameter    ap_ST_fsm_state27 = 33'b100000000000000000000000000;
parameter    ap_ST_fsm_state28 = 33'b1000000000000000000000000000;
parameter    ap_ST_fsm_state29 = 33'b10000000000000000000000000000;
parameter    ap_ST_fsm_state30 = 33'b100000000000000000000000000000;
parameter    ap_ST_fsm_state31 = 33'b1000000000000000000000000000000;
parameter    ap_ST_fsm_state32 = 33'b10000000000000000000000000000000;
parameter    ap_ST_fsm_state33 = 33'b100000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_A7 = 8'b10100111;
parameter    ap_const_lv8_B = 8'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_FDE8 = 16'b1111110111101000;
parameter    ap_const_lv32_C0A80102 = 32'b11000000101010000000000100000010;
parameter    ap_const_lv9_101 = 9'b100000001;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_B0 = 32'b10110000;
parameter    ap_const_lv32_BF = 32'b10111111;
parameter    ap_const_lv16_103 = 16'b100000011;
parameter    ap_const_lv32_F0 = 32'b11110000;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv32_A8 = 32'b10101000;
parameter    ap_const_lv32_AF = 32'b10101111;
parameter    ap_const_lv32_90 = 32'b10010000;
parameter    ap_const_lv32_9F = 32'b10011111;
parameter    ap_const_lv16_800 = 16'b100000000000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv8_11 = 8'b10001;
parameter    ap_const_lv8_18 = 8'b11000;
parameter    ap_const_lv8_F9 = 8'b11111001;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv8_F8 = 8'b11111000;
parameter    ap_const_lv8_70 = 8'b1110000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv256_lc_2 = 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv55_0 = 55'b0000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_D0 = 32'b11010000;
parameter    ap_const_lv176_lc_3 = 176'b1110011011101010110001001101111011010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_35 = 8'b110101;
parameter    ap_const_lv48_248A07A8F9F2 = 48'b1001001000101000000111101010001111100111110010;
parameter    ap_const_lv32_A0 = 32'b10100000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv160_lc_1 = 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv176_lc_4 = 176'b1100110011010010110110001110100011001010111001001100101011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_DF = 32'b11011111;
parameter    ap_const_lv16_138A = 16'b1001110001010;
parameter    ap_const_lv96_248A07A8F9F6248A07A8F9F2 = 96'b1001001000101000000111101010001111100111110110001001001000101000000111101010001111100111110010;
parameter    ap_const_lv32_20 = 32'b100000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] prt_nw2sbu_TDATA;
input   prt_nw2sbu_TVALID;
output   prt_nw2sbu_TREADY;
input  [31:0] prt_nw2sbu_TKEEP;
input  [0:0] prt_nw2sbu_TLAST;
input  [2:0] prt_nw2sbu_TID;
input  [11:0] prt_nw2sbu_TUSER;
input  [255:0] prt_cx2sbu_TDATA;
input   prt_cx2sbu_TVALID;
output   prt_cx2sbu_TREADY;
input  [31:0] prt_cx2sbu_TKEEP;
input  [0:0] prt_cx2sbu_TLAST;
input  [2:0] prt_cx2sbu_TID;
input  [11:0] prt_cx2sbu_TUSER;
output  [255:0] sbu2prt_nw_TDATA;
output   sbu2prt_nw_TVALID;
input   sbu2prt_nw_TREADY;
output  [31:0] sbu2prt_nw_TKEEP;
output  [0:0] sbu2prt_nw_TLAST;
output  [2:0] sbu2prt_nw_TID;
output  [11:0] sbu2prt_nw_TUSER;
input  [255:0] mlx2sbu_TDATA;
input   mlx2sbu_TVALID;
output   mlx2sbu_TREADY;
input  [31:0] mlx2sbu_TKEEP;
input  [0:0] mlx2sbu_TLAST;
input  [2:0] mlx2sbu_TID;
input  [11:0] mlx2sbu_TUSER;
output  [255:0] sbu2mlx_TDATA;
output   sbu2mlx_TVALID;
input   sbu2mlx_TREADY;
output  [31:0] sbu2mlx_TKEEP;
output  [0:0] sbu2mlx_TLAST;
output  [2:0] sbu2mlx_TID;
output  [11:0] sbu2mlx_TUSER;
output  [255:0] sbu2prt_cx_TDATA;
output   sbu2prt_cx_TVALID;
input   sbu2prt_cx_TREADY;
output  [31:0] sbu2prt_cx_TKEEP;
output  [0:0] sbu2prt_cx_TLAST;
output  [2:0] sbu2prt_cx_TID;
output  [11:0] sbu2prt_cx_TUSER;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg prt_nw2sbu_TREADY;
reg prt_cx2sbu_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [255:0] sbu2prt_nw_V_data_V_1_data_in;
reg   [255:0] sbu2prt_nw_V_data_V_1_data_out;
reg    sbu2prt_nw_V_data_V_1_vld_in;
wire    sbu2prt_nw_V_data_V_1_vld_out;
wire    sbu2prt_nw_V_data_V_1_ack_in;
wire    sbu2prt_nw_V_data_V_1_ack_out;
reg   [255:0] sbu2prt_nw_V_data_V_1_payload_A;
reg   [255:0] sbu2prt_nw_V_data_V_1_payload_B;
reg    sbu2prt_nw_V_data_V_1_sel_rd;
reg    sbu2prt_nw_V_data_V_1_sel_wr;
wire    sbu2prt_nw_V_data_V_1_sel;
wire    sbu2prt_nw_V_data_V_1_load_A;
wire    sbu2prt_nw_V_data_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_data_V_1_state;
wire    sbu2prt_nw_V_data_V_1_state_cmp_full;
reg   [31:0] sbu2prt_nw_V_keep_V_1_data_in;
reg   [31:0] sbu2prt_nw_V_keep_V_1_data_out;
reg    sbu2prt_nw_V_keep_V_1_vld_in;
wire    sbu2prt_nw_V_keep_V_1_vld_out;
wire    sbu2prt_nw_V_keep_V_1_ack_in;
wire    sbu2prt_nw_V_keep_V_1_ack_out;
reg   [31:0] sbu2prt_nw_V_keep_V_1_payload_A;
reg   [31:0] sbu2prt_nw_V_keep_V_1_payload_B;
reg    sbu2prt_nw_V_keep_V_1_sel_rd;
reg    sbu2prt_nw_V_keep_V_1_sel_wr;
wire    sbu2prt_nw_V_keep_V_1_sel;
wire    sbu2prt_nw_V_keep_V_1_load_A;
wire    sbu2prt_nw_V_keep_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_keep_V_1_state;
wire    sbu2prt_nw_V_keep_V_1_state_cmp_full;
reg   [0:0] sbu2prt_nw_V_last_V_1_data_in;
reg   [0:0] sbu2prt_nw_V_last_V_1_data_out;
reg    sbu2prt_nw_V_last_V_1_vld_in;
wire    sbu2prt_nw_V_last_V_1_vld_out;
wire    sbu2prt_nw_V_last_V_1_ack_in;
wire    sbu2prt_nw_V_last_V_1_ack_out;
reg   [0:0] sbu2prt_nw_V_last_V_1_payload_A;
reg   [0:0] sbu2prt_nw_V_last_V_1_payload_B;
reg    sbu2prt_nw_V_last_V_1_sel_rd;
reg    sbu2prt_nw_V_last_V_1_sel_wr;
wire    sbu2prt_nw_V_last_V_1_sel;
wire    sbu2prt_nw_V_last_V_1_load_A;
wire    sbu2prt_nw_V_last_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_last_V_1_state;
wire    sbu2prt_nw_V_last_V_1_state_cmp_full;
reg   [2:0] sbu2prt_nw_V_id_V_1_data_in;
reg   [2:0] sbu2prt_nw_V_id_V_1_data_out;
reg    sbu2prt_nw_V_id_V_1_vld_in;
wire    sbu2prt_nw_V_id_V_1_vld_out;
wire    sbu2prt_nw_V_id_V_1_ack_in;
wire    sbu2prt_nw_V_id_V_1_ack_out;
reg   [2:0] sbu2prt_nw_V_id_V_1_payload_A;
reg   [2:0] sbu2prt_nw_V_id_V_1_payload_B;
reg    sbu2prt_nw_V_id_V_1_sel_rd;
reg    sbu2prt_nw_V_id_V_1_sel_wr;
wire    sbu2prt_nw_V_id_V_1_sel;
wire    sbu2prt_nw_V_id_V_1_load_A;
wire    sbu2prt_nw_V_id_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_id_V_1_state;
wire    sbu2prt_nw_V_id_V_1_state_cmp_full;
reg   [11:0] sbu2prt_nw_V_user_V_1_data_in;
reg   [11:0] sbu2prt_nw_V_user_V_1_data_out;
reg    sbu2prt_nw_V_user_V_1_vld_in;
wire    sbu2prt_nw_V_user_V_1_vld_out;
wire    sbu2prt_nw_V_user_V_1_ack_in;
wire    sbu2prt_nw_V_user_V_1_ack_out;
reg   [11:0] sbu2prt_nw_V_user_V_1_payload_A;
reg   [11:0] sbu2prt_nw_V_user_V_1_payload_B;
reg    sbu2prt_nw_V_user_V_1_sel_rd;
reg    sbu2prt_nw_V_user_V_1_sel_wr;
wire    sbu2prt_nw_V_user_V_1_sel;
wire    sbu2prt_nw_V_user_V_1_load_A;
wire    sbu2prt_nw_V_user_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_user_V_1_state;
wire    sbu2prt_nw_V_user_V_1_state_cmp_full;
reg   [255:0] sbu2mlx_V_data_V_1_data_out;
wire    sbu2mlx_V_data_V_1_vld_in;
wire    sbu2mlx_V_data_V_1_vld_out;
wire    sbu2mlx_V_data_V_1_ack_in;
wire    sbu2mlx_V_data_V_1_ack_out;
reg   [255:0] sbu2mlx_V_data_V_1_payload_A;
reg   [255:0] sbu2mlx_V_data_V_1_payload_B;
reg    sbu2mlx_V_data_V_1_sel_rd;
reg    sbu2mlx_V_data_V_1_sel_wr;
wire    sbu2mlx_V_data_V_1_sel;
wire    sbu2mlx_V_data_V_1_load_A;
wire    sbu2mlx_V_data_V_1_load_B;
reg   [1:0] sbu2mlx_V_data_V_1_state;
wire    sbu2mlx_V_data_V_1_state_cmp_full;
reg   [31:0] sbu2mlx_V_keep_V_1_data_out;
wire    sbu2mlx_V_keep_V_1_vld_in;
wire    sbu2mlx_V_keep_V_1_vld_out;
wire    sbu2mlx_V_keep_V_1_ack_in;
wire    sbu2mlx_V_keep_V_1_ack_out;
reg   [31:0] sbu2mlx_V_keep_V_1_payload_A;
reg   [31:0] sbu2mlx_V_keep_V_1_payload_B;
reg    sbu2mlx_V_keep_V_1_sel_rd;
reg    sbu2mlx_V_keep_V_1_sel_wr;
wire    sbu2mlx_V_keep_V_1_sel;
wire    sbu2mlx_V_keep_V_1_load_A;
wire    sbu2mlx_V_keep_V_1_load_B;
reg   [1:0] sbu2mlx_V_keep_V_1_state;
wire    sbu2mlx_V_keep_V_1_state_cmp_full;
reg   [0:0] sbu2mlx_V_last_V_1_data_out;
wire    sbu2mlx_V_last_V_1_vld_in;
wire    sbu2mlx_V_last_V_1_vld_out;
wire    sbu2mlx_V_last_V_1_ack_in;
wire    sbu2mlx_V_last_V_1_ack_out;
reg   [0:0] sbu2mlx_V_last_V_1_payload_A;
reg   [0:0] sbu2mlx_V_last_V_1_payload_B;
reg    sbu2mlx_V_last_V_1_sel_rd;
reg    sbu2mlx_V_last_V_1_sel_wr;
wire    sbu2mlx_V_last_V_1_sel;
wire    sbu2mlx_V_last_V_1_load_A;
wire    sbu2mlx_V_last_V_1_load_B;
reg   [1:0] sbu2mlx_V_last_V_1_state;
wire    sbu2mlx_V_last_V_1_state_cmp_full;
reg   [2:0] sbu2mlx_V_id_V_1_data_out;
wire    sbu2mlx_V_id_V_1_vld_in;
wire    sbu2mlx_V_id_V_1_vld_out;
wire    sbu2mlx_V_id_V_1_ack_in;
wire    sbu2mlx_V_id_V_1_ack_out;
reg   [2:0] sbu2mlx_V_id_V_1_payload_A;
reg   [2:0] sbu2mlx_V_id_V_1_payload_B;
reg    sbu2mlx_V_id_V_1_sel_rd;
reg    sbu2mlx_V_id_V_1_sel_wr;
wire    sbu2mlx_V_id_V_1_sel;
wire    sbu2mlx_V_id_V_1_load_A;
wire    sbu2mlx_V_id_V_1_load_B;
reg   [1:0] sbu2mlx_V_id_V_1_state;
wire    sbu2mlx_V_id_V_1_state_cmp_full;
reg   [11:0] sbu2mlx_V_user_V_1_data_out;
wire    sbu2mlx_V_user_V_1_vld_in;
wire    sbu2mlx_V_user_V_1_vld_out;
wire    sbu2mlx_V_user_V_1_ack_in;
wire    sbu2mlx_V_user_V_1_ack_out;
reg   [11:0] sbu2mlx_V_user_V_1_payload_A;
reg   [11:0] sbu2mlx_V_user_V_1_payload_B;
reg    sbu2mlx_V_user_V_1_sel_rd;
reg    sbu2mlx_V_user_V_1_sel_wr;
wire    sbu2mlx_V_user_V_1_sel;
wire    sbu2mlx_V_user_V_1_load_A;
wire    sbu2mlx_V_user_V_1_load_B;
reg   [1:0] sbu2mlx_V_user_V_1_state;
wire    sbu2mlx_V_user_V_1_state_cmp_full;
reg   [255:0] sbu2prt_cx_V_data_V_1_data_in;
reg   [255:0] sbu2prt_cx_V_data_V_1_data_out;
reg    sbu2prt_cx_V_data_V_1_vld_in;
wire    sbu2prt_cx_V_data_V_1_vld_out;
wire    sbu2prt_cx_V_data_V_1_ack_in;
wire    sbu2prt_cx_V_data_V_1_ack_out;
reg   [255:0] sbu2prt_cx_V_data_V_1_payload_A;
reg   [255:0] sbu2prt_cx_V_data_V_1_payload_B;
reg    sbu2prt_cx_V_data_V_1_sel_rd;
reg    sbu2prt_cx_V_data_V_1_sel_wr;
wire    sbu2prt_cx_V_data_V_1_sel;
wire    sbu2prt_cx_V_data_V_1_load_A;
wire    sbu2prt_cx_V_data_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_data_V_1_state;
wire    sbu2prt_cx_V_data_V_1_state_cmp_full;
reg   [31:0] sbu2prt_cx_V_keep_V_1_data_in;
reg   [31:0] sbu2prt_cx_V_keep_V_1_data_out;
reg    sbu2prt_cx_V_keep_V_1_vld_in;
wire    sbu2prt_cx_V_keep_V_1_vld_out;
wire    sbu2prt_cx_V_keep_V_1_ack_in;
wire    sbu2prt_cx_V_keep_V_1_ack_out;
reg   [31:0] sbu2prt_cx_V_keep_V_1_payload_A;
reg   [31:0] sbu2prt_cx_V_keep_V_1_payload_B;
reg    sbu2prt_cx_V_keep_V_1_sel_rd;
reg    sbu2prt_cx_V_keep_V_1_sel_wr;
wire    sbu2prt_cx_V_keep_V_1_sel;
wire    sbu2prt_cx_V_keep_V_1_load_A;
wire    sbu2prt_cx_V_keep_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_keep_V_1_state;
wire    sbu2prt_cx_V_keep_V_1_state_cmp_full;
reg   [0:0] sbu2prt_cx_V_last_V_1_data_in;
reg   [0:0] sbu2prt_cx_V_last_V_1_data_out;
reg    sbu2prt_cx_V_last_V_1_vld_in;
wire    sbu2prt_cx_V_last_V_1_vld_out;
wire    sbu2prt_cx_V_last_V_1_ack_in;
wire    sbu2prt_cx_V_last_V_1_ack_out;
reg   [0:0] sbu2prt_cx_V_last_V_1_payload_A;
reg   [0:0] sbu2prt_cx_V_last_V_1_payload_B;
reg    sbu2prt_cx_V_last_V_1_sel_rd;
reg    sbu2prt_cx_V_last_V_1_sel_wr;
wire    sbu2prt_cx_V_last_V_1_sel;
wire    sbu2prt_cx_V_last_V_1_load_A;
wire    sbu2prt_cx_V_last_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_last_V_1_state;
wire    sbu2prt_cx_V_last_V_1_state_cmp_full;
reg   [2:0] sbu2prt_cx_V_id_V_1_data_in;
reg   [2:0] sbu2prt_cx_V_id_V_1_data_out;
reg    sbu2prt_cx_V_id_V_1_vld_in;
wire    sbu2prt_cx_V_id_V_1_vld_out;
wire    sbu2prt_cx_V_id_V_1_ack_in;
wire    sbu2prt_cx_V_id_V_1_ack_out;
reg   [2:0] sbu2prt_cx_V_id_V_1_payload_A;
reg   [2:0] sbu2prt_cx_V_id_V_1_payload_B;
reg    sbu2prt_cx_V_id_V_1_sel_rd;
reg    sbu2prt_cx_V_id_V_1_sel_wr;
wire    sbu2prt_cx_V_id_V_1_sel;
wire    sbu2prt_cx_V_id_V_1_load_A;
wire    sbu2prt_cx_V_id_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_id_V_1_state;
wire    sbu2prt_cx_V_id_V_1_state_cmp_full;
reg   [11:0] sbu2prt_cx_V_user_V_1_data_in;
reg   [11:0] sbu2prt_cx_V_user_V_1_data_out;
reg    sbu2prt_cx_V_user_V_1_vld_in;
wire    sbu2prt_cx_V_user_V_1_vld_out;
wire    sbu2prt_cx_V_user_V_1_ack_in;
wire    sbu2prt_cx_V_user_V_1_ack_out;
reg   [11:0] sbu2prt_cx_V_user_V_1_payload_A;
reg   [11:0] sbu2prt_cx_V_user_V_1_payload_B;
reg    sbu2prt_cx_V_user_V_1_sel_rd;
reg    sbu2prt_cx_V_user_V_1_sel_wr;
wire    sbu2prt_cx_V_user_V_1_sel;
wire    sbu2prt_cx_V_user_V_1_load_A;
wire    sbu2prt_cx_V_user_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_user_V_1_state;
wire    sbu2prt_cx_V_user_V_1_state_cmp_full;
reg   [0:0] init;
reg   [1:0] DetectState;
reg   [0:0] reply;
reg   [8:0] topics_tot_sub_V_address0;
reg    topics_tot_sub_V_ce0;
reg    topics_tot_sub_V_we0;
reg   [2:0] topics_tot_sub_V_d0;
wire   [2:0] topics_tot_sub_V_q0;
reg   [8:0] topics_count_V_address0;
reg    topics_count_V_ce0;
reg    topics_count_V_we0;
reg   [15:0] topics_count_V_d0;
wire   [15:0] topics_count_V_q0;
reg   [1:0] DetectState_1;
reg   [0:0] reply_1;
reg   [0:0] mergeState;
reg   [1:0] streamSource_V_1;
reg   [31:0] count_V_1;
reg   [9:0] topics_sub_ip_dest_V_address0;
reg    topics_sub_ip_dest_V_ce0;
reg    topics_sub_ip_dest_V_we0;
wire   [31:0] topics_sub_ip_dest_V_q0;
reg   [9:0] topics_sub_ip_dest_V_address1;
reg    topics_sub_ip_dest_V_ce1;
reg    topics_sub_ip_dest_V_we1;
wire   [31:0] topics_sub_ip_dest_V_q1;
reg   [9:0] topics_sub_ip_src_V_address0;
reg    topics_sub_ip_src_V_ce0;
reg    topics_sub_ip_src_V_we0;
wire   [31:0] topics_sub_ip_src_V_q0;
reg   [9:0] topics_sub_ip_src_V_address1;
reg    topics_sub_ip_src_V_ce1;
reg    topics_sub_ip_src_V_we1;
wire   [31:0] topics_sub_ip_src_V_q1;
reg   [31:0] count_V;
reg   [255:0] prev_buff_data_V;
reg   [31:0] prev_buff_keep_V;
reg   [0:0] prev_buff_last_V;
reg   [2:0] prev_buff_id_V;
reg   [11:0] prev_buff_user_V;
reg    topics_data_V_ce0;
reg    topics_data_V_we0;
wire   [175:0] topics_data_V_q0;
reg   [9:0] topics_sub_mac_V_address0;
reg    topics_sub_mac_V_ce0;
reg    topics_sub_mac_V_we0;
wire   [47:0] topics_sub_mac_V_q0;
reg   [9:0] topics_sub_mac_V_address1;
reg    topics_sub_mac_V_ce1;
reg    topics_sub_mac_V_we1;
wire   [47:0] topics_sub_mac_V_q1;
reg   [8:0] topics_avg_V_address0;
reg    topics_avg_V_ce0;
reg    topics_avg_V_we0;
reg   [1:0] topics_avg_V_d0;
wire   [1:0] topics_avg_V_q0;
reg   [8:0] topics_min_V_address0;
reg    topics_min_V_ce0;
reg    topics_min_V_we0;
reg   [15:0] topics_min_V_d0;
wire   [15:0] topics_min_V_q0;
reg   [8:0] topics_max_V_address0;
reg    topics_max_V_ce0;
reg    topics_max_V_we0;
reg   [15:0] topics_max_V_d0;
wire   [15:0] topics_max_V_q0;
reg   [8:0] topics_sum_V_address0;
reg    topics_sum_V_ce0;
reg    topics_sum_V_we0;
reg   [31:0] topics_sum_V_d0;
wire   [31:0] topics_sum_V_q0;
reg   [8:0] topics_exec_0_address0;
reg    topics_exec_0_ce0;
reg    topics_exec_0_we0;
reg   [1:0] topics_exec_0_d0;
wire   [1:0] topics_exec_0_q0;
reg   [8:0] topics_exec_1_address0;
reg    topics_exec_1_ce0;
reg    topics_exec_1_we0;
reg   [1:0] topics_exec_1_d0;
wire   [1:0] topics_exec_1_q0;
reg   [8:0] topics_exec_2_address0;
reg    topics_exec_2_ce0;
reg    topics_exec_2_we0;
reg   [2:0] topics_exec_2_d0;
wire   [2:0] topics_exec_2_q0;
reg   [8:0] topics_exec_3_address0;
reg    topics_exec_3_ce0;
reg    topics_exec_3_we0;
reg   [2:0] topics_exec_3_d0;
wire   [2:0] topics_exec_3_q0;
reg   [8:0] topics_vld_address0;
reg    topics_vld_ce0;
reg    topics_vld_we0;
reg   [0:0] topics_vld_d0;
wire   [0:0] topics_vld_q0;
reg   [0:0] mergeState_1;
reg   [1:0] streamSource_V;
reg    prt_nw2sbu_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_state2;
reg   [0:0] init_load_reg_3525;
wire   [1:0] DetectState_load_load_fu_2349_p1;
wire   [0:0] grp_nbreadreq_fu_482_p7;
wire   [0:0] exitcond_i_fu_2313_p2;
reg    prt_cx2sbu_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_state22;
reg   [1:0] DetectState_load_reg_3557;
wire   [1:0] DetectState_1_load_load_fu_3100_p1;
wire   [0:0] grp_nbreadreq_fu_541_p7;
reg    sbu2prt_nw_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_state24;
reg   [0:0] mergeState_load_reg_4117;
reg   [0:0] tmp_35_reg_1621;
wire   [0:0] ap_CS_fsm_state25;
reg   [0:0] tmp_35_phi_fu_1624_p4;
wire   [0:0] ap_CS_fsm_state23;
wire   [0:0] tmp_69_fu_3255_p3;
reg   [0:0] tmp_38_phi_fu_1527_p4;
reg   [0:0] tmp_69_reg_4128;
wire   [0:0] ap_CS_fsm_state26;
reg   [0:0] tmp_41_phi_fu_1720_p4;
wire   [0:0] ap_CS_fsm_state27;
reg   [0:0] tmp_41_reg_1717;
reg   [0:0] tmp_last_V_14_reg_1559;
reg   [0:0] tmp_last_V_11_reg_1657;
reg   [0:0] tmp_71_reg_4161;
wire   [0:0] ap_CS_fsm_state28;
wire   [0:0] tmp_71_fu_3325_p3;
reg   [0:0] tmp_43_phi_fu_1835_p4;
reg    sbu2prt_cx_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_state30;
reg   [0:0] mergeState_1_load_reg_4143;
reg   [0:0] tmp_46_reg_1985;
wire   [0:0] ap_CS_fsm_state31;
wire   [0:0] ap_CS_fsm_state29;
wire   [0:0] tmp_74_fu_3349_p3;
reg   [0:0] tmp_48_phi_fu_1917_p4;
reg   [0:0] tmp_74_reg_4173;
wire   [0:0] init_load_load_fu_2309_p1;
wire   [8:0] i_fu_2319_p2;
reg   [8:0] i_reg_3532;
wire    merger_host_0_V_dat1_status;
wire    merger_network_0_V_s1_status;
wire   [0:0] tmp_8_fu_2417_p2;
wire   [0:0] tmp_7_fu_2433_p2;
reg    ap_condition_1419;
wire   [63:0] tmp_fu_2325_p1;
reg   [63:0] tmp_reg_3537;
wire   [10:0] tmp_49_cast_fu_2339_p1;
reg   [10:0] tmp_49_cast_reg_3550;
reg   [0:0] tmp_3_reg_3570;
reg   [255:0] tmp_data_V_28_reg_3574;
reg   [31:0] tmp_keep_V_3_reg_3579;
wire   [0:0] grp_fu_2091_p1;
reg   [0:0] tmp_last_V_27_reg_3584;
reg   [2:0] tmp_id_V_3_reg_3588;
reg   [11:0] tmp_user_V_3_reg_3593;
wire   [255:0] p_Result_18_fu_2369_p5;
reg   [255:0] p_Result_18_reg_3598;
reg   [7:0] type_V_reg_3606;
reg   [9:0] topics_sub_ip_dest_V_reg_3620;
wire   [0:0] ap_CS_fsm_state3;
wire   [1:0] p_i0_fu_2512_p2;
reg   [1:0] p_i0_reg_3628;
wire   [0:0] tmp_2_fu_2506_p2;
reg   [9:0] topics_sub_ip_src_V_s_reg_3638;
wire   [0:0] ap_CS_fsm_state5;
wire   [1:0] p_i0_1_fu_2543_p2;
reg   [1:0] p_i0_1_reg_3646;
wire   [0:0] tmp_6_fu_2537_p2;
reg   [9:0] topics_sub_mac_V_add_reg_3656;
wire   [0:0] ap_CS_fsm_state7;
wire   [1:0] p_i0_2_fu_2574_p2;
reg   [1:0] p_i0_2_reg_3664;
wire   [0:0] tmp_5_fu_2568_p2;
wire   [7:0] Lo_assign_fu_2586_p2;
reg   [7:0] Lo_assign_reg_3677;
wire   [0:0] ap_CS_fsm_state9;
wire   [0:0] tmp_9_fu_2580_p2;
wire   [8:0] tmp_50_fu_2606_p2;
reg   [8:0] tmp_50_reg_3682;
wire   [7:0] i_V_fu_2612_p2;
reg   [7:0] i_V_reg_3687;
wire   [63:0] tmp_12_fu_2618_p1;
reg   [63:0] tmp_12_reg_3692;
reg   [8:0] topics_exec_0_addr_reg_3706;
reg   [8:0] topics_exec_1_addr_reg_3711;
wire   [0:0] tmp_13_fu_2624_p2;
reg   [0:0] tmp_13_reg_3716;
wire   [7:0] hash_V_fu_2662_p2;
wire   [0:0] ap_CS_fsm_state10;
wire   [8:0] tmp_36_fu_2668_p3;
reg   [8:0] tmp_36_reg_3725;
wire   [0:0] ap_CS_fsm_state11;
reg   [8:0] topics_data_V_addr_reg_3760;
reg   [8:0] topics_tot_sub_V_add_1_reg_3765;
reg   [8:0] topics_count_V_addr_1_reg_3770;
reg   [8:0] topics_avg_V_addr_reg_3775;
reg   [8:0] topics_min_V_addr_reg_3780;
reg   [8:0] topics_max_V_addr_reg_3785;
reg   [8:0] topics_sum_V_addr_reg_3790;
reg   [1:0] topics_exec_0_load_reg_3795;
reg   [1:0] topics_exec_1_load_reg_3801;
reg   [8:0] topics_exec_2_addr_1_reg_3807;
reg   [8:0] topics_exec_3_addr_1_reg_3812;
reg   [8:0] topics_vld_addr_reg_3817;
reg   [2:0] tmp_topic_tot_sub_V_reg_3822;
wire   [0:0] ap_CS_fsm_state12;
reg   [31:0] topics_sub_ip_dest_V_3_reg_3830;
reg   [47:0] topics_sub_mac_V_loa_reg_3835;
reg   [2:0] topics_exec_2_load_reg_3840;
reg   [2:0] topics_exec_3_load_reg_3846;
wire   [9:0] tmp_54_cast_fu_2708_p1;
reg   [9:0] tmp_54_cast_reg_3852;
wire   [0:0] ap_CS_fsm_state13;
reg   [1:0] topics_avg_V_load_reg_3869;
reg   [0:0] tmp_topic_vld_reg_3889;
wire   [2:0] tmp_topic_tot_sub_V_1_fu_2739_p2;
wire   [255:0] p_Result_23_fu_2744_p5;
wire   [7:0] tmp_65_fu_2755_p1;
reg   [7:0] tmp_65_reg_3954;
wire   [31:0] tmp_14_fu_2758_p1;
reg   [31:0] tmp_14_reg_3960;
wire   [15:0] loc_V_fu_2762_p1;
reg   [15:0] loc_V_reg_3965;
wire   [0:0] tmp_15_fu_2766_p2;
reg   [0:0] tmp_15_reg_3972;
reg   [31:0] tmp_topic_sum_V_2_lo_reg_3976;
wire   [0:0] ap_CS_fsm_state14;
reg   [15:0] tmp_topic_max_V_1_lo_reg_3983;
reg   [15:0] tmp_topic_min_V_1_lo_reg_3991;
reg   [15:0] t_V_3_reg_3999;
reg   [175:0] p_Val2_20_reg_4006;
reg   [255:0] p_Val2_11_reg_4013;
wire   [0:0] tmp_66_fu_2823_p3;
reg   [0:0] tmp_66_reg_4019;
wire   [2:0] i_1_fu_2831_p2;
reg   [2:0] i_1_reg_4023;
reg   [9:0] topics_sub_ip_dest_V_5_reg_4036;
wire   [0:0] ap_CS_fsm_state16;
wire   [1:0] p_i0_3_fu_3012_p2;
reg   [1:0] p_i0_3_reg_4044;
wire   [0:0] tmp_27_fu_3006_p2;
reg   [9:0] topics_sub_ip_src_V_5_reg_4054;
wire   [0:0] ap_CS_fsm_state18;
wire   [1:0] p_i0_4_fu_3043_p2;
reg   [1:0] p_i0_4_reg_4062;
wire   [0:0] tmp_28_fu_3037_p2;
reg   [9:0] topics_sub_mac_V_add_3_reg_4072;
wire   [0:0] ap_CS_fsm_state20;
wire   [0:0] tmp_30_fu_3068_p2;
wire   [1:0] p_i0_5_fu_3074_p2;
reg   [1:0] p_i0_5_reg_4080;
wire   [0:0] mergeState_load_load_fu_3243_p1;
wire    merger_network_1_V_s1_status;
wire    merger_host_1_V_dat1_status;
reg   [0:0] reply_1_loc_phi_fu_1484_p4;
reg    ap_condition_1751;
wire   [0:0] tmp_68_fu_3251_p1;
reg   [0:0] tmp_68_reg_4121;
wire    merger_network_0_V_s0_status;
wire   [0:0] tmp_70_fu_3269_p1;
wire    merger_network_1_V_s0_status;
reg    ap_condition_1771;
wire   [1:0] i_2_fu_3263_p2;
reg   [0:0] tmp_70_reg_4137;
wire   [0:0] mergeState_1_load_load_fu_3307_p1;
wire   [0:0] tmp_73_fu_3321_p1;
reg   [0:0] tmp_73_reg_4147;
wire   [0:0] grp_nbreadreq_fu_658_p7;
wire   [0:0] grp_nbreadreq_fu_669_p7;
wire   [0:0] tmp_72_fu_3339_p1;
reg    ap_condition_1813;
wire   [1:0] i_3_fu_3333_p2;
wire    merger_host_0_V_dat0_status;
wire   [0:0] tmp_75_fu_3357_p1;
wire    merger_host_1_V_dat0_status;
reg    ap_condition_1835;
wire   [1:0] i_4_fu_3361_p2;
wire   [0:0] tpc_sub_ip_dest_V_address0;
reg    tpc_sub_ip_dest_V_ce0;
wire   [31:0] tpc_sub_ip_dest_V_q0;
wire   [0:0] tpc_sub_ip_src_V_address0;
reg    tpc_sub_ip_src_V_ce0;
wire   [31:0] tpc_sub_ip_src_V_q0;
reg   [0:0] tmp_topic_sub_ip_des_address0;
reg    tmp_topic_sub_ip_des_ce0;
reg    tmp_topic_sub_ip_des_we0;
reg   [31:0] tmp_topic_sub_ip_des_d0;
reg   [0:0] tmp_topic_sub_ip_des_address1;
reg    tmp_topic_sub_ip_des_ce1;
reg    tmp_topic_sub_ip_des_we1;
wire   [31:0] tmp_topic_sub_ip_des_q1;
reg   [0:0] tmp_topic_sub_ip_src_address0;
reg    tmp_topic_sub_ip_src_ce0;
reg    tmp_topic_sub_ip_src_we0;
reg   [31:0] tmp_topic_sub_ip_src_d0;
reg   [0:0] tmp_topic_sub_ip_src_address1;
reg    tmp_topic_sub_ip_src_ce1;
reg    tmp_topic_sub_ip_src_we1;
wire   [31:0] tmp_topic_sub_ip_src_q1;
reg   [0:0] tmp_topic_sub_mac_V_address0;
reg    tmp_topic_sub_mac_V_ce0;
reg    tmp_topic_sub_mac_V_we0;
reg   [47:0] tmp_topic_sub_mac_V_d0;
reg   [0:0] tmp_topic_sub_mac_V_address1;
reg    tmp_topic_sub_mac_V_ce1;
reg    tmp_topic_sub_mac_V_we1;
wire   [47:0] tmp_topic_sub_mac_V_q1;
reg   [1:0] tmp_topic_exec_address0;
reg    tmp_topic_exec_ce0;
reg    tmp_topic_exec_we0;
reg   [2:0] tmp_topic_exec_d0;
wire   [2:0] tmp_topic_exec_q0;
reg   [1:0] tmp_topic_exec_address1;
reg    tmp_topic_exec_ce1;
reg    tmp_topic_exec_we1;
reg   [2:0] tmp_topic_exec_d1;
wire   [0:0] tpc_sub_mac_V_address0;
reg    tpc_sub_mac_V_ce0;
wire   [47:0] tpc_sub_mac_V_q0;
wire    grp_axi_stream_pass_alt_fu_2055_ap_start;
wire    grp_axi_stream_pass_alt_fu_2055_ap_done;
wire    grp_axi_stream_pass_alt_fu_2055_ap_idle;
wire    grp_axi_stream_pass_alt_fu_2055_ap_ready;
wire    grp_axi_stream_pass_alt_fu_2055_mlx2sbu_TREADY;
wire   [255:0] grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TDATA;
wire    grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TVALID;
wire    grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TREADY;
wire   [31:0] grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TKEEP;
wire   [0:0] grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TLAST;
wire   [2:0] grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TID;
wire   [11:0] grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TUSER;
reg   [8:0] i_0_i_reg_1267;
reg   [1:0] p_i0_0_i926_i_reg_1278;
wire   [0:0] ap_CS_fsm_state4;
reg   [1:0] p_i01_0_i927_i_reg_1289;
wire   [0:0] ap_CS_fsm_state6;
reg   [1:0] p_i02_0_i929_i_reg_1300;
wire   [0:0] ap_CS_fsm_state8;
reg   [7:0] p_0584_0_i_reg_1311;
reg   [7:0] r_V_2_reg_1322;
reg   [2:0] i2_0_i_reg_1334;
wire   [0:0] ap_CS_fsm_state15;
reg   [175:0] tmp_topic_0_2_phi_fu_1348_p6;
reg   [175:0] tmp_topic_0_2_reg_1345;
reg   [15:0] tmp_topic_2_2_phi_fu_1360_p6;
reg   [15:0] tmp_topic_2_2_reg_1357;
reg   [15:0] tmp_topic_7_3_reg_1369;
reg   [15:0] tmp_topic_8_3_reg_1382;
reg   [31:0] tmp_topic_9_2_reg_1395;
reg   [255:0] tmp_data_V_3_reg_1408;
wire   [255:0] p_Result_27_fu_2974_p5;
reg   [0:0] tmp_24_reg_1421;
reg   [2:0] tmp_25_phi_fu_1439_p6;
reg   [2:0] tmp_25_reg_1436;
reg   [1:0] p_i0_0_i_i_reg_1448;
wire   [0:0] ap_CS_fsm_state17;
reg   [1:0] p_i01_0_i_i_reg_1459;
wire   [0:0] ap_CS_fsm_state19;
reg   [1:0] p_i02_0_i_i_reg_1470;
wire   [0:0] ap_CS_fsm_state21;
wire   [0:0] tmp_31_fu_3184_p2;
wire   [0:0] tmp_32_fu_3200_p2;
wire   [255:0] p_Result_22_fu_3218_p5;
reg   [255:0] tmp_data_V_9_phi_fu_1494_p4;
reg   [1:0] storemerge_i8_phi_fu_1505_p4;
reg   [1:0] val_assign_reg_1513;
wire   [0:0] grp_nbreadreq_fu_610_p7;
wire   [0:0] grp_nbreadreq_fu_599_p7;
reg   [11:0] tmp_user_V_15_phi_fu_1539_p4;
reg   [2:0] tmp_id_V_15_phi_fu_1551_p4;
reg   [0:0] tmp_last_V_14_phi_fu_1563_p4;
reg   [31:0] tmp_keep_V_15_phi_fu_1575_p4;
reg   [255:0] tmp_data_V_15_phi_fu_1587_p4;
reg   [0:0] streamSource_V_1_loc_phi_fu_1598_p8;
reg   [0:0] streamSource_V_1_loc_reg_1595;
reg    ap_condition_2204;
reg   [0:0] mergeState_flag_reg_1609;
reg   [11:0] tmp_user_V_12_phi_fu_1637_p4;
reg   [2:0] tmp_id_V_12_phi_fu_1649_p4;
reg   [0:0] tmp_last_V_11_phi_fu_1661_p4;
reg   [31:0] tmp_keep_V_12_phi_fu_1673_p4;
reg   [255:0] tmp_data_V_12_phi_fu_1685_p4;
reg   [0:0] mergeState_flag_3_reg_1693;
reg   [0:0] streamSource_V_1_loc_1_reg_1707;
reg    ap_condition_2258;
reg   [11:0] tmp_user_V_18_phi_fu_1733_p4;
reg   [2:0] tmp_id_V_18_phi_fu_1745_p4;
reg   [0:0] tmp_last_V_17_phi_fu_1757_p4;
reg   [0:0] tmp_last_V_17_reg_1753;
reg   [31:0] tmp_keep_V_18_phi_fu_1769_p4;
reg   [255:0] tmp_data_V_18_phi_fu_1781_p4;
wire   [0:0] mergeState_flag_s_fu_3300_p2;
reg   [0:0] mergeState_flag_6_phi_fu_1792_p8;
reg   [0:0] mergeState_flag_6_reg_1789;
wire   [0:0] p_mergeState_flag_3_fu_3279_p2;
wire   [0:0] not_tmp_last_V_1_fu_3293_p2;
reg   [0:0] mergeState_new_6_phi_fu_1809_p8;
reg   [0:0] mergeState_new_6_reg_1804;
wire   [0:0] not_tmp_last_V_s_fu_3286_p2;
reg   [1:0] val_assign_1_reg_1821;
reg   [11:0] tmp_user_V_21_phi_fu_1847_p4;
reg   [2:0] tmp_id_V_21_phi_fu_1859_p4;
reg   [0:0] tmp_last_V_20_phi_fu_1871_p4;
reg   [0:0] tmp_last_V_20_reg_1867;
reg   [31:0] tmp_keep_V_21_phi_fu_1883_p4;
reg   [255:0] tmp_data_V_21_phi_fu_1895_p4;
reg   [1:0] val_assign_2_reg_1903;
reg   [11:0] tmp_user_V_27_phi_fu_1929_p4;
reg   [2:0] tmp_id_V_27_phi_fu_1941_p4;
reg   [0:0] tmp_last_V_26_phi_fu_1953_p4;
reg   [0:0] tmp_last_V_26_reg_1949;
reg   [31:0] tmp_keep_V_27_phi_fu_1965_p4;
reg   [255:0] tmp_data_V_27_phi_fu_1977_p4;
reg   [11:0] tmp_user_V_24_phi_fu_1999_p4;
reg    ap_condition_2361;
reg   [2:0] tmp_id_V_24_phi_fu_2011_p4;
reg   [0:0] tmp_last_V_23_phi_fu_2023_p4;
reg   [0:0] tmp_last_V_23_reg_2019;
reg   [31:0] tmp_keep_V_24_phi_fu_2035_p4;
reg   [255:0] tmp_data_V_24_phi_fu_2047_p4;
reg    ap_reg_grp_axi_stream_pass_alt_fu_2055_ap_start;
wire   [0:0] ap_CS_fsm_state32;
wire   [63:0] tmp_50_cast_fu_2501_p1;
wire   [63:0] p_i0_0_i926_i_cast_fu_2487_p1;
wire   [63:0] tmp_51_cast_fu_2532_p1;
wire   [63:0] p_i01_0_i927_i_cast_fu_2518_p1;
wire   [63:0] tmp_57_cast_fu_2563_p1;
wire   [63:0] p_i02_0_i929_i_cast_fu_2549_p1;
wire   [63:0] tmp_53_fu_2676_p1;
wire   [63:0] tmp_55_fu_2689_p3;
wire   [63:0] tmp_16_fu_2711_p1;
wire   [63:0] tmp_18_fu_2837_p1;
wire   [63:0] tmp_58_cast_fu_3001_p1;
wire   [63:0] p_i0_0_i_i_cast_fu_2987_p1;
wire   [63:0] tmp_59_cast_fu_3032_p1;
wire   [63:0] p_i01_0_i_i_cast_fu_3018_p1;
wire   [63:0] tmp_60_cast_fu_3063_p1;
wire   [63:0] p_i02_0_i_i_cast_fu_3049_p1;
reg    merger_host_0_V_dat1_update;
wire    merger_host_0_V_dat_full_n;
wire    merger_host_0_V_kee_full_n;
wire    merger_host_0_V_las_full_n;
wire    merger_host_0_V_id_s_full_n;
wire    merger_host_0_V_use_full_n;
reg    merger_network_0_V_s1_update;
reg   [255:0] merger_network_0_V_s_din;
wire    merger_network_0_V_s_full_n;
reg   [31:0] merger_network_0_V_1_din;
wire    merger_network_0_V_1_full_n;
reg   [0:0] merger_network_0_V_2_din;
wire    merger_network_0_V_2_full_n;
reg   [2:0] merger_network_0_V_3_din;
wire    merger_network_0_V_3_full_n;
reg   [11:0] merger_network_0_V_4_din;
wire    merger_network_0_V_4_full_n;
reg    merger_network_1_V_s1_update;
reg   [255:0] merger_network_1_V_s_din;
wire    merger_network_1_V_s_full_n;
wire    merger_network_1_V_1_full_n;
wire    merger_network_1_V_2_full_n;
wire    merger_network_1_V_3_full_n;
wire    merger_network_1_V_4_full_n;
wire   [0:0] grp_fu_2139_p1;
reg    merger_host_1_V_dat1_update;
reg   [255:0] merger_host_1_V_dat_din;
wire    merger_host_1_V_dat_full_n;
wire    merger_host_1_V_kee_full_n;
wire    merger_host_1_V_las_full_n;
wire    merger_host_1_V_id_s_full_n;
wire    merger_host_1_V_use_full_n;
wire   [255:0] p_Val2_18_fu_3121_p5;
wire   [255:0] merger_network_0_V_s_dout;
wire    merger_network_0_V_s_empty_n;
wire   [31:0] merger_network_0_V_1_dout;
wire    merger_network_0_V_1_empty_n;
wire   [0:0] merger_network_0_V_2_dout;
wire    merger_network_0_V_2_empty_n;
wire   [2:0] merger_network_0_V_3_dout;
wire    merger_network_0_V_3_empty_n;
wire   [11:0] merger_network_0_V_4_dout;
wire    merger_network_0_V_4_empty_n;
wire   [255:0] merger_network_1_V_s_dout;
wire    merger_network_1_V_s_empty_n;
wire   [31:0] merger_network_1_V_1_dout;
wire    merger_network_1_V_1_empty_n;
wire   [0:0] merger_network_1_V_2_dout;
wire    merger_network_1_V_2_empty_n;
wire   [2:0] merger_network_1_V_3_dout;
wire    merger_network_1_V_3_empty_n;
wire   [11:0] merger_network_1_V_4_dout;
wire    merger_network_1_V_4_empty_n;
reg    merger_network_0_V_s0_update;
reg    merger_network_1_V_s0_update;
wire   [255:0] merger_host_0_V_dat_dout;
wire    merger_host_0_V_dat_empty_n;
wire   [31:0] merger_host_0_V_kee_dout;
wire    merger_host_0_V_kee_empty_n;
wire   [0:0] merger_host_0_V_las_dout;
wire    merger_host_0_V_las_empty_n;
wire   [2:0] merger_host_0_V_id_s_dout;
wire    merger_host_0_V_id_s_empty_n;
wire   [11:0] merger_host_0_V_use_dout;
wire    merger_host_0_V_use_empty_n;
wire   [255:0] merger_host_1_V_dat_dout;
wire    merger_host_1_V_dat_empty_n;
wire   [31:0] merger_host_1_V_kee_dout;
wire    merger_host_1_V_kee_empty_n;
wire   [0:0] merger_host_1_V_las_dout;
wire    merger_host_1_V_las_empty_n;
wire   [2:0] merger_host_1_V_id_s_dout;
wire    merger_host_1_V_id_s_empty_n;
wire   [11:0] merger_host_1_V_use_dout;
wire    merger_host_1_V_use_empty_n;
reg    merger_host_0_V_dat0_update;
reg    merger_host_1_V_dat0_update;
wire   [31:0] tmp_s_fu_2385_p2;
wire   [31:0] p_Val2_s_fu_3160_p3;
wire   [255:0] p_Result_3_fu_2860_p5;
reg   [31:0] tmp_topic_sum_V_2_fu_454;
wire   [31:0] tmp_topic_sum_V_1_fu_2931_p2;
reg   [15:0] tmp_topic_max_V_1_fu_458;
wire   [15:0] tmp_topic_min_V_2_fu_2925_p3;
reg   [15:0] tmp_topic_min_V_1_fu_462;
wire   [15:0] p_Result_29_tmp_to_1_fu_2917_p1;
reg   [15:0] t_V_1_fu_466;
wire   [15:0] tmp_topic_count_V_1_fu_2898_p2;
reg   [175:0] ret_V_fu_470;
wire   [175:0] p_Result_24_fu_2942_p1;
reg   [255:0] p_Val2_7_fu_474;
wire   [255:0] p_Result_26_fu_2878_p5;
reg   [255:0] p_Val2_4_fu_478;
wire  signed [2:0] extLd_fu_2700_p1;
wire  signed [2:0] extLd1_fu_2704_p1;
wire   [9:0] tmp_10_fu_2331_p3;
wire   [255:0] p_Result_17_fu_2357_p5;
wire   [15:0] p_Result_s_fu_2407_p4;
wire   [7:0] p_Result_s_88_fu_2423_p4;
wire   [10:0] p_i0_0_i926_i_cast_c_fu_2492_p1;
wire   [10:0] tmp_11_fu_2496_p2;
wire   [10:0] p_i01_0_i927_i_cast_s_fu_2523_p1;
wire   [10:0] tmp_17_fu_2527_p2;
wire   [10:0] p_i02_0_i929_i_cast_s_fu_2554_p1;
wire   [10:0] tmp_56_fu_2558_p2;
wire   [8:0] tmp_45_fu_2596_p1;
wire   [8:0] tmp_40_fu_2592_p1;
wire   [8:0] tmp_49_fu_2600_p2;
wire   [255:0] tmp_51_fu_2635_p1;
wire   [255:0] tmp_52_fu_2638_p1;
wire   [255:0] tmp_61_fu_2641_p2;
wire   [255:0] tmp_62_fu_2646_p2;
wire   [255:0] p_Result_20_fu_2652_p2;
wire   [7:0] tmp_64_fu_2658_p1;
wire   [7:0] r_V_fu_2629_p2;
wire   [8:0] tmp_54_fu_2683_p2;
wire   [255:0] p_Result_25_fu_2842_p5;
wire   [95:0] tmp_23_fu_2853_p3;
wire   [0:0] tmp_19_fu_2903_p2;
wire   [7:0] tmp_67_fu_2907_p1;
wire   [7:0] p_Result_29_tmp_to_fu_2910_p3;
wire   [0:0] tmp_20_fu_2921_p2;
wire   [167:0] tmp_21_fu_2935_p3;
wire   [9:0] p_i0_0_i_i_cast_cast_fu_2992_p1;
wire   [9:0] tmp_57_fu_2996_p2;
wire   [9:0] p_i01_0_i_i_cast_cas_fu_3023_p1;
wire   [9:0] tmp_58_fu_3027_p2;
wire   [9:0] p_i02_0_i_i_cast_cas_fu_3054_p1;
wire   [9:0] tmp_59_fu_3058_p2;
wire   [255:0] p_Result_19_fu_3109_p5;
wire   [15:0] p_Result_14_fu_3144_p4;
wire   [0:0] tmp_33_fu_3154_p2;
wire   [31:0] p_Val2_17_fu_3138_p2;
wire   [15:0] p_Result_11_fu_3174_p4;
wire   [7:0] p_Result_13_fu_3190_p4;
wire   [255:0] p_Result_21_fu_3206_p5;
wire   [0:0] ap_CS_fsm_state33;
reg    ap_condition_3668;
reg   [32:0] ap_NS_fsm;
reg    ap_condition_2774;
reg    ap_condition_2778;
reg    ap_condition_2386;
reg    ap_condition_2246;
reg    ap_condition_1287;
reg    ap_condition_2194;
reg    ap_condition_1309;
reg    ap_condition_1294;
reg    ap_condition_2221;
reg    ap_condition_1307;
reg    ap_condition_1720;
reg    ap_condition_1201;
reg    ap_condition_1742;
reg    ap_condition_1709;
reg    ap_condition_1733;
reg    ap_condition_3938;
reg    ap_condition_2090;
reg    ap_condition_2107;
reg    ap_condition_3945;
reg    ap_condition_2195;
reg    ap_condition_2213;
reg    ap_condition_2210;
reg    ap_condition_2264;
reg    ap_condition_1793;
reg    ap_condition_1256;
reg    ap_condition_1324;
reg    ap_condition_1364;
reg    ap_condition_2876;
reg    ap_condition_2751;
reg    ap_condition_2885;
reg    ap_condition_2752;
reg    ap_condition_2918;
reg    ap_condition_2781;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 33'b1;
#0 sbu2prt_nw_V_data_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_data_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_data_V_1_state = 2'b00;
#0 sbu2prt_nw_V_keep_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_keep_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_keep_V_1_state = 2'b00;
#0 sbu2prt_nw_V_last_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_last_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_last_V_1_state = 2'b00;
#0 sbu2prt_nw_V_id_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_id_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_id_V_1_state = 2'b00;
#0 sbu2prt_nw_V_user_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_user_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_user_V_1_state = 2'b00;
#0 sbu2mlx_V_data_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_data_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_data_V_1_state = 2'b00;
#0 sbu2mlx_V_keep_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_keep_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_keep_V_1_state = 2'b00;
#0 sbu2mlx_V_last_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_last_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_last_V_1_state = 2'b00;
#0 sbu2mlx_V_id_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_id_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_id_V_1_state = 2'b00;
#0 sbu2mlx_V_user_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_user_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_user_V_1_state = 2'b00;
#0 sbu2prt_cx_V_data_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_data_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_data_V_1_state = 2'b00;
#0 sbu2prt_cx_V_keep_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_keep_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_keep_V_1_state = 2'b00;
#0 sbu2prt_cx_V_last_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_last_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_last_V_1_state = 2'b00;
#0 sbu2prt_cx_V_id_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_id_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_id_V_1_state = 2'b00;
#0 sbu2prt_cx_V_user_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_user_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_user_V_1_state = 2'b00;
#0 init = 1'b1;
#0 DetectState = 2'b00;
#0 reply = 1'b0;
#0 DetectState_1 = 2'b00;
#0 reply_1 = 1'b0;
#0 mergeState = 1'b0;
#0 streamSource_V_1 = 2'b00;
#0 count_V_1 = 32'b00000000000000000000000000000000;
#0 count_V = 32'b00000000000000000000000000000000;
#0 prev_buff_data_V = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
#0 prev_buff_keep_V = 32'b00000000000000000000000000000000;
#0 prev_buff_last_V = 1'b0;
#0 prev_buff_id_V = 3'b000;
#0 prev_buff_user_V = 12'b000000000000;
#0 mergeState_1 = 1'b0;
#0 streamSource_V = 2'b00;
#0 ap_reg_grp_axi_stream_pass_alt_fu_2055_ap_start = 1'b0;
end

Block_codeRepl143bkb #(
    .DataWidth( 3 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_tot_sub_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_tot_sub_V_address0),
    .ce0(topics_tot_sub_V_ce0),
    .we0(topics_tot_sub_V_we0),
    .d0(topics_tot_sub_V_d0),
    .q0(topics_tot_sub_V_q0)
);

Block_codeRepl143cud #(
    .DataWidth( 16 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_count_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_count_V_address0),
    .ce0(topics_count_V_ce0),
    .we0(topics_count_V_we0),
    .d0(topics_count_V_d0),
    .q0(topics_count_V_q0)
);

Block_codeRepl143dEe #(
    .DataWidth( 32 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
topics_sub_ip_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_sub_ip_dest_V_address0),
    .ce0(topics_sub_ip_dest_V_ce0),
    .we0(topics_sub_ip_dest_V_we0),
    .d0(tpc_sub_ip_dest_V_q0),
    .q0(topics_sub_ip_dest_V_q0),
    .address1(topics_sub_ip_dest_V_address1),
    .ce1(topics_sub_ip_dest_V_ce1),
    .we1(topics_sub_ip_dest_V_we1),
    .d1(tmp_topic_sub_ip_des_q1),
    .q1(topics_sub_ip_dest_V_q1)
);

Block_codeRepl143dEe #(
    .DataWidth( 32 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
topics_sub_ip_src_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_sub_ip_src_V_address0),
    .ce0(topics_sub_ip_src_V_ce0),
    .we0(topics_sub_ip_src_V_we0),
    .d0(tpc_sub_ip_src_V_q0),
    .q0(topics_sub_ip_src_V_q0),
    .address1(topics_sub_ip_src_V_address1),
    .ce1(topics_sub_ip_src_V_ce1),
    .we1(topics_sub_ip_src_V_we1),
    .d1(tmp_topic_sub_ip_src_q1),
    .q1(topics_sub_ip_src_V_q1)
);

Block_codeRepl143fYi #(
    .DataWidth( 176 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_data_V_addr_reg_3760),
    .ce0(topics_data_V_ce0),
    .we0(topics_data_V_we0),
    .d0(tmp_topic_0_2_phi_fu_1348_p6),
    .q0(topics_data_V_q0)
);

Block_codeRepl143g8j #(
    .DataWidth( 48 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
topics_sub_mac_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_sub_mac_V_address0),
    .ce0(topics_sub_mac_V_ce0),
    .we0(topics_sub_mac_V_we0),
    .d0(tpc_sub_mac_V_q0),
    .q0(topics_sub_mac_V_q0),
    .address1(topics_sub_mac_V_address1),
    .ce1(topics_sub_mac_V_ce1),
    .we1(topics_sub_mac_V_we1),
    .d1(tmp_topic_sub_mac_V_q1),
    .q1(topics_sub_mac_V_q1)
);

Block_codeRepl143hbi #(
    .DataWidth( 2 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_avg_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_avg_V_address0),
    .ce0(topics_avg_V_ce0),
    .we0(topics_avg_V_we0),
    .d0(topics_avg_V_d0),
    .q0(topics_avg_V_q0)
);

Block_codeRepl143cud #(
    .DataWidth( 16 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_min_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_min_V_address0),
    .ce0(topics_min_V_ce0),
    .we0(topics_min_V_we0),
    .d0(topics_min_V_d0),
    .q0(topics_min_V_q0)
);

Block_codeRepl143cud #(
    .DataWidth( 16 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_max_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_max_V_address0),
    .ce0(topics_max_V_ce0),
    .we0(topics_max_V_we0),
    .d0(topics_max_V_d0),
    .q0(topics_max_V_q0)
);

Block_codeRepl143kbM #(
    .DataWidth( 32 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_sum_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_sum_V_address0),
    .ce0(topics_sum_V_ce0),
    .we0(topics_sum_V_we0),
    .d0(topics_sum_V_d0),
    .q0(topics_sum_V_q0)
);

Block_codeRepl143hbi #(
    .DataWidth( 2 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_0_address0),
    .ce0(topics_exec_0_ce0),
    .we0(topics_exec_0_we0),
    .d0(topics_exec_0_d0),
    .q0(topics_exec_0_q0)
);

Block_codeRepl143hbi #(
    .DataWidth( 2 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_1_address0),
    .ce0(topics_exec_1_ce0),
    .we0(topics_exec_1_we0),
    .d0(topics_exec_1_d0),
    .q0(topics_exec_1_q0)
);

Block_codeRepl143bkb #(
    .DataWidth( 3 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_2_address0),
    .ce0(topics_exec_2_ce0),
    .we0(topics_exec_2_we0),
    .d0(topics_exec_2_d0),
    .q0(topics_exec_2_q0)
);

Block_codeRepl143bkb #(
    .DataWidth( 3 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_3_address0),
    .ce0(topics_exec_3_ce0),
    .we0(topics_exec_3_we0),
    .d0(topics_exec_3_d0),
    .q0(topics_exec_3_q0)
);

Block_codeRepl143pcA #(
    .DataWidth( 1 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_vld_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_vld_address0),
    .ce0(topics_vld_ce0),
    .we0(topics_vld_we0),
    .d0(topics_vld_d0),
    .q0(topics_vld_q0)
);

Block_codeRepl143qcK #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tpc_sub_ip_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpc_sub_ip_dest_V_address0),
    .ce0(tpc_sub_ip_dest_V_ce0),
    .q0(tpc_sub_ip_dest_V_q0)
);

Block_codeRepl143qcK #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tpc_sub_ip_src_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpc_sub_ip_src_V_address0),
    .ce0(tpc_sub_ip_src_V_ce0),
    .q0(tpc_sub_ip_src_V_q0)
);

Block_codeRepl143sc4 #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tmp_topic_sub_ip_des_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_topic_sub_ip_des_address0),
    .ce0(tmp_topic_sub_ip_des_ce0),
    .we0(tmp_topic_sub_ip_des_we0),
    .d0(tmp_topic_sub_ip_des_d0),
    .address1(tmp_topic_sub_ip_des_address1),
    .ce1(tmp_topic_sub_ip_des_ce1),
    .we1(tmp_topic_sub_ip_des_we1),
    .d1(topics_sub_ip_dest_V_q1),
    .q1(tmp_topic_sub_ip_des_q1)
);

Block_codeRepl143sc4 #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tmp_topic_sub_ip_src_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_topic_sub_ip_src_address0),
    .ce0(tmp_topic_sub_ip_src_ce0),
    .we0(tmp_topic_sub_ip_src_we0),
    .d0(tmp_topic_sub_ip_src_d0),
    .address1(tmp_topic_sub_ip_src_address1),
    .ce1(tmp_topic_sub_ip_src_ce1),
    .we1(tmp_topic_sub_ip_src_we1),
    .d1(topics_sub_ip_src_V_q1),
    .q1(tmp_topic_sub_ip_src_q1)
);

Block_codeRepl143udo #(
    .DataWidth( 48 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tmp_topic_sub_mac_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_topic_sub_mac_V_address0),
    .ce0(tmp_topic_sub_mac_V_ce0),
    .we0(tmp_topic_sub_mac_V_we0),
    .d0(tmp_topic_sub_mac_V_d0),
    .address1(tmp_topic_sub_mac_V_address1),
    .ce1(tmp_topic_sub_mac_V_ce1),
    .we1(tmp_topic_sub_mac_V_we1),
    .d1(topics_sub_mac_V_q1),
    .q1(tmp_topic_sub_mac_V_q1)
);

Block_codeRepl143vdy #(
    .DataWidth( 3 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
tmp_topic_exec_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_topic_exec_address0),
    .ce0(tmp_topic_exec_ce0),
    .we0(tmp_topic_exec_we0),
    .d0(tmp_topic_exec_d0),
    .q0(tmp_topic_exec_q0),
    .address1(tmp_topic_exec_address1),
    .ce1(tmp_topic_exec_ce1),
    .we1(tmp_topic_exec_we1),
    .d1(tmp_topic_exec_d1)
);

Block_codeRepl143wdI #(
    .DataWidth( 48 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tpc_sub_mac_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpc_sub_mac_V_address0),
    .ce0(tpc_sub_mac_V_ce0),
    .q0(tpc_sub_mac_V_q0)
);

axi_stream_pass_alt grp_axi_stream_pass_alt_fu_2055(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_axi_stream_pass_alt_fu_2055_ap_start),
    .ap_done(grp_axi_stream_pass_alt_fu_2055_ap_done),
    .ap_idle(grp_axi_stream_pass_alt_fu_2055_ap_idle),
    .ap_ready(grp_axi_stream_pass_alt_fu_2055_ap_ready),
    .mlx2sbu_TDATA(mlx2sbu_TDATA),
    .mlx2sbu_TVALID(mlx2sbu_TVALID),
    .mlx2sbu_TREADY(grp_axi_stream_pass_alt_fu_2055_mlx2sbu_TREADY),
    .mlx2sbu_TKEEP(mlx2sbu_TKEEP),
    .mlx2sbu_TLAST(mlx2sbu_TLAST),
    .mlx2sbu_TID(mlx2sbu_TID),
    .mlx2sbu_TUSER(mlx2sbu_TUSER),
    .sbu2mlx_TDATA(grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TDATA),
    .sbu2mlx_TVALID(grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TVALID),
    .sbu2mlx_TREADY(grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TREADY),
    .sbu2mlx_TKEEP(grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TKEEP),
    .sbu2mlx_TLAST(grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TLAST),
    .sbu2mlx_TID(grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TID),
    .sbu2mlx_TUSER(grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TUSER)
);

Block_codeRepl143xdS merger_host_1_V_dat_merger_host_1_V_dat_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_host_1_V_dat_din),
    .if_full_n(merger_host_1_V_dat_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_dat_dout),
    .if_empty_n(merger_host_1_V_dat_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl143yd2 merger_host_1_V_kee_merger_host_1_V_kee_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_cx2sbu_TKEEP),
    .if_full_n(merger_host_1_V_kee_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_kee_dout),
    .if_empty_n(merger_host_1_V_kee_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl143zec merger_host_1_V_las_merger_host_1_V_las_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_cx2sbu_TLAST),
    .if_full_n(merger_host_1_V_las_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_las_dout),
    .if_empty_n(merger_host_1_V_las_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl143Aem merger_host_1_V_id_s_merger_host_1_V_id_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_cx2sbu_TID),
    .if_full_n(merger_host_1_V_id_s_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_id_s_dout),
    .if_empty_n(merger_host_1_V_id_s_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl143Bew merger_host_1_V_use_merger_host_1_V_use_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_cx2sbu_TUSER),
    .if_full_n(merger_host_1_V_use_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_use_dout),
    .if_empty_n(merger_host_1_V_use_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl143CeG merger_network_0_V_s_merger_network_0_V_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_s_din),
    .if_full_n(merger_network_0_V_s_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_s_dout),
    .if_empty_n(merger_network_0_V_s_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl143DeQ merger_network_0_V_1_merger_network_0_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_1_din),
    .if_full_n(merger_network_0_V_1_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_1_dout),
    .if_empty_n(merger_network_0_V_1_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl143Ee0 merger_network_0_V_2_merger_network_0_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_2_din),
    .if_full_n(merger_network_0_V_2_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_2_dout),
    .if_empty_n(merger_network_0_V_2_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl143Ffa merger_network_0_V_3_merger_network_0_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_3_din),
    .if_full_n(merger_network_0_V_3_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_3_dout),
    .if_empty_n(merger_network_0_V_3_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl143Gfk merger_network_0_V_4_merger_network_0_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_4_din),
    .if_full_n(merger_network_0_V_4_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_4_dout),
    .if_empty_n(merger_network_0_V_4_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl143Hfu merger_host_0_V_dat_merger_host_0_V_dat_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TDATA),
    .if_full_n(merger_host_0_V_dat_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_dat_dout),
    .if_empty_n(merger_host_0_V_dat_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl143IfE merger_host_0_V_kee_merger_host_0_V_kee_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TKEEP),
    .if_full_n(merger_host_0_V_kee_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_kee_dout),
    .if_empty_n(merger_host_0_V_kee_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl143JfO merger_host_0_V_las_merger_host_0_V_las_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TLAST),
    .if_full_n(merger_host_0_V_las_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_las_dout),
    .if_empty_n(merger_host_0_V_las_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl143KfY merger_host_0_V_id_s_merger_host_0_V_id_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TID),
    .if_full_n(merger_host_0_V_id_s_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_id_s_dout),
    .if_empty_n(merger_host_0_V_id_s_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl143Lf8 merger_host_0_V_use_merger_host_0_V_use_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TUSER),
    .if_full_n(merger_host_0_V_use_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_use_dout),
    .if_empty_n(merger_host_0_V_use_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl143Mgi merger_network_1_V_s_merger_network_1_V_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_1_V_s_din),
    .if_full_n(merger_network_1_V_s_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_s_dout),
    .if_empty_n(merger_network_1_V_s_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

Block_codeRepl143Ngs merger_network_1_V_1_merger_network_1_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_cx2sbu_TKEEP),
    .if_full_n(merger_network_1_V_1_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_1_dout),
    .if_empty_n(merger_network_1_V_1_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

Block_codeRepl143OgC merger_network_1_V_2_merger_network_1_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_cx2sbu_TLAST),
    .if_full_n(merger_network_1_V_2_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_2_dout),
    .if_empty_n(merger_network_1_V_2_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

Block_codeRepl143PgM merger_network_1_V_3_merger_network_1_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_cx2sbu_TID),
    .if_full_n(merger_network_1_V_3_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_3_dout),
    .if_empty_n(merger_network_1_V_3_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

Block_codeRepl143QgW merger_network_1_V_4_merger_network_1_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_cx2sbu_TUSER),
    .if_full_n(merger_network_1_V_4_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_4_dout),
    .if_empty_n(merger_network_1_V_4_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state33) & ~(ap_condition_3668 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_axi_stream_pass_alt_fu_2055_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state30) & ~(((1'b0 == mergeState_1_load_reg_4143) & (1'b0 == tmp_74_reg_4173) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_1_load_reg_4143) & ~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))))) begin
            ap_reg_grp_axi_stream_pass_alt_fu_2055_ap_start <= 1'b1;
        end else if ((1'b1 == grp_axi_stream_pass_alt_fu_2055_ap_ready)) begin
            ap_reg_grp_axi_stream_pass_alt_fu_2055_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_data_V_1_ack_out) & (1'b1 == sbu2mlx_V_data_V_1_vld_out))) begin
            sbu2mlx_V_data_V_1_sel_rd <= ~sbu2mlx_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_data_V_1_vld_in) & (1'b1 == sbu2mlx_V_data_V_1_ack_in))) begin
            sbu2mlx_V_data_V_1_sel_wr <= ~sbu2mlx_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_data_V_1_vld_in) & (1'b1 == sbu2mlx_V_data_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_data_V_1_state)) | ((1'b0 == sbu2mlx_V_data_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_data_V_1_state)))) begin
            sbu2mlx_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_data_V_1_vld_in) & (1'b0 == sbu2mlx_V_data_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_data_V_1_state)) | ((1'b0 == sbu2mlx_V_data_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_data_V_1_state)))) begin
            sbu2mlx_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_data_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_data_V_1_state)) | ((1'b1 == sbu2mlx_V_data_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_data_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_data_V_1_state) & ~((1'b1 == sbu2mlx_V_data_V_1_vld_in) & (1'b0 == sbu2mlx_V_data_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_data_V_1_vld_in) & (1'b1 == sbu2mlx_V_data_V_1_ack_out))))) begin
            sbu2mlx_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_id_V_1_ack_out) & (1'b1 == sbu2mlx_V_id_V_1_vld_out))) begin
            sbu2mlx_V_id_V_1_sel_rd <= ~sbu2mlx_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_id_V_1_vld_in) & (1'b1 == sbu2mlx_V_id_V_1_ack_in))) begin
            sbu2mlx_V_id_V_1_sel_wr <= ~sbu2mlx_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_id_V_1_vld_in) & (1'b1 == sbu2mlx_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_id_V_1_state)) | ((1'b0 == sbu2mlx_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_id_V_1_state)))) begin
            sbu2mlx_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_id_V_1_vld_in) & (1'b0 == sbu2mlx_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_id_V_1_state)) | ((1'b0 == sbu2mlx_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_id_V_1_state)))) begin
            sbu2mlx_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_id_V_1_state)) | ((1'b1 == sbu2mlx_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_id_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_id_V_1_state) & ~((1'b1 == sbu2mlx_V_id_V_1_vld_in) & (1'b0 == sbu2mlx_V_id_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_id_V_1_vld_in) & (1'b1 == sbu2mlx_V_id_V_1_ack_out))))) begin
            sbu2mlx_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_keep_V_1_ack_out) & (1'b1 == sbu2mlx_V_keep_V_1_vld_out))) begin
            sbu2mlx_V_keep_V_1_sel_rd <= ~sbu2mlx_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_keep_V_1_vld_in) & (1'b1 == sbu2mlx_V_keep_V_1_ack_in))) begin
            sbu2mlx_V_keep_V_1_sel_wr <= ~sbu2mlx_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_keep_V_1_vld_in) & (1'b1 == sbu2mlx_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_keep_V_1_state)) | ((1'b0 == sbu2mlx_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_keep_V_1_state)))) begin
            sbu2mlx_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_keep_V_1_vld_in) & (1'b0 == sbu2mlx_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_keep_V_1_state)) | ((1'b0 == sbu2mlx_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_keep_V_1_state)))) begin
            sbu2mlx_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_keep_V_1_state)) | ((1'b1 == sbu2mlx_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_keep_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_keep_V_1_state) & ~((1'b1 == sbu2mlx_V_keep_V_1_vld_in) & (1'b0 == sbu2mlx_V_keep_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_keep_V_1_vld_in) & (1'b1 == sbu2mlx_V_keep_V_1_ack_out))))) begin
            sbu2mlx_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_last_V_1_ack_out) & (1'b1 == sbu2mlx_V_last_V_1_vld_out))) begin
            sbu2mlx_V_last_V_1_sel_rd <= ~sbu2mlx_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_last_V_1_vld_in) & (1'b1 == sbu2mlx_V_last_V_1_ack_in))) begin
            sbu2mlx_V_last_V_1_sel_wr <= ~sbu2mlx_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_last_V_1_vld_in) & (1'b1 == sbu2mlx_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_last_V_1_state)) | ((1'b0 == sbu2mlx_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_last_V_1_state)))) begin
            sbu2mlx_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_last_V_1_vld_in) & (1'b0 == sbu2mlx_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_last_V_1_state)) | ((1'b0 == sbu2mlx_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_last_V_1_state)))) begin
            sbu2mlx_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_last_V_1_state)) | ((1'b1 == sbu2mlx_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_last_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_last_V_1_state) & ~((1'b1 == sbu2mlx_V_last_V_1_vld_in) & (1'b0 == sbu2mlx_V_last_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_last_V_1_vld_in) & (1'b1 == sbu2mlx_V_last_V_1_ack_out))))) begin
            sbu2mlx_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_user_V_1_ack_out) & (1'b1 == sbu2mlx_V_user_V_1_vld_out))) begin
            sbu2mlx_V_user_V_1_sel_rd <= ~sbu2mlx_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_user_V_1_vld_in) & (1'b1 == sbu2mlx_V_user_V_1_ack_in))) begin
            sbu2mlx_V_user_V_1_sel_wr <= ~sbu2mlx_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_user_V_1_vld_in) & (1'b1 == sbu2mlx_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_user_V_1_state)) | ((1'b0 == sbu2mlx_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_user_V_1_state)))) begin
            sbu2mlx_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_user_V_1_vld_in) & (1'b0 == sbu2mlx_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_user_V_1_state)) | ((1'b0 == sbu2mlx_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_user_V_1_state)))) begin
            sbu2mlx_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_user_V_1_state)) | ((1'b1 == sbu2mlx_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_user_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_user_V_1_state) & ~((1'b1 == sbu2mlx_V_user_V_1_vld_in) & (1'b0 == sbu2mlx_V_user_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_user_V_1_vld_in) & (1'b1 == sbu2mlx_V_user_V_1_ack_out))))) begin
            sbu2mlx_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_data_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_data_V_1_vld_out))) begin
            sbu2prt_cx_V_data_V_1_sel_rd <= ~sbu2prt_cx_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_data_V_1_ack_in))) begin
            sbu2prt_cx_V_data_V_1_sel_wr <= ~sbu2prt_cx_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_data_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_data_V_1_state)) | ((1'b0 == sbu2prt_cx_V_data_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_data_V_1_state)))) begin
            sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_data_V_1_state)) | ((1'b0 == sbu2prt_cx_V_data_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_data_V_1_state)))) begin
            sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_data_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_data_V_1_state)) | ((1'b1 == sbu2prt_cx_V_data_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_data_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_data_V_1_state) & ~((1'b1 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_data_V_1_ack_out))))) begin
            sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_id_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_id_V_1_vld_out))) begin
            sbu2prt_cx_V_id_V_1_sel_rd <= ~sbu2prt_cx_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_id_V_1_ack_in))) begin
            sbu2prt_cx_V_id_V_1_sel_wr <= ~sbu2prt_cx_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_id_V_1_state)) | ((1'b0 == sbu2prt_cx_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_id_V_1_state)))) begin
            sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_id_V_1_state)) | ((1'b0 == sbu2prt_cx_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_id_V_1_state)))) begin
            sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_id_V_1_state)) | ((1'b1 == sbu2prt_cx_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_id_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_id_V_1_state) & ~((1'b1 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_id_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_id_V_1_ack_out))))) begin
            sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_keep_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_keep_V_1_vld_out))) begin
            sbu2prt_cx_V_keep_V_1_sel_rd <= ~sbu2prt_cx_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_keep_V_1_ack_in))) begin
            sbu2prt_cx_V_keep_V_1_sel_wr <= ~sbu2prt_cx_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_keep_V_1_state)) | ((1'b0 == sbu2prt_cx_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_keep_V_1_state)))) begin
            sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_keep_V_1_state)) | ((1'b0 == sbu2prt_cx_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_keep_V_1_state)))) begin
            sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_keep_V_1_state)) | ((1'b1 == sbu2prt_cx_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_keep_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_keep_V_1_state) & ~((1'b1 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_keep_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_keep_V_1_ack_out))))) begin
            sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_last_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_last_V_1_vld_out))) begin
            sbu2prt_cx_V_last_V_1_sel_rd <= ~sbu2prt_cx_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_last_V_1_ack_in))) begin
            sbu2prt_cx_V_last_V_1_sel_wr <= ~sbu2prt_cx_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_last_V_1_state)) | ((1'b0 == sbu2prt_cx_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_last_V_1_state)))) begin
            sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_last_V_1_state)) | ((1'b0 == sbu2prt_cx_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_last_V_1_state)))) begin
            sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_last_V_1_state)) | ((1'b1 == sbu2prt_cx_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_last_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_last_V_1_state) & ~((1'b1 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_last_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_last_V_1_ack_out))))) begin
            sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_user_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_user_V_1_vld_out))) begin
            sbu2prt_cx_V_user_V_1_sel_rd <= ~sbu2prt_cx_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_user_V_1_ack_in))) begin
            sbu2prt_cx_V_user_V_1_sel_wr <= ~sbu2prt_cx_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_user_V_1_state)) | ((1'b0 == sbu2prt_cx_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_user_V_1_state)))) begin
            sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_user_V_1_state)) | ((1'b0 == sbu2prt_cx_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_user_V_1_state)))) begin
            sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_user_V_1_state)) | ((1'b1 == sbu2prt_cx_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_user_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_user_V_1_state) & ~((1'b1 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_user_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_user_V_1_ack_out))))) begin
            sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_data_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_data_V_1_vld_out))) begin
            sbu2prt_nw_V_data_V_1_sel_rd <= ~sbu2prt_nw_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_data_V_1_ack_in))) begin
            sbu2prt_nw_V_data_V_1_sel_wr <= ~sbu2prt_nw_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_data_V_1_ack_out) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_3)) | ((1'b0 == sbu2prt_nw_V_data_V_1_vld_in) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_2)))) begin
            sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_out) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_3)) | ((1'b0 == sbu2prt_nw_V_data_V_1_ack_out) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_1)))) begin
            sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_data_V_1_vld_in) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_2)) | ((1'b1 == sbu2prt_nw_V_data_V_1_ack_out) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_1)) | ((sbu2prt_nw_V_data_V_1_state == ap_const_lv2_3) & ~((1'b1 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_data_V_1_ack_out))))) begin
            sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_id_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_id_V_1_vld_out))) begin
            sbu2prt_nw_V_id_V_1_sel_rd <= ~sbu2prt_nw_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_id_V_1_ack_in))) begin
            sbu2prt_nw_V_id_V_1_sel_wr <= ~sbu2prt_nw_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_id_V_1_state)) | ((1'b0 == sbu2prt_nw_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_id_V_1_state)))) begin
            sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_id_V_1_state)) | ((1'b0 == sbu2prt_nw_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_id_V_1_state)))) begin
            sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_id_V_1_state)) | ((1'b1 == sbu2prt_nw_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_id_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_nw_V_id_V_1_state) & ~((1'b1 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_id_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_id_V_1_ack_out))))) begin
            sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_keep_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_keep_V_1_vld_out))) begin
            sbu2prt_nw_V_keep_V_1_sel_rd <= ~sbu2prt_nw_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_keep_V_1_ack_in))) begin
            sbu2prt_nw_V_keep_V_1_sel_wr <= ~sbu2prt_nw_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_keep_V_1_state)) | ((1'b0 == sbu2prt_nw_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_keep_V_1_state)))) begin
            sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_keep_V_1_state)) | ((1'b0 == sbu2prt_nw_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_keep_V_1_state)))) begin
            sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_keep_V_1_state)) | ((1'b1 == sbu2prt_nw_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_keep_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_nw_V_keep_V_1_state) & ~((1'b1 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_keep_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_keep_V_1_ack_out))))) begin
            sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_last_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_last_V_1_vld_out))) begin
            sbu2prt_nw_V_last_V_1_sel_rd <= ~sbu2prt_nw_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_last_V_1_ack_in))) begin
            sbu2prt_nw_V_last_V_1_sel_wr <= ~sbu2prt_nw_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_last_V_1_state)) | ((1'b0 == sbu2prt_nw_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_last_V_1_state)))) begin
            sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_last_V_1_state)) | ((1'b0 == sbu2prt_nw_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_last_V_1_state)))) begin
            sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_last_V_1_state)) | ((1'b1 == sbu2prt_nw_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_last_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_nw_V_last_V_1_state) & ~((1'b1 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_last_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_last_V_1_ack_out))))) begin
            sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_user_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_user_V_1_vld_out))) begin
            sbu2prt_nw_V_user_V_1_sel_rd <= ~sbu2prt_nw_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_user_V_1_ack_in))) begin
            sbu2prt_nw_V_user_V_1_sel_wr <= ~sbu2prt_nw_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_user_V_1_state)) | ((1'b0 == sbu2prt_nw_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_user_V_1_state)))) begin
            sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_user_V_1_state)) | ((1'b0 == sbu2prt_nw_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_user_V_1_state)))) begin
            sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_user_V_1_state)) | ((1'b1 == sbu2prt_nw_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_user_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_nw_V_user_V_1_state) & ~((1'b1 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_user_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_user_V_1_ack_out))))) begin
            sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == tmp_8_fu_2417_p2) & ~(1'b0 == tmp_7_fu_2433_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & ~(1'b0 == tmp_8_fu_2417_p2) & ~(1'b0 == tmp_7_fu_2433_p2))))) begin
        DetectState <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (1'b0 == tmp_8_fu_2417_p2)) | ((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (1'b0 == tmp_7_fu_2433_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (1'b0 == tmp_8_fu_2417_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (1'b0 == tmp_7_fu_2433_p2))))) begin
        DetectState <= ap_const_lv2_2;
    end else if ((((1'b1 == ap_CS_fsm_state22) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584) & ~(ap_condition_1751 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == grp_fu_2091_p1)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == grp_fu_2091_p1)))))) begin
        DetectState <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557))) & ~(ap_condition_1751 == 1'b1))) begin
        DetectState_1 <= storemerge_i8_phi_fu_1505_p4;
    end else if ((((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)))) | ((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)))))) begin
        DetectState_1 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((~(1'b0 == tmp_13_reg_3716) & (1'b0 == tmp_66_reg_4019) & ~(ap_const_lv3_0 == tmp_topic_exec_q0)) | (~(1'b0 == tmp_13_reg_3716) & (1'b0 == tmp_66_reg_4019) & (tmp_topic_exec_q0 == ap_const_lv3_1)) | (~(1'b0 == tmp_13_reg_3716) & (1'b0 == tmp_66_reg_4019) & (tmp_topic_exec_q0 == ap_const_lv3_3)) | (~(1'b0 == tmp_13_reg_3716) & (1'b0 == tmp_66_reg_4019) & (tmp_topic_exec_q0 == ap_const_lv3_5)) | (~(1'b0 == tmp_13_reg_3716) & (1'b0 == tmp_66_reg_4019) & (1'b0 == tmp_15_reg_3972))))) begin
        i2_0_i_reg_1334 <= i_1_reg_4023;
    end else if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_13_reg_3716))) begin
        i2_0_i_reg_1334 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & ~(1'b0 == init_load_load_fu_2309_p1))) begin
        i_0_i_reg_1267 <= ap_const_lv9_0;
    end else if (((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2))) begin
        i_0_i_reg_1267 <= i_reg_3532;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2386 == 1'b1)) begin
        if ((ap_condition_2778 == 1'b1)) begin
            mergeState_1 <= 1'b0;
        end else if ((ap_condition_2774 == 1'b1)) begin
            mergeState_1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2194 == 1'b1)) begin
        if ((ap_condition_1287 == 1'b1)) begin
            mergeState_flag_3_reg_1693 <= 1'b1;
        end else if ((ap_condition_2246 == 1'b1)) begin
            mergeState_flag_3_reg_1693 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & ~(1'b0 == tmp_71_fu_3325_p3))) begin
        mergeState_flag_6_reg_1789 <= mergeState_flag_reg_1609;
    end else if (((1'b1 == ap_CS_fsm_state26) & (1'b0 == tmp_41_phi_fu_1720_p4) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        mergeState_flag_6_reg_1789 <= mergeState_flag_3_reg_1693;
    end else if (((1'b1 == ap_CS_fsm_state27) & ((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        mergeState_flag_6_reg_1789 <= p_mergeState_flag_3_fu_3279_p2;
    end else if (((1'b1 == ap_CS_fsm_state27) & (((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        mergeState_flag_6_reg_1789 <= mergeState_flag_s_fu_3300_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2194 == 1'b1)) begin
        if ((ap_condition_1307 == 1'b1)) begin
            mergeState_flag_reg_1609 <= 1'b1;
        end else if ((ap_condition_2221 == 1'b1)) begin
            mergeState_flag_reg_1609 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & ~(1'b0 == tmp_71_fu_3325_p3))) begin
        mergeState_new_6_reg_1804 <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_state26) & (1'b0 == tmp_41_phi_fu_1720_p4) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        mergeState_new_6_reg_1804 <= 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) & ((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        mergeState_new_6_reg_1804 <= not_tmp_last_V_s_fu_3286_p2;
    end else if (((1'b1 == ap_CS_fsm_state27) & (((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        mergeState_new_6_reg_1804 <= not_tmp_last_V_1_fu_3293_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_0584_0_i_reg_1311 <= i_V_reg_3687;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1419 == 1'b1))) begin
        p_0584_0_i_reg_1311 <= ap_const_lv8_A7;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == tmp_13_reg_3716)) begin
        if ((ap_condition_3938 == 1'b1)) begin
            p_Val2_4_fu_478 <= p_Result_26_fu_2878_p5;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            p_Val2_4_fu_478 <= p_Result_18_reg_3598;
        end
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == tmp_13_reg_3716)) begin
        if ((ap_condition_3938 == 1'b1)) begin
            p_Val2_7_fu_474 <= p_Result_26_fu_2878_p5;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            p_Val2_7_fu_474 <= p_Result_18_reg_3598;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == tmp_2_fu_2506_p2))) begin
        p_i01_0_i927_i_reg_1289 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_i01_0_i927_i_reg_1289 <= p_i0_1_reg_3646;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & ~(1'b0 == tmp_27_fu_3006_p2))) begin
        p_i01_0_i_i_reg_1459 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        p_i01_0_i_i_reg_1459 <= p_i0_4_reg_4062;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == tmp_6_fu_2537_p2))) begin
        p_i02_0_i929_i_reg_1300 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_i02_0_i929_i_reg_1300 <= p_i0_2_reg_3664;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & ~(1'b0 == tmp_28_fu_3037_p2))) begin
        p_i02_0_i_i_reg_1470 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        p_i02_0_i_i_reg_1470 <= p_i0_5_reg_4080;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_i0_0_i926_i_reg_1278 <= p_i0_reg_3628;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2313_p2) & ~(ap_condition_1419 == 1'b1) & ~(1'b0 == init_load_reg_3525))) begin
        p_i0_0_i926_i_reg_1278 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_i0_0_i_i_reg_1448 <= p_i0_3_reg_4044;
    end else if (((1'b1 == ap_CS_fsm_state15) & ((1'b0 == tmp_13_reg_3716) | ~(1'b0 == tmp_66_reg_4019) | ((ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))))) begin
        p_i0_0_i_i_reg_1448 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (tmp_topic_exec_q0 == ap_const_lv3_5))) begin
        prev_buff_data_V <= p_Result_3_fu_2860_p5;
    end else if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == tmp_8_fu_2417_p2) & ~(1'b0 == tmp_7_fu_2433_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & ~(1'b0 == tmp_8_fu_2417_p2) & ~(1'b0 == tmp_7_fu_2433_p2))))) begin
        prev_buff_data_V <= prt_nw2sbu_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_V_2_reg_1322 <= hash_V_fu_2662_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1419 == 1'b1))) begin
        r_V_2_reg_1322 <= ap_const_lv8_B;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == tmp_8_fu_2417_p2) & ~(1'b0 == tmp_7_fu_2433_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & ~(1'b0 == tmp_8_fu_2417_p2) & ~(1'b0 == tmp_7_fu_2433_p2))))) begin
        reply <= 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state22) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584) & ~(ap_condition_1751 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == grp_fu_2091_p1)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == grp_fu_2091_p1)))))) begin
        reply <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & ~(1'b0 == tmp_31_fu_3184_p2) & ~(1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_31_fu_3184_p2) & ~(1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & ~(1'b0 == tmp_31_fu_3184_p2) & ~(1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & ~(1'b0 == tmp_31_fu_3184_p2) & ~(1'b0 == tmp_32_fu_3200_p2))))) begin
        reply_1 <= 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)))) | ((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2139_p1)))))) begin
        reply_1 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == tmp_13_reg_3716)) begin
        if ((ap_condition_3945 == 1'b1)) begin
            ret_V_fu_470 <= p_Result_24_fu_2942_p1;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ret_V_fu_470 <= topics_data_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        streamSource_V_1 <= val_assign_1_reg_1821;
    end else if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        streamSource_V_1 <= val_assign_reg_1513;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2194 == 1'b1)) begin
        if ((ap_condition_1287 == 1'b1)) begin
            streamSource_V_1_loc_1_reg_1707 <= tmp_70_reg_4137;
        end else if ((ap_condition_2246 == 1'b1)) begin
            streamSource_V_1_loc_1_reg_1707 <= streamSource_V_1_loc_phi_fu_1598_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_last_V_14_reg_1559) & ~(((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        streamSource_V_1_loc_reg_1595 <= tmp_70_reg_4137;
    end else if ((((1'b1 == ap_CS_fsm_state24) & ~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_last_V_11_reg_1657) & ~(((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state25) & (1'b0 == tmp_35_phi_fu_1624_p4) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state23) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & ~(1'b0 == tmp_69_fu_3255_p3)))) begin
        streamSource_V_1_loc_reg_1595 <= tmp_68_reg_4121;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == tmp_13_reg_3716)) begin
        if ((ap_condition_3945 == 1'b1)) begin
            t_V_1_fu_466 <= tmp_topic_count_V_1_fu_2898_p2;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            t_V_1_fu_466 <= topics_count_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_66_fu_2823_p3)) | (~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972)))) begin
        tmp_24_reg_1421 <= tmp_topic_vld_reg_3889;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716))) begin
        tmp_24_reg_1421 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_66_fu_2823_p3)) | (~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972)))) begin
        tmp_25_reg_1436 <= tmp_topic_tot_sub_V_reg_3822;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716))) begin
        tmp_25_reg_1436 <= tmp_topic_tot_sub_V_1_fu_2739_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2210 == 1'b1)) begin
        if ((1'b0 == tmp_68_reg_4121)) begin
            tmp_35_reg_1621 <= grp_nbreadreq_fu_599_p7;
        end else if (~(1'b0 == tmp_68_reg_4121)) begin
            tmp_35_reg_1621 <= grp_nbreadreq_fu_610_p7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2264 == 1'b1)) begin
        if ((1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_41_reg_1717 <= grp_nbreadreq_fu_599_p7;
        end else if (~(1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_41_reg_1717 <= grp_nbreadreq_fu_610_p7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1793 == 1'b1)) begin
        if ((1'b0 == tmp_73_fu_3321_p1)) begin
            tmp_46_reg_1985 <= grp_nbreadreq_fu_658_p7;
        end else if (~(1'b0 == tmp_73_fu_3321_p1)) begin
            tmp_46_reg_1985 <= grp_nbreadreq_fu_669_p7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_data_V_3_reg_1408 <= p_Result_27_fu_2974_p5;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_66_fu_2823_p3))) begin
        tmp_data_V_3_reg_1408 <= p_Val2_7_fu_474;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716))) begin
        tmp_data_V_3_reg_1408 <= p_Result_23_fu_2744_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2876 == 1'b1)) begin
        if (~(1'b0 == tmp_68_reg_4121)) begin
            tmp_last_V_11_reg_1657 <= merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_68_reg_4121)) begin
            tmp_last_V_11_reg_1657 <= merger_network_0_V_2_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2751 == 1'b1)) begin
        if (~(1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_last_V_14_reg_1559 <= merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_last_V_14_reg_1559 <= merger_network_0_V_2_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2885 == 1'b1)) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_last_V_17_reg_1753 <= merger_network_1_V_2_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_last_V_17_reg_1753 <= merger_network_0_V_2_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2752 == 1'b1)) begin
        if (~(1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_last_V_20_reg_1867 <= merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_last_V_20_reg_1867 <= merger_network_0_V_2_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2918 == 1'b1)) begin
        if (~(1'b0 == tmp_73_reg_4147)) begin
            tmp_last_V_23_reg_2019 <= merger_host_1_V_las_dout;
        end else if ((1'b0 == tmp_73_reg_4147)) begin
            tmp_last_V_23_reg_2019 <= merger_host_0_V_las_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_2781 == 1'b1)) begin
        if (~(1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_last_V_26_reg_1949 <= merger_host_1_V_las_dout;
        end else if ((1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_last_V_26_reg_1949 <= merger_host_0_V_las_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_topic_0_2_reg_1345 <= p_Val2_20_reg_4006;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_66_fu_2823_p3))) begin
        tmp_topic_0_2_reg_1345 <= ret_V_fu_470;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716))) begin
        tmp_topic_0_2_reg_1345 <= topics_data_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_topic_2_2_reg_1357 <= t_V_3_reg_3999;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_66_fu_2823_p3))) begin
        tmp_topic_2_2_reg_1357 <= t_V_1_fu_466;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716))) begin
        tmp_topic_2_2_reg_1357 <= topics_count_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_topic_7_3_reg_1369 <= tmp_topic_min_V_1_lo_reg_3991;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_66_fu_2823_p3))) begin
        tmp_topic_7_3_reg_1369 <= tmp_topic_min_V_1_fu_462;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716))) begin
        tmp_topic_7_3_reg_1369 <= topics_min_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_topic_8_3_reg_1382 <= tmp_topic_max_V_1_lo_reg_3983;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_66_fu_2823_p3))) begin
        tmp_topic_8_3_reg_1382 <= tmp_topic_max_V_1_fu_458;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716))) begin
        tmp_topic_8_3_reg_1382 <= topics_max_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_topic_9_2_reg_1395 <= tmp_topic_sum_V_2_lo_reg_3976;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_66_fu_2823_p3))) begin
        tmp_topic_9_2_reg_1395 <= tmp_topic_sum_V_2_fu_454;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716))) begin
        tmp_topic_9_2_reg_1395 <= topics_sum_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == tmp_13_reg_3716)) begin
        if ((ap_condition_3945 == 1'b1)) begin
            tmp_topic_max_V_1_fu_458 <= tmp_topic_min_V_2_fu_2925_p3;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            tmp_topic_max_V_1_fu_458 <= topics_max_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == tmp_13_reg_3716)) begin
        if ((ap_condition_3945 == 1'b1)) begin
            tmp_topic_min_V_1_fu_462 <= p_Result_29_tmp_to_1_fu_2917_p1;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            tmp_topic_min_V_1_fu_462 <= topics_min_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == tmp_13_reg_3716)) begin
        if ((ap_condition_3945 == 1'b1)) begin
            tmp_topic_sum_V_2_fu_454 <= tmp_topic_sum_V_1_fu_2931_p2;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            tmp_topic_sum_V_2_fu_454 <= topics_sum_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & (1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        val_assign_1_reg_1821 <= i_3_fu_3333_p2;
    end else if (((1'b1 == ap_CS_fsm_state24) & ~(((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & (((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128)) | ((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_last_V_11_reg_1657))))) begin
        val_assign_1_reg_1821 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & (1'b0 == mergeState_1_load_load_fu_3307_p1))) begin
        val_assign_2_reg_1903 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & (1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))))) begin
        val_assign_2_reg_1903 <= i_4_fu_3361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1))))) begin
        val_assign_reg_1513 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & (1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        val_assign_reg_1513 <= i_2_fu_3263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & ((1'b0 == init_load_reg_3525) | ~(1'b0 == exitcond_i_fu_2313_p2)))) begin
        DetectState_load_reg_3557 <= DetectState;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_9_fu_2580_p2))) begin
        Lo_assign_reg_3677 <= Lo_assign_fu_2586_p2;
        i_V_reg_3687 <= i_V_fu_2612_p2;
        tmp_50_reg_3682 <= tmp_50_fu_2606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_1751 == 1'b1))) begin
        count_V <= p_Val2_s_fu_3160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1419 == 1'b1))) begin
        count_V_1 <= tmp_s_fu_2385_p2;
        p_Result_18_reg_3598 <= p_Result_18_fu_2369_p5;
        tmp_data_V_28_reg_3574 <= prt_nw2sbu_TDATA;
        tmp_id_V_3_reg_3588 <= prt_nw2sbu_TID;
        tmp_keep_V_3_reg_3579 <= prt_nw2sbu_TKEEP;
        tmp_last_V_27_reg_3584 <= prt_nw2sbu_TLAST;
        tmp_user_V_3_reg_3593 <= prt_nw2sbu_TUSER;
        type_V_reg_3606 <= {{prt_nw2sbu_TDATA[ap_const_lv32_AF : ap_const_lv32_A8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i_1_reg_4023 <= i_1_fu_2831_p2;
        p_Val2_11_reg_4013 <= p_Val2_7_fu_474;
        p_Val2_20_reg_4006 <= ret_V_fu_470;
        t_V_3_reg_3999 <= t_V_1_fu_466;
        tmp_66_reg_4019 <= i2_0_i_reg_1334[ap_const_lv32_2];
        tmp_topic_max_V_1_lo_reg_3983 <= tmp_topic_max_V_1_fu_458;
        tmp_topic_min_V_1_lo_reg_3991 <= tmp_topic_min_V_1_fu_462;
        tmp_topic_sum_V_2_lo_reg_3976 <= tmp_topic_sum_V_2_fu_454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & ~(1'b0 == init_load_reg_3525))) begin
        i_reg_3532 <= i_fu_2319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond_i_fu_2313_p2) & ~(ap_condition_1419 == 1'b1) & ~(1'b0 == init_load_reg_3525))) begin
        init <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        init_load_reg_3525 <= init;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & ~(1'b0 == tmp_13_reg_3716))) begin
        loc_V_reg_3965[7 : 0] <= loc_V_fu_2762_p1[7 : 0];
        tmp_14_reg_3960[7 : 0] <= tmp_14_fu_2758_p1[7 : 0];
        tmp_15_reg_3972 <= tmp_15_fu_2766_p2;
        tmp_65_reg_3954 <= tmp_65_fu_2755_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & ~(1'b0 == mergeState_flag_6_phi_fu_1792_p8))) begin
        mergeState <= mergeState_new_6_phi_fu_1809_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        mergeState_1_load_reg_4143 <= mergeState_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1))) begin
        mergeState_load_reg_4117 <= mergeState;
        tmp_68_reg_4121 <= tmp_68_fu_3251_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_i0_1_reg_3646 <= p_i0_1_fu_2543_p2;
        topics_sub_ip_src_V_s_reg_3638 <= tmp_51_cast_fu_2532_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_i0_2_reg_3664 <= p_i0_2_fu_2574_p2;
        topics_sub_mac_V_add_reg_3656 <= tmp_57_cast_fu_2563_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_i0_3_reg_4044 <= p_i0_3_fu_3012_p2;
        topics_sub_ip_dest_V_5_reg_4036 <= tmp_58_cast_fu_3001_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_i0_4_reg_4062 <= p_i0_4_fu_3043_p2;
        topics_sub_ip_src_V_5_reg_4054 <= tmp_59_cast_fu_3032_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2)))) begin
        p_i0_5_reg_4080 <= p_i0_5_fu_3074_p2;
        topics_sub_mac_V_add_3_reg_4072 <= tmp_60_cast_fu_3063_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_i0_reg_3628 <= p_i0_fu_2512_p2;
        topics_sub_ip_dest_V_reg_3620 <= tmp_50_cast_fu_2501_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == tmp_8_fu_2417_p2) & ~(1'b0 == tmp_7_fu_2433_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & ~(1'b0 == tmp_8_fu_2417_p2) & ~(1'b0 == tmp_7_fu_2433_p2))))) begin
        prev_buff_id_V <= prt_nw2sbu_TID;
        prev_buff_keep_V <= prt_nw2sbu_TKEEP;
        prev_buff_last_V <= prt_nw2sbu_TLAST;
        prev_buff_user_V <= prt_nw2sbu_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_data_V_1_load_A)) begin
        sbu2mlx_V_data_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_data_V_1_load_B)) begin
        sbu2mlx_V_data_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_id_V_1_load_A)) begin
        sbu2mlx_V_id_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_id_V_1_load_B)) begin
        sbu2mlx_V_id_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_keep_V_1_load_A)) begin
        sbu2mlx_V_keep_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_keep_V_1_load_B)) begin
        sbu2mlx_V_keep_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_last_V_1_load_A)) begin
        sbu2mlx_V_last_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_last_V_1_load_B)) begin
        sbu2mlx_V_last_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_user_V_1_load_A)) begin
        sbu2mlx_V_user_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_user_V_1_load_B)) begin
        sbu2mlx_V_user_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_data_V_1_load_A)) begin
        sbu2prt_cx_V_data_V_1_payload_A <= sbu2prt_cx_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_data_V_1_load_B)) begin
        sbu2prt_cx_V_data_V_1_payload_B <= sbu2prt_cx_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_id_V_1_load_A)) begin
        sbu2prt_cx_V_id_V_1_payload_A <= sbu2prt_cx_V_id_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_id_V_1_load_B)) begin
        sbu2prt_cx_V_id_V_1_payload_B <= sbu2prt_cx_V_id_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_keep_V_1_load_A)) begin
        sbu2prt_cx_V_keep_V_1_payload_A <= sbu2prt_cx_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_keep_V_1_load_B)) begin
        sbu2prt_cx_V_keep_V_1_payload_B <= sbu2prt_cx_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_last_V_1_load_A)) begin
        sbu2prt_cx_V_last_V_1_payload_A <= sbu2prt_cx_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_last_V_1_load_B)) begin
        sbu2prt_cx_V_last_V_1_payload_B <= sbu2prt_cx_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_user_V_1_load_A)) begin
        sbu2prt_cx_V_user_V_1_payload_A <= sbu2prt_cx_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_user_V_1_load_B)) begin
        sbu2prt_cx_V_user_V_1_payload_B <= sbu2prt_cx_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_data_V_1_load_A)) begin
        sbu2prt_nw_V_data_V_1_payload_A <= sbu2prt_nw_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_data_V_1_load_B)) begin
        sbu2prt_nw_V_data_V_1_payload_B <= sbu2prt_nw_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_id_V_1_load_A)) begin
        sbu2prt_nw_V_id_V_1_payload_A <= sbu2prt_nw_V_id_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_id_V_1_load_B)) begin
        sbu2prt_nw_V_id_V_1_payload_B <= sbu2prt_nw_V_id_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_keep_V_1_load_A)) begin
        sbu2prt_nw_V_keep_V_1_payload_A <= sbu2prt_nw_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_keep_V_1_load_B)) begin
        sbu2prt_nw_V_keep_V_1_payload_B <= sbu2prt_nw_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_last_V_1_load_A)) begin
        sbu2prt_nw_V_last_V_1_payload_A <= sbu2prt_nw_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_last_V_1_load_B)) begin
        sbu2prt_nw_V_last_V_1_payload_B <= sbu2prt_nw_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_user_V_1_load_A)) begin
        sbu2prt_nw_V_user_V_1_payload_A <= sbu2prt_nw_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_user_V_1_load_B)) begin
        sbu2prt_nw_V_user_V_1_payload_B <= sbu2prt_nw_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))))) begin
        streamSource_V <= val_assign_2_reg_1903;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == tmp_9_fu_2580_p2))) begin
        tmp_12_reg_3692[7 : 0] <= tmp_12_fu_2618_p1[7 : 0];
        tmp_13_reg_3716 <= tmp_13_fu_2624_p2;
        topics_exec_0_addr_reg_3706[7 : 0] <= tmp_12_fu_2618_p1[7 : 0];
        topics_exec_1_addr_reg_3711[7 : 0] <= tmp_12_fu_2618_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_36_reg_3725[8 : 1] <= tmp_36_fu_2668_p3[8 : 1];
        topics_avg_V_addr_reg_3775[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_count_V_addr_1_reg_3770[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_data_V_addr_reg_3760[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_exec_0_load_reg_3795 <= topics_exec_0_q0;
        topics_exec_1_load_reg_3801 <= topics_exec_1_q0;
        topics_exec_2_addr_1_reg_3807[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_exec_3_addr_1_reg_3812[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_max_V_addr_reg_3785[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_min_V_addr_reg_3780[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_sum_V_addr_reg_3790[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_tot_sub_V_add_1_reg_3765[7 : 0] <= tmp_12_reg_3692[7 : 0];
        topics_vld_addr_reg_3817[7 : 0] <= tmp_12_reg_3692[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState))))) begin
        tmp_3_reg_3570 <= grp_nbreadreq_fu_482_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2313_p2) & ~(ap_condition_1419 == 1'b1) & ~(1'b0 == init_load_reg_3525))) begin
        tmp_49_cast_reg_3550[9 : 1] <= tmp_49_cast_fu_2339_p1[9 : 1];
        tmp_reg_3537[8 : 0] <= tmp_fu_2325_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_54_cast_reg_3852[8 : 1] <= tmp_54_cast_fu_2708_p1[8 : 1];
        tmp_topic_vld_reg_3889 <= topics_vld_q0;
        topics_avg_V_load_reg_3869 <= topics_avg_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        tmp_69_reg_4128 <= val_assign_reg_1513[ap_const_lv32_1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        tmp_70_reg_4137 <= tmp_70_fu_3269_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
        tmp_71_reg_4161 <= val_assign_1_reg_1821[ap_const_lv32_1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & ~(1'b0 == mergeState_1_load_load_fu_3307_p1))) begin
        tmp_73_reg_4147 <= tmp_73_fu_3321_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))))) begin
        tmp_74_reg_4173 <= val_assign_2_reg_1903[ap_const_lv32_1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_tot_sub_V_reg_3822 <= topics_tot_sub_V_q0;
        topics_exec_2_load_reg_3840 <= topics_exec_2_q0;
        topics_exec_3_load_reg_3846 <= topics_exec_3_q0;
        topics_sub_ip_dest_V_3_reg_3830 <= topics_sub_ip_dest_V_q0;
        topics_sub_mac_V_loa_reg_3835 <= topics_sub_mac_V_q0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_CS_fsm_state33) & ~(ap_condition_3668 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & ~(ap_condition_3668 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        if ((ap_condition_1294 == 1'b1)) begin
            mergeState_flag_6_phi_fu_1792_p8 = p_mergeState_flag_3_fu_3279_p2;
        end else if ((ap_condition_1309 == 1'b1)) begin
            mergeState_flag_6_phi_fu_1792_p8 = mergeState_flag_s_fu_3300_p2;
        end else begin
            mergeState_flag_6_phi_fu_1792_p8 = mergeState_flag_6_reg_1789;
        end
    end else begin
        mergeState_flag_6_phi_fu_1792_p8 = mergeState_flag_6_reg_1789;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        if ((ap_condition_1294 == 1'b1)) begin
            mergeState_new_6_phi_fu_1809_p8 = not_tmp_last_V_s_fu_3286_p2;
        end else if ((ap_condition_1309 == 1'b1)) begin
            mergeState_new_6_phi_fu_1809_p8 = not_tmp_last_V_1_fu_3293_p2;
        end else begin
            mergeState_new_6_phi_fu_1809_p8 = mergeState_new_6_reg_1804;
        end
    end else begin
        mergeState_new_6_phi_fu_1809_p8 = mergeState_new_6_reg_1804;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == tmp_75_fu_3357_p1) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & (1'b0 == tmp_73_reg_4147) & ~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))))) begin
        merger_host_0_V_dat0_update = 1'b1;
    end else begin
        merger_host_0_V_dat0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & (1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & (1'b0 == reply))) & ~(ap_condition_1419 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (1'b0 == reply) & (1'b0 == tmp_8_fu_2417_p2)) | ((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (1'b0 == reply) & (1'b0 == tmp_7_fu_2433_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (1'b0 == reply) & (1'b0 == tmp_8_fu_2417_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (1'b0 == reply) & (1'b0 == tmp_7_fu_2433_p2))) & ~(ap_condition_1419 == 1'b1)))) begin
        merger_host_0_V_dat1_update = 1'b1;
    end else begin
        merger_host_0_V_dat1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~(1'b0 == tmp_75_fu_3357_p1) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~(1'b0 == tmp_73_reg_4147) & ~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))))) begin
        merger_host_1_V_dat0_update = 1'b1;
    end else begin
        merger_host_1_V_dat0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1))) & ~(ap_condition_1751 == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_1751 == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4))) & ~(ap_condition_1751 == 1'b1)))) begin
        merger_host_1_V_dat1_update = 1'b1;
    end else begin
        merger_host_1_V_dat1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1))) begin
        if ((ap_condition_1742 == 1'b1)) begin
            merger_host_1_V_dat_din = tmp_data_V_9_phi_fu_1494_p4;
        end else if ((ap_condition_1201 == 1'b1)) begin
            merger_host_1_V_dat_din = p_Val2_18_fu_3121_p5;
        end else if ((ap_condition_1720 == 1'b1)) begin
            merger_host_1_V_dat_din = prt_cx2sbu_TDATA;
        end else begin
            merger_host_1_V_dat_din = 'bx;
        end
    end else begin
        merger_host_1_V_dat_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584) & ~(ap_condition_1751 == 1'b1))) begin
        merger_network_0_V_1_din = tmp_keep_V_3_reg_3579;
    end else if (((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2)))) begin
        merger_network_0_V_1_din = prev_buff_keep_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1419 == 1'b1))) begin
        merger_network_0_V_1_din = prt_nw2sbu_TKEEP;
    end else begin
        merger_network_0_V_1_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584) & ~(ap_condition_1751 == 1'b1))) begin
        merger_network_0_V_2_din = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2)))) begin
        merger_network_0_V_2_din = prev_buff_last_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1419 == 1'b1))) begin
        merger_network_0_V_2_din = prt_nw2sbu_TLAST;
    end else begin
        merger_network_0_V_2_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584) & ~(ap_condition_1751 == 1'b1))) begin
        merger_network_0_V_3_din = tmp_id_V_3_reg_3588;
    end else if (((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2)))) begin
        merger_network_0_V_3_din = prev_buff_id_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1419 == 1'b1))) begin
        merger_network_0_V_3_din = prt_nw2sbu_TID;
    end else begin
        merger_network_0_V_3_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584) & ~(ap_condition_1751 == 1'b1))) begin
        merger_network_0_V_4_din = tmp_user_V_3_reg_3593;
    end else if (((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2)))) begin
        merger_network_0_V_4_din = prev_buff_user_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1419 == 1'b1))) begin
        merger_network_0_V_4_din = prt_nw2sbu_TUSER;
    end else begin
        merger_network_0_V_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == tmp_70_fu_3269_p1) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == tmp_68_reg_4121) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == streamSource_V_1_loc_1_reg_1707) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == tmp_72_fu_3339_p1) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))))) begin
        merger_network_0_V_s0_update = 1'b1;
    end else begin
        merger_network_0_V_s0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1419 == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))) | ((1'b1 == ap_CS_fsm_state22) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584) & ~(ap_condition_1751 == 1'b1)))) begin
        merger_network_0_V_s1_update = 1'b1;
    end else begin
        merger_network_0_V_s1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584) & ~(ap_condition_1751 == 1'b1))) begin
        merger_network_0_V_s_din = tmp_data_V_3_reg_1408;
    end else if (((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2)))) begin
        merger_network_0_V_s_din = prev_buff_data_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1419 == 1'b1))) begin
        merger_network_0_V_s_din = prt_nw2sbu_TDATA;
    end else begin
        merger_network_0_V_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~(1'b0 == tmp_70_fu_3269_p1) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~(1'b0 == tmp_68_reg_4121) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~(1'b0 == streamSource_V_1_loc_1_reg_1707) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~(1'b0 == tmp_72_fu_3339_p1) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))))) begin
        merger_network_1_V_s0_update = 1'b1;
    end else begin
        merger_network_1_V_s0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1))) & ~(ap_condition_1751 == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4))) & ~(ap_condition_1751 == 1'b1)))) begin
        merger_network_1_V_s1_update = 1'b1;
    end else begin
        merger_network_1_V_s1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & ~(ap_condition_1751 == 1'b1))) begin
        if ((ap_condition_1733 == 1'b1)) begin
            merger_network_1_V_s_din = tmp_data_V_9_phi_fu_1494_p4;
        end else if ((ap_condition_1709 == 1'b1)) begin
            merger_network_1_V_s_din = prt_cx2sbu_TDATA;
        end else begin
            merger_network_1_V_s_din = 'bx;
        end
    end else begin
        merger_network_1_V_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557)))) | ((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)))) | ((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1)))))) begin
        prt_cx2sbu_TDATA_blk_n = prt_cx2sbu_TVALID;
    end else begin
        prt_cx2sbu_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_1751 == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557))) & ~(ap_condition_1751 == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1))) & ~(ap_condition_1751 == 1'b1)))) begin
        prt_cx2sbu_TREADY = 1'b1;
    end else begin
        prt_cx2sbu_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2)))) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState)))) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState)))))) begin
        prt_nw2sbu_TDATA_blk_n = prt_nw2sbu_TVALID;
    end else begin
        prt_nw2sbu_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1419 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState))) & ~(ap_condition_1419 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2))) & ~(ap_condition_1419 == 1'b1)))) begin
        prt_nw2sbu_TREADY = 1'b1;
    end else begin
        prt_nw2sbu_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        if ((ap_condition_2107 == 1'b1)) begin
            reply_1_loc_phi_fu_1484_p4 = reply_1;
        end else if ((ap_condition_2090 == 1'b1)) begin
            reply_1_loc_phi_fu_1484_p4 = 1'b1;
        end else begin
            reply_1_loc_phi_fu_1484_p4 = 'bx;
        end
    end else begin
        reply_1_loc_phi_fu_1484_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_data_V_1_sel)) begin
        sbu2mlx_V_data_V_1_data_out = sbu2mlx_V_data_V_1_payload_B;
    end else begin
        sbu2mlx_V_data_V_1_data_out = sbu2mlx_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_id_V_1_sel)) begin
        sbu2mlx_V_id_V_1_data_out = sbu2mlx_V_id_V_1_payload_B;
    end else begin
        sbu2mlx_V_id_V_1_data_out = sbu2mlx_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_keep_V_1_sel)) begin
        sbu2mlx_V_keep_V_1_data_out = sbu2mlx_V_keep_V_1_payload_B;
    end else begin
        sbu2mlx_V_keep_V_1_data_out = sbu2mlx_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_last_V_1_sel)) begin
        sbu2mlx_V_last_V_1_data_out = sbu2mlx_V_last_V_1_payload_B;
    end else begin
        sbu2mlx_V_last_V_1_data_out = sbu2mlx_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_user_V_1_sel)) begin
        sbu2mlx_V_user_V_1_data_out = sbu2mlx_V_user_V_1_payload_B;
    end else begin
        sbu2mlx_V_user_V_1_data_out = sbu2mlx_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state30) & ~(1'b0 == mergeState_1_load_reg_4143) & ~(1'b0 == tmp_46_reg_1985)) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985)) | ((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4)) | ((1'b1 == ap_CS_fsm_state30) & (1'b0 == mergeState_1_load_reg_4143) & (1'b0 == tmp_74_reg_4173)))) begin
        sbu2prt_cx_TDATA_blk_n = sbu2prt_cx_V_data_V_1_state[1'b1];
    end else begin
        sbu2prt_cx_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~(ap_condition_2361 == 1'b1))) begin
        sbu2prt_cx_V_data_V_1_data_in = tmp_data_V_24_phi_fu_2047_p4;
    end else if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~(ap_condition_1835 == 1'b1))) begin
        sbu2prt_cx_V_data_V_1_data_in = tmp_data_V_27_phi_fu_1977_p4;
    end else begin
        sbu2prt_cx_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_data_V_1_sel)) begin
        sbu2prt_cx_V_data_V_1_data_out = sbu2prt_cx_V_data_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_data_V_1_data_out = sbu2prt_cx_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))))) begin
        sbu2prt_cx_V_data_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~(ap_condition_2361 == 1'b1))) begin
        sbu2prt_cx_V_id_V_1_data_in = tmp_id_V_24_phi_fu_2011_p4;
    end else if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~(ap_condition_1835 == 1'b1))) begin
        sbu2prt_cx_V_id_V_1_data_in = tmp_id_V_27_phi_fu_1941_p4;
    end else begin
        sbu2prt_cx_V_id_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_id_V_1_sel)) begin
        sbu2prt_cx_V_id_V_1_data_out = sbu2prt_cx_V_id_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_id_V_1_data_out = sbu2prt_cx_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))))) begin
        sbu2prt_cx_V_id_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~(ap_condition_2361 == 1'b1))) begin
        sbu2prt_cx_V_keep_V_1_data_in = tmp_keep_V_24_phi_fu_2035_p4;
    end else if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~(ap_condition_1835 == 1'b1))) begin
        sbu2prt_cx_V_keep_V_1_data_in = tmp_keep_V_27_phi_fu_1965_p4;
    end else begin
        sbu2prt_cx_V_keep_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_keep_V_1_sel)) begin
        sbu2prt_cx_V_keep_V_1_data_out = sbu2prt_cx_V_keep_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_keep_V_1_data_out = sbu2prt_cx_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))))) begin
        sbu2prt_cx_V_keep_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~(ap_condition_2361 == 1'b1))) begin
        sbu2prt_cx_V_last_V_1_data_in = tmp_last_V_23_phi_fu_2023_p4;
    end else if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~(ap_condition_1835 == 1'b1))) begin
        sbu2prt_cx_V_last_V_1_data_in = tmp_last_V_26_phi_fu_1953_p4;
    end else begin
        sbu2prt_cx_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_last_V_1_sel)) begin
        sbu2prt_cx_V_last_V_1_data_out = sbu2prt_cx_V_last_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_last_V_1_data_out = sbu2prt_cx_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))))) begin
        sbu2prt_cx_V_last_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~(ap_condition_2361 == 1'b1))) begin
        sbu2prt_cx_V_user_V_1_data_in = tmp_user_V_24_phi_fu_1999_p4;
    end else if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~(ap_condition_1835 == 1'b1))) begin
        sbu2prt_cx_V_user_V_1_data_in = tmp_user_V_27_phi_fu_1929_p4;
    end else begin
        sbu2prt_cx_V_user_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_user_V_1_sel)) begin
        sbu2prt_cx_V_user_V_1_data_out = sbu2prt_cx_V_user_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_user_V_1_data_out = sbu2prt_cx_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))))) begin
        sbu2prt_cx_V_user_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & ~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621)) | ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4)) | ((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4)) | ((1'b1 == ap_CS_fsm_state24) & (1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128)) | ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4)) | ((1'b1 == ap_CS_fsm_state27) & ((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657)))) | ((1'b1 == ap_CS_fsm_state27) & (((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657)))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4)))) begin
        sbu2prt_nw_TDATA_blk_n = sbu2prt_nw_V_data_V_1_state[1'b1];
    end else begin
        sbu2prt_nw_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~(ap_condition_1813 == 1'b1))) begin
        sbu2prt_nw_V_data_V_1_data_in = tmp_data_V_21_phi_fu_1895_p4;
    end else if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~(ap_condition_2258 == 1'b1))) begin
        sbu2prt_nw_V_data_V_1_data_in = tmp_data_V_18_phi_fu_1781_p4;
    end else if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~(ap_condition_2204 == 1'b1))) begin
        sbu2prt_nw_V_data_V_1_data_in = tmp_data_V_12_phi_fu_1685_p4;
    end else if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~(ap_condition_1771 == 1'b1))) begin
        sbu2prt_nw_V_data_V_1_data_in = tmp_data_V_15_phi_fu_1587_p4;
    end else begin
        sbu2prt_nw_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_data_V_1_sel)) begin
        sbu2prt_nw_V_data_V_1_data_out = sbu2prt_nw_V_data_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_data_V_1_data_out = sbu2prt_nw_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))))) begin
        sbu2prt_nw_V_data_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~(ap_condition_1813 == 1'b1))) begin
        sbu2prt_nw_V_id_V_1_data_in = tmp_id_V_21_phi_fu_1859_p4;
    end else if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~(ap_condition_2258 == 1'b1))) begin
        sbu2prt_nw_V_id_V_1_data_in = tmp_id_V_18_phi_fu_1745_p4;
    end else if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~(ap_condition_2204 == 1'b1))) begin
        sbu2prt_nw_V_id_V_1_data_in = tmp_id_V_12_phi_fu_1649_p4;
    end else if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~(ap_condition_1771 == 1'b1))) begin
        sbu2prt_nw_V_id_V_1_data_in = tmp_id_V_15_phi_fu_1551_p4;
    end else begin
        sbu2prt_nw_V_id_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_id_V_1_sel)) begin
        sbu2prt_nw_V_id_V_1_data_out = sbu2prt_nw_V_id_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_id_V_1_data_out = sbu2prt_nw_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))))) begin
        sbu2prt_nw_V_id_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~(ap_condition_1813 == 1'b1))) begin
        sbu2prt_nw_V_keep_V_1_data_in = tmp_keep_V_21_phi_fu_1883_p4;
    end else if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~(ap_condition_2258 == 1'b1))) begin
        sbu2prt_nw_V_keep_V_1_data_in = tmp_keep_V_18_phi_fu_1769_p4;
    end else if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~(ap_condition_2204 == 1'b1))) begin
        sbu2prt_nw_V_keep_V_1_data_in = tmp_keep_V_12_phi_fu_1673_p4;
    end else if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~(ap_condition_1771 == 1'b1))) begin
        sbu2prt_nw_V_keep_V_1_data_in = tmp_keep_V_15_phi_fu_1575_p4;
    end else begin
        sbu2prt_nw_V_keep_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_keep_V_1_sel)) begin
        sbu2prt_nw_V_keep_V_1_data_out = sbu2prt_nw_V_keep_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_keep_V_1_data_out = sbu2prt_nw_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))))) begin
        sbu2prt_nw_V_keep_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~(ap_condition_1813 == 1'b1))) begin
        sbu2prt_nw_V_last_V_1_data_in = tmp_last_V_20_phi_fu_1871_p4;
    end else if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~(ap_condition_2258 == 1'b1))) begin
        sbu2prt_nw_V_last_V_1_data_in = tmp_last_V_17_phi_fu_1757_p4;
    end else if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~(ap_condition_2204 == 1'b1))) begin
        sbu2prt_nw_V_last_V_1_data_in = tmp_last_V_11_phi_fu_1661_p4;
    end else if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~(ap_condition_1771 == 1'b1))) begin
        sbu2prt_nw_V_last_V_1_data_in = tmp_last_V_14_phi_fu_1563_p4;
    end else begin
        sbu2prt_nw_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_last_V_1_sel)) begin
        sbu2prt_nw_V_last_V_1_data_out = sbu2prt_nw_V_last_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_last_V_1_data_out = sbu2prt_nw_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))))) begin
        sbu2prt_nw_V_last_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~(ap_condition_1813 == 1'b1))) begin
        sbu2prt_nw_V_user_V_1_data_in = tmp_user_V_21_phi_fu_1847_p4;
    end else if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~(ap_condition_2258 == 1'b1))) begin
        sbu2prt_nw_V_user_V_1_data_in = tmp_user_V_18_phi_fu_1733_p4;
    end else if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~(ap_condition_2204 == 1'b1))) begin
        sbu2prt_nw_V_user_V_1_data_in = tmp_user_V_12_phi_fu_1637_p4;
    end else if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~(ap_condition_1771 == 1'b1))) begin
        sbu2prt_nw_V_user_V_1_data_in = tmp_user_V_15_phi_fu_1539_p4;
    end else begin
        sbu2prt_nw_V_user_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_user_V_1_sel)) begin
        sbu2prt_nw_V_user_V_1_data_out = sbu2prt_nw_V_user_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_user_V_1_data_out = sbu2prt_nw_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) | ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))))) begin
        sbu2prt_nw_V_user_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        if ((ap_condition_2107 == 1'b1)) begin
            storemerge_i8_phi_fu_1505_p4 = ap_const_lv2_2;
        end else if ((ap_condition_2090 == 1'b1)) begin
            storemerge_i8_phi_fu_1505_p4 = ap_const_lv2_1;
        end else begin
            storemerge_i8_phi_fu_1505_p4 = 'bx;
        end
    end else begin
        storemerge_i8_phi_fu_1505_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        if ((ap_condition_2213 == 1'b1)) begin
            streamSource_V_1_loc_phi_fu_1598_p8 = tmp_70_reg_4137;
        end else if ((ap_condition_2195 == 1'b1)) begin
            streamSource_V_1_loc_phi_fu_1598_p8 = tmp_68_reg_4121;
        end else begin
            streamSource_V_1_loc_phi_fu_1598_p8 = streamSource_V_1_loc_reg_1595;
        end
    end else begin
        streamSource_V_1_loc_phi_fu_1598_p8 = streamSource_V_1_loc_reg_1595;
    end
end

always @ (*) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_25_phi_fu_1439_p6 = tmp_topic_tot_sub_V_reg_3822;
    end else begin
        tmp_25_phi_fu_1439_p6 = tmp_25_reg_1436;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((1'b0 == tmp_68_reg_4121)) begin
            tmp_35_phi_fu_1624_p4 = grp_nbreadreq_fu_599_p7;
        end else if (~(1'b0 == tmp_68_reg_4121)) begin
            tmp_35_phi_fu_1624_p4 = grp_nbreadreq_fu_610_p7;
        end else begin
            tmp_35_phi_fu_1624_p4 = 'bx;
        end
    end else begin
        tmp_35_phi_fu_1624_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3))) begin
        if ((1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_38_phi_fu_1527_p4 = grp_nbreadreq_fu_599_p7;
        end else if (~(1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_38_phi_fu_1527_p4 = grp_nbreadreq_fu_610_p7;
        end else begin
            tmp_38_phi_fu_1527_p4 = 'bx;
        end
    end else begin
        tmp_38_phi_fu_1527_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        if ((1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_41_phi_fu_1720_p4 = grp_nbreadreq_fu_599_p7;
        end else if (~(1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_41_phi_fu_1720_p4 = grp_nbreadreq_fu_610_p7;
        end else begin
            tmp_41_phi_fu_1720_p4 = 'bx;
        end
    end else begin
        tmp_41_phi_fu_1720_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3))) begin
        if ((1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_43_phi_fu_1835_p4 = grp_nbreadreq_fu_599_p7;
        end else if (~(1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_43_phi_fu_1835_p4 = grp_nbreadreq_fu_610_p7;
        end else begin
            tmp_43_phi_fu_1835_p4 = 'bx;
        end
    end else begin
        tmp_43_phi_fu_1835_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3))) begin
        if ((1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_48_phi_fu_1917_p4 = grp_nbreadreq_fu_658_p7;
        end else if (~(1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_48_phi_fu_1917_p4 = grp_nbreadreq_fu_669_p7;
        end else begin
            tmp_48_phi_fu_1917_p4 = 'bx;
        end
    end else begin
        tmp_48_phi_fu_1917_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4))) begin
        if (~(1'b0 == tmp_68_reg_4121)) begin
            tmp_data_V_12_phi_fu_1685_p4 = merger_network_1_V_s_dout;
        end else if ((1'b0 == tmp_68_reg_4121)) begin
            tmp_data_V_12_phi_fu_1685_p4 = merger_network_0_V_s_dout;
        end else begin
            tmp_data_V_12_phi_fu_1685_p4 = 'bx;
        end
    end else begin
        tmp_data_V_12_phi_fu_1685_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1256 == 1'b1)) begin
        if (~(1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_data_V_15_phi_fu_1587_p4 = merger_network_1_V_s_dout;
        end else if ((1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_data_V_15_phi_fu_1587_p4 = merger_network_0_V_s_dout;
        end else begin
            tmp_data_V_15_phi_fu_1587_p4 = 'bx;
        end
    end else begin
        tmp_data_V_15_phi_fu_1587_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4))) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_data_V_18_phi_fu_1781_p4 = merger_network_1_V_s_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_data_V_18_phi_fu_1781_p4 = merger_network_0_V_s_dout;
        end else begin
            tmp_data_V_18_phi_fu_1781_p4 = 'bx;
        end
    end else begin
        tmp_data_V_18_phi_fu_1781_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1324 == 1'b1)) begin
        if (~(1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_data_V_21_phi_fu_1895_p4 = merger_network_1_V_s_dout;
        end else if ((1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_data_V_21_phi_fu_1895_p4 = merger_network_0_V_s_dout;
        end else begin
            tmp_data_V_21_phi_fu_1895_p4 = 'bx;
        end
    end else begin
        tmp_data_V_21_phi_fu_1895_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985))) begin
        if (~(1'b0 == tmp_73_reg_4147)) begin
            tmp_data_V_24_phi_fu_2047_p4 = merger_host_1_V_dat_dout;
        end else if ((1'b0 == tmp_73_reg_4147)) begin
            tmp_data_V_24_phi_fu_2047_p4 = merger_host_0_V_dat_dout;
        end else begin
            tmp_data_V_24_phi_fu_2047_p4 = 'bx;
        end
    end else begin
        tmp_data_V_24_phi_fu_2047_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1364 == 1'b1)) begin
        if (~(1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_data_V_27_phi_fu_1977_p4 = merger_host_1_V_dat_dout;
        end else if ((1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_data_V_27_phi_fu_1977_p4 = merger_host_0_V_dat_dout;
        end else begin
            tmp_data_V_27_phi_fu_1977_p4 = 'bx;
        end
    end else begin
        tmp_data_V_27_phi_fu_1977_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        if ((ap_condition_2107 == 1'b1)) begin
            tmp_data_V_9_phi_fu_1494_p4 = prt_cx2sbu_TDATA;
        end else if ((ap_condition_2090 == 1'b1)) begin
            tmp_data_V_9_phi_fu_1494_p4 = p_Result_22_fu_3218_p5;
        end else begin
            tmp_data_V_9_phi_fu_1494_p4 = 'bx;
        end
    end else begin
        tmp_data_V_9_phi_fu_1494_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4))) begin
        if (~(1'b0 == tmp_68_reg_4121)) begin
            tmp_id_V_12_phi_fu_1649_p4 = merger_network_1_V_3_dout;
        end else if ((1'b0 == tmp_68_reg_4121)) begin
            tmp_id_V_12_phi_fu_1649_p4 = merger_network_0_V_3_dout;
        end else begin
            tmp_id_V_12_phi_fu_1649_p4 = 'bx;
        end
    end else begin
        tmp_id_V_12_phi_fu_1649_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1256 == 1'b1)) begin
        if (~(1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_id_V_15_phi_fu_1551_p4 = merger_network_1_V_3_dout;
        end else if ((1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_id_V_15_phi_fu_1551_p4 = merger_network_0_V_3_dout;
        end else begin
            tmp_id_V_15_phi_fu_1551_p4 = 'bx;
        end
    end else begin
        tmp_id_V_15_phi_fu_1551_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4))) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_id_V_18_phi_fu_1745_p4 = merger_network_1_V_3_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_id_V_18_phi_fu_1745_p4 = merger_network_0_V_3_dout;
        end else begin
            tmp_id_V_18_phi_fu_1745_p4 = 'bx;
        end
    end else begin
        tmp_id_V_18_phi_fu_1745_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1324 == 1'b1)) begin
        if (~(1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_id_V_21_phi_fu_1859_p4 = merger_network_1_V_3_dout;
        end else if ((1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_id_V_21_phi_fu_1859_p4 = merger_network_0_V_3_dout;
        end else begin
            tmp_id_V_21_phi_fu_1859_p4 = 'bx;
        end
    end else begin
        tmp_id_V_21_phi_fu_1859_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985))) begin
        if (~(1'b0 == tmp_73_reg_4147)) begin
            tmp_id_V_24_phi_fu_2011_p4 = merger_host_1_V_id_s_dout;
        end else if ((1'b0 == tmp_73_reg_4147)) begin
            tmp_id_V_24_phi_fu_2011_p4 = merger_host_0_V_id_s_dout;
        end else begin
            tmp_id_V_24_phi_fu_2011_p4 = 'bx;
        end
    end else begin
        tmp_id_V_24_phi_fu_2011_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1364 == 1'b1)) begin
        if (~(1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_id_V_27_phi_fu_1941_p4 = merger_host_1_V_id_s_dout;
        end else if ((1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_id_V_27_phi_fu_1941_p4 = merger_host_0_V_id_s_dout;
        end else begin
            tmp_id_V_27_phi_fu_1941_p4 = 'bx;
        end
    end else begin
        tmp_id_V_27_phi_fu_1941_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4))) begin
        if (~(1'b0 == tmp_68_reg_4121)) begin
            tmp_keep_V_12_phi_fu_1673_p4 = merger_network_1_V_1_dout;
        end else if ((1'b0 == tmp_68_reg_4121)) begin
            tmp_keep_V_12_phi_fu_1673_p4 = merger_network_0_V_1_dout;
        end else begin
            tmp_keep_V_12_phi_fu_1673_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_12_phi_fu_1673_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1256 == 1'b1)) begin
        if (~(1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_keep_V_15_phi_fu_1575_p4 = merger_network_1_V_1_dout;
        end else if ((1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_keep_V_15_phi_fu_1575_p4 = merger_network_0_V_1_dout;
        end else begin
            tmp_keep_V_15_phi_fu_1575_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_15_phi_fu_1575_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4))) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_keep_V_18_phi_fu_1769_p4 = merger_network_1_V_1_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_keep_V_18_phi_fu_1769_p4 = merger_network_0_V_1_dout;
        end else begin
            tmp_keep_V_18_phi_fu_1769_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_18_phi_fu_1769_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1324 == 1'b1)) begin
        if (~(1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_keep_V_21_phi_fu_1883_p4 = merger_network_1_V_1_dout;
        end else if ((1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_keep_V_21_phi_fu_1883_p4 = merger_network_0_V_1_dout;
        end else begin
            tmp_keep_V_21_phi_fu_1883_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_21_phi_fu_1883_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985))) begin
        if (~(1'b0 == tmp_73_reg_4147)) begin
            tmp_keep_V_24_phi_fu_2035_p4 = merger_host_1_V_kee_dout;
        end else if ((1'b0 == tmp_73_reg_4147)) begin
            tmp_keep_V_24_phi_fu_2035_p4 = merger_host_0_V_kee_dout;
        end else begin
            tmp_keep_V_24_phi_fu_2035_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_24_phi_fu_2035_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1364 == 1'b1)) begin
        if (~(1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_keep_V_27_phi_fu_1965_p4 = merger_host_1_V_kee_dout;
        end else if ((1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_keep_V_27_phi_fu_1965_p4 = merger_host_0_V_kee_dout;
        end else begin
            tmp_keep_V_27_phi_fu_1965_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_27_phi_fu_1965_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4))) begin
        if (~(1'b0 == tmp_68_reg_4121)) begin
            tmp_last_V_11_phi_fu_1661_p4 = merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_68_reg_4121)) begin
            tmp_last_V_11_phi_fu_1661_p4 = merger_network_0_V_2_dout;
        end else begin
            tmp_last_V_11_phi_fu_1661_p4 = 'bx;
        end
    end else begin
        tmp_last_V_11_phi_fu_1661_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1256 == 1'b1)) begin
        if (~(1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_last_V_14_phi_fu_1563_p4 = merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_last_V_14_phi_fu_1563_p4 = merger_network_0_V_2_dout;
        end else begin
            tmp_last_V_14_phi_fu_1563_p4 = 'bx;
        end
    end else begin
        tmp_last_V_14_phi_fu_1563_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4))) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_last_V_17_phi_fu_1757_p4 = merger_network_1_V_2_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_last_V_17_phi_fu_1757_p4 = merger_network_0_V_2_dout;
        end else begin
            tmp_last_V_17_phi_fu_1757_p4 = 'bx;
        end
    end else begin
        tmp_last_V_17_phi_fu_1757_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1324 == 1'b1)) begin
        if (~(1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_last_V_20_phi_fu_1871_p4 = merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_last_V_20_phi_fu_1871_p4 = merger_network_0_V_2_dout;
        end else begin
            tmp_last_V_20_phi_fu_1871_p4 = 'bx;
        end
    end else begin
        tmp_last_V_20_phi_fu_1871_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985))) begin
        if (~(1'b0 == tmp_73_reg_4147)) begin
            tmp_last_V_23_phi_fu_2023_p4 = merger_host_1_V_las_dout;
        end else if ((1'b0 == tmp_73_reg_4147)) begin
            tmp_last_V_23_phi_fu_2023_p4 = merger_host_0_V_las_dout;
        end else begin
            tmp_last_V_23_phi_fu_2023_p4 = 'bx;
        end
    end else begin
        tmp_last_V_23_phi_fu_2023_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1364 == 1'b1)) begin
        if (~(1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_last_V_26_phi_fu_1953_p4 = merger_host_1_V_las_dout;
        end else if ((1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_last_V_26_phi_fu_1953_p4 = merger_host_0_V_las_dout;
        end else begin
            tmp_last_V_26_phi_fu_1953_p4 = 'bx;
        end
    end else begin
        tmp_last_V_26_phi_fu_1953_p4 = 'bx;
    end
end

always @ (*) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_topic_0_2_phi_fu_1348_p6 = p_Val2_20_reg_4006;
    end else begin
        tmp_topic_0_2_phi_fu_1348_p6 = tmp_topic_0_2_reg_1345;
    end
end

always @ (*) begin
    if ((~(1'b0 == tmp_13_reg_3716) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))) begin
        tmp_topic_2_2_phi_fu_1360_p6 = t_V_3_reg_3999;
    end else begin
        tmp_topic_2_2_phi_fu_1360_p6 = tmp_topic_2_2_reg_1357;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_exec_address0 = tmp_18_fu_2837_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_exec_address0 = ap_const_lv64_2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_exec_address0 = ap_const_lv64_0;
    end else begin
        tmp_topic_exec_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_exec_address1 = ap_const_lv64_3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_exec_address1 = ap_const_lv64_1;
    end else begin
        tmp_topic_exec_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        tmp_topic_exec_ce0 = 1'b1;
    end else begin
        tmp_topic_exec_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        tmp_topic_exec_ce1 = 1'b1;
    end else begin
        tmp_topic_exec_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_exec_d0 = topics_exec_2_load_reg_3840;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_exec_d0 = extLd_fu_2700_p1;
    end else begin
        tmp_topic_exec_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_exec_d1 = topics_exec_3_load_reg_3846;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_exec_d1 = extLd1_fu_2704_p1;
    end else begin
        tmp_topic_exec_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        tmp_topic_exec_we0 = 1'b1;
    end else begin
        tmp_topic_exec_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        tmp_topic_exec_we1 = 1'b1;
    end else begin
        tmp_topic_exec_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_des_address0 = tmp_16_fu_2711_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_ip_des_address0 = ap_const_lv64_0;
    end else begin
        tmp_topic_sub_ip_des_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_topic_sub_ip_des_address1 = p_i0_0_i_i_cast_fu_2987_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_ip_des_address1 = ap_const_lv64_1;
    end else begin
        tmp_topic_sub_ip_des_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        tmp_topic_sub_ip_des_ce0 = 1'b1;
    end else begin
        tmp_topic_sub_ip_des_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16))) begin
        tmp_topic_sub_ip_des_ce1 = 1'b1;
    end else begin
        tmp_topic_sub_ip_des_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_des_d0 = {{prev_buff_data_V[ap_const_lv32_2F : ap_const_lv32_10]}};
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_ip_des_d0 = topics_sub_ip_dest_V_q0;
    end else begin
        tmp_topic_sub_ip_des_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716)))) begin
        tmp_topic_sub_ip_des_we0 = 1'b1;
    end else begin
        tmp_topic_sub_ip_des_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_ip_des_we1 = 1'b1;
    end else begin
        tmp_topic_sub_ip_des_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_src_address0 = tmp_16_fu_2711_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_ip_src_address0 = ap_const_lv64_0;
    end else begin
        tmp_topic_sub_ip_src_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_topic_sub_ip_src_address1 = p_i01_0_i_i_cast_fu_3018_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_ip_src_address1 = ap_const_lv64_1;
    end else begin
        tmp_topic_sub_ip_src_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        tmp_topic_sub_ip_src_ce0 = 1'b1;
    end else begin
        tmp_topic_sub_ip_src_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state18))) begin
        tmp_topic_sub_ip_src_ce1 = 1'b1;
    end else begin
        tmp_topic_sub_ip_src_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_src_d0 = ap_const_lv32_C0A80102;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_ip_src_d0 = topics_sub_ip_src_V_q0;
    end else begin
        tmp_topic_sub_ip_src_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716)))) begin
        tmp_topic_sub_ip_src_we0 = 1'b1;
    end else begin
        tmp_topic_sub_ip_src_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_ip_src_we1 = 1'b1;
    end else begin
        tmp_topic_sub_ip_src_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_mac_V_address0 = tmp_16_fu_2711_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_mac_V_address0 = ap_const_lv64_0;
    end else begin
        tmp_topic_sub_mac_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_topic_sub_mac_V_address1 = p_i02_0_i_i_cast_fu_3049_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_mac_V_address1 = ap_const_lv64_1;
    end else begin
        tmp_topic_sub_mac_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13))) begin
        tmp_topic_sub_mac_V_ce0 = 1'b1;
    end else begin
        tmp_topic_sub_mac_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        tmp_topic_sub_mac_V_ce1 = 1'b1;
    end else begin
        tmp_topic_sub_mac_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_mac_V_d0 = {{prev_buff_data_V[ap_const_lv32_FF : ap_const_lv32_D0]}};
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_mac_V_d0 = topics_sub_mac_V_q0;
    end else begin
        tmp_topic_sub_mac_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state13) & (1'b0 == tmp_13_reg_3716)))) begin
        tmp_topic_sub_mac_V_we0 = 1'b1;
    end else begin
        tmp_topic_sub_mac_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_sub_mac_V_we1 = 1'b1;
    end else begin
        tmp_topic_sub_mac_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4))) begin
        if (~(1'b0 == tmp_68_reg_4121)) begin
            tmp_user_V_12_phi_fu_1637_p4 = merger_network_1_V_4_dout;
        end else if ((1'b0 == tmp_68_reg_4121)) begin
            tmp_user_V_12_phi_fu_1637_p4 = merger_network_0_V_4_dout;
        end else begin
            tmp_user_V_12_phi_fu_1637_p4 = 'bx;
        end
    end else begin
        tmp_user_V_12_phi_fu_1637_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1256 == 1'b1)) begin
        if (~(1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_user_V_15_phi_fu_1539_p4 = merger_network_1_V_4_dout;
        end else if ((1'b0 == tmp_70_fu_3269_p1)) begin
            tmp_user_V_15_phi_fu_1539_p4 = merger_network_0_V_4_dout;
        end else begin
            tmp_user_V_15_phi_fu_1539_p4 = 'bx;
        end
    end else begin
        tmp_user_V_15_phi_fu_1539_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4))) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_user_V_18_phi_fu_1733_p4 = merger_network_1_V_4_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1707)) begin
            tmp_user_V_18_phi_fu_1733_p4 = merger_network_0_V_4_dout;
        end else begin
            tmp_user_V_18_phi_fu_1733_p4 = 'bx;
        end
    end else begin
        tmp_user_V_18_phi_fu_1733_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1324 == 1'b1)) begin
        if (~(1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_user_V_21_phi_fu_1847_p4 = merger_network_1_V_4_dout;
        end else if ((1'b0 == tmp_72_fu_3339_p1)) begin
            tmp_user_V_21_phi_fu_1847_p4 = merger_network_0_V_4_dout;
        end else begin
            tmp_user_V_21_phi_fu_1847_p4 = 'bx;
        end
    end else begin
        tmp_user_V_21_phi_fu_1847_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985))) begin
        if (~(1'b0 == tmp_73_reg_4147)) begin
            tmp_user_V_24_phi_fu_1999_p4 = merger_host_1_V_use_dout;
        end else if ((1'b0 == tmp_73_reg_4147)) begin
            tmp_user_V_24_phi_fu_1999_p4 = merger_host_0_V_use_dout;
        end else begin
            tmp_user_V_24_phi_fu_1999_p4 = 'bx;
        end
    end else begin
        tmp_user_V_24_phi_fu_1999_p4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_1364 == 1'b1)) begin
        if (~(1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_user_V_27_phi_fu_1929_p4 = merger_host_1_V_use_dout;
        end else if ((1'b0 == tmp_75_fu_3357_p1)) begin
            tmp_user_V_27_phi_fu_1929_p4 = merger_host_0_V_use_dout;
        end else begin
            tmp_user_V_27_phi_fu_1929_p4 = 'bx;
        end
    end else begin
        tmp_user_V_27_phi_fu_1929_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state20))) begin
        topics_avg_V_address0 = topics_avg_V_addr_reg_3775;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_avg_V_address0 = tmp_reg_3537;
    end else begin
        topics_avg_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_avg_V_ce0 = 1'b1;
    end else begin
        topics_avg_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_avg_V_d0 = topics_avg_V_load_reg_3869;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_avg_V_d0 = ap_const_lv2_0;
    end else begin
        topics_avg_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_avg_V_we0 = 1'b1;
    end else begin
        topics_avg_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15))) begin
        topics_count_V_address0 = topics_count_V_addr_1_reg_3770;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_count_V_address0 = tmp_fu_2325_p1;
    end else begin
        topics_count_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1)) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15))) begin
        topics_count_V_ce0 = 1'b1;
    end else begin
        topics_count_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        topics_count_V_d0 = tmp_topic_2_2_phi_fu_1360_p6;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_count_V_d0 = ap_const_lv16_0;
    end else begin
        topics_count_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2313_p2) & ~(ap_condition_1419 == 1'b1) & ~(1'b0 == init_load_reg_3525)) | ((1'b1 == ap_CS_fsm_state15) & ((1'b0 == tmp_13_reg_3716) | ~(1'b0 == tmp_66_reg_4019) | ((ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972)))))) begin
        topics_count_V_we0 = 1'b1;
    end else begin
        topics_count_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15))) begin
        topics_data_V_ce0 = 1'b1;
    end else begin
        topics_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((1'b0 == tmp_13_reg_3716) | ~(1'b0 == tmp_66_reg_4019) | ((ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972))))) begin
        topics_data_V_we0 = 1'b1;
    end else begin
        topics_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_exec_0_address0 = topics_exec_0_addr_reg_3706;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        topics_exec_0_address0 = tmp_12_fu_2618_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_0_address0 = tmp_reg_3537;
    end else begin
        topics_exec_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_exec_0_ce0 = 1'b1;
    end else begin
        topics_exec_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_exec_0_d0 = topics_exec_0_load_reg_3795;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_0_d0 = ap_const_lv2_0;
    end else begin
        topics_exec_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_exec_0_we0 = 1'b1;
    end else begin
        topics_exec_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_exec_1_address0 = topics_exec_1_addr_reg_3711;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        topics_exec_1_address0 = tmp_12_fu_2618_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_1_address0 = tmp_reg_3537;
    end else begin
        topics_exec_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_exec_1_ce0 = 1'b1;
    end else begin
        topics_exec_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_exec_1_d0 = topics_exec_1_load_reg_3801;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_1_d0 = ap_const_lv2_1;
    end else begin
        topics_exec_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_exec_1_we0 = 1'b1;
    end else begin
        topics_exec_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_exec_2_address0 = topics_exec_2_addr_1_reg_3807;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_exec_2_address0 = tmp_12_reg_3692;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_2_address0 = tmp_reg_3537;
    end else begin
        topics_exec_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_exec_2_ce0 = 1'b1;
    end else begin
        topics_exec_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_exec_2_d0 = topics_exec_2_load_reg_3840;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_2_d0 = ap_const_lv3_3;
    end else begin
        topics_exec_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_exec_2_we0 = 1'b1;
    end else begin
        topics_exec_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_exec_3_address0 = topics_exec_3_addr_1_reg_3812;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_exec_3_address0 = tmp_12_reg_3692;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_3_address0 = tmp_reg_3537;
    end else begin
        topics_exec_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_exec_3_ce0 = 1'b1;
    end else begin
        topics_exec_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_exec_3_d0 = topics_exec_3_load_reg_3846;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_3_d0 = ap_const_lv3_5;
    end else begin
        topics_exec_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_exec_3_we0 = 1'b1;
    end else begin
        topics_exec_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state20))) begin
        topics_max_V_address0 = topics_max_V_addr_reg_3785;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_max_V_address0 = tmp_reg_3537;
    end else begin
        topics_max_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_max_V_ce0 = 1'b1;
    end else begin
        topics_max_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_max_V_d0 = tmp_topic_8_3_reg_1382;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_max_V_d0 = ap_const_lv16_0;
    end else begin
        topics_max_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_max_V_we0 = 1'b1;
    end else begin
        topics_max_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state20))) begin
        topics_min_V_address0 = topics_min_V_addr_reg_3780;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_min_V_address0 = tmp_reg_3537;
    end else begin
        topics_min_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_min_V_ce0 = 1'b1;
    end else begin
        topics_min_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_min_V_d0 = tmp_topic_7_3_reg_1369;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_min_V_d0 = ap_const_lv16_FDE8;
    end else begin
        topics_min_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_min_V_we0 = 1'b1;
    end else begin
        topics_min_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_sub_ip_dest_V_address0 = tmp_53_fu_2676_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        topics_sub_ip_dest_V_address0 = topics_sub_ip_dest_V_reg_3620;
    end else begin
        topics_sub_ip_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        topics_sub_ip_dest_V_address1 = topics_sub_ip_dest_V_5_reg_4036;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_sub_ip_dest_V_address1 = tmp_55_fu_2689_p3;
    end else begin
        topics_sub_ip_dest_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4))) begin
        topics_sub_ip_dest_V_ce0 = 1'b1;
    end else begin
        topics_sub_ip_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state17))) begin
        topics_sub_ip_dest_V_ce1 = 1'b1;
    end else begin
        topics_sub_ip_dest_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        topics_sub_ip_dest_V_we0 = 1'b1;
    end else begin
        topics_sub_ip_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        topics_sub_ip_dest_V_we1 = 1'b1;
    end else begin
        topics_sub_ip_dest_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_sub_ip_src_V_address0 = tmp_53_fu_2676_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        topics_sub_ip_src_V_address0 = topics_sub_ip_src_V_s_reg_3638;
    end else begin
        topics_sub_ip_src_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        topics_sub_ip_src_V_address1 = topics_sub_ip_src_V_5_reg_4054;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_sub_ip_src_V_address1 = tmp_55_fu_2689_p3;
    end else begin
        topics_sub_ip_src_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        topics_sub_ip_src_V_ce0 = 1'b1;
    end else begin
        topics_sub_ip_src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state19))) begin
        topics_sub_ip_src_V_ce1 = 1'b1;
    end else begin
        topics_sub_ip_src_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        topics_sub_ip_src_V_we0 = 1'b1;
    end else begin
        topics_sub_ip_src_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        topics_sub_ip_src_V_we1 = 1'b1;
    end else begin
        topics_sub_ip_src_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_sub_mac_V_address0 = tmp_53_fu_2676_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        topics_sub_mac_V_address0 = topics_sub_mac_V_add_reg_3656;
    end else begin
        topics_sub_mac_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        topics_sub_mac_V_address1 = topics_sub_mac_V_add_3_reg_4072;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_sub_mac_V_address1 = tmp_55_fu_2689_p3;
    end else begin
        topics_sub_mac_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        topics_sub_mac_V_ce0 = 1'b1;
    end else begin
        topics_sub_mac_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state21))) begin
        topics_sub_mac_V_ce1 = 1'b1;
    end else begin
        topics_sub_mac_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        topics_sub_mac_V_we0 = 1'b1;
    end else begin
        topics_sub_mac_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        topics_sub_mac_V_we1 = 1'b1;
    end else begin
        topics_sub_mac_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state20))) begin
        topics_sum_V_address0 = topics_sum_V_addr_reg_3790;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_sum_V_address0 = tmp_reg_3537;
    end else begin
        topics_sum_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_sum_V_ce0 = 1'b1;
    end else begin
        topics_sum_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_sum_V_d0 = tmp_topic_9_2_reg_1395;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_sum_V_d0 = ap_const_lv32_0;
    end else begin
        topics_sum_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_sum_V_we0 = 1'b1;
    end else begin
        topics_sum_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        topics_tot_sub_V_address0 = topics_tot_sub_V_add_1_reg_3765;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_tot_sub_V_address0 = tmp_12_reg_3692;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_tot_sub_V_address0 = tmp_fu_2325_p1;
    end else begin
        topics_tot_sub_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1419 == 1'b1)) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state15))) begin
        topics_tot_sub_V_ce0 = 1'b1;
    end else begin
        topics_tot_sub_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        topics_tot_sub_V_d0 = tmp_25_phi_fu_1439_p6;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_tot_sub_V_d0 = ap_const_lv3_0;
    end else begin
        topics_tot_sub_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2313_p2) & ~(ap_condition_1419 == 1'b1) & ~(1'b0 == init_load_reg_3525)) | ((1'b1 == ap_CS_fsm_state15) & ((1'b0 == tmp_13_reg_3716) | ~(1'b0 == tmp_66_reg_4019) | ((ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972)))))) begin
        topics_tot_sub_V_we0 = 1'b1;
    end else begin
        topics_tot_sub_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state20))) begin
        topics_vld_address0 = topics_vld_addr_reg_3817;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_vld_address0 = tmp_reg_3537;
    end else begin
        topics_vld_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state20) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_vld_ce0 = 1'b1;
    end else begin
        topics_vld_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        topics_vld_d0 = tmp_24_reg_1421;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_vld_d0 = 1'b0;
    end else begin
        topics_vld_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_5_fu_2568_p2)) | ((1'b1 == ap_CS_fsm_state20) & ~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2))))) begin
        topics_vld_we0 = 1'b1;
    end else begin
        topics_vld_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tpc_sub_ip_dest_V_ce0 = 1'b1;
    end else begin
        tpc_sub_ip_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tpc_sub_ip_src_V_ce0 = 1'b1;
    end else begin
        tpc_sub_ip_src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tpc_sub_mac_V_ce0 = 1'b1;
    end else begin
        tpc_sub_mac_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1419 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~(ap_condition_1419 == 1'b1) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == exitcond_i_fu_2313_p2)) | ((1'b0 == init_load_reg_3525) & (ap_const_lv2_2 == DetectState)) | (~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState)) | ((1'b0 == init_load_reg_3525) & (ap_const_lv2_3 == DetectState_load_load_fu_2349_p1)) | ((1'b0 == init_load_reg_3525) & (1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_3 == DetectState_load_load_fu_2349_p1)) | ((1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState))))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((1'b0 == exitcond_i_fu_2313_p2) & ~(ap_condition_1419 == 1'b1) & ~(1'b0 == init_load_reg_3525))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (~(1'b0 == tmp_2_fu_2506_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (~(1'b0 == tmp_6_fu_2537_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state7 : begin
            if (~(1'b0 == tmp_5_fu_2568_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if ((1'b0 == tmp_9_fu_2580_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (~(1'b0 == tmp_13_reg_3716)) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == tmp_13_reg_3716) | ~(1'b0 == tmp_66_reg_4019) | ((ap_const_lv3_0 == tmp_topic_exec_q0) & ~(1'b0 == tmp_15_reg_3972)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state16 : begin
            if (~(1'b0 == tmp_27_fu_3006_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state18 : begin
            if (~(1'b0 == tmp_28_fu_3037_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state20 : begin
            if ((~(1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((1'b0 == tmp_30_fu_3068_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_30_fu_3068_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            if ((~(ap_condition_1751 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_2 == DetectState_load_reg_3557) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_3 == DetectState_load_reg_3557) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1) & ~(1'b0 == mergeState_load_load_fu_3243_p1))))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if ((~(ap_condition_1751 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == mergeState_load_load_fu_3243_p1)) | ((ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == mergeState_load_load_fu_3243_p1) & (ap_const_lv2_3 == DetectState_1_load_load_fu_3100_p1))))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if ((~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & (~(1'b0 == tmp_38_phi_fu_1527_p4) | ~(1'b0 == tmp_69_fu_3255_p3)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((1'b0 == tmp_69_fu_3255_p3) & (1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if ((~(((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & (((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128)) | ((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_last_V_11_reg_1657))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if ((~(((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & ((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_last_V_11_reg_1657))))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & ~(1'b0 == mergeState_1_load_load_fu_3307_p1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if ((~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & (1'b0 == mergeState_1_load_load_fu_3307_p1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if ((~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & (~(1'b0 == tmp_43_phi_fu_1835_p4) | ~(1'b0 == tmp_71_fu_3325_p3)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((1'b0 == tmp_71_fu_3325_p3) & (1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if ((~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))) & (~(1'b0 == tmp_48_phi_fu_1917_p4) | ~(1'b0 == tmp_74_fu_3349_p3)))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((1'b0 == tmp_74_fu_3349_p3) & (1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (~(((1'b0 == mergeState_1_load_reg_4143) & (1'b0 == tmp_74_reg_4173) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_1_load_reg_4143) & ~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (~(1'b0 == grp_axi_stream_pass_alt_fu_2055_ap_done)) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (~(ap_condition_3668 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DetectState_1_load_load_fu_3100_p1 = DetectState_1;

assign DetectState_load_load_fu_2349_p1 = DetectState;

assign Lo_assign_fu_2586_p2 = ($signed(ap_const_lv8_F9) + $signed(p_0584_0_i_reg_1311));

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state10 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state14 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state15 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_state16 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_state17 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_state18 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_state19 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state20 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_state21 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_state22 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_state23 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_state24 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_state25 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_state26 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_state27 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_state28 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_state29 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state30 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_state31 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_state32 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_state33 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_8];

always @ (*) begin
    ap_condition_1201 = (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)));
end

always @ (*) begin
    ap_condition_1256 = ((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4));
end

always @ (*) begin
    ap_condition_1287 = ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_last_V_14_reg_1559));
end

always @ (*) begin
    ap_condition_1294 = ((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657)));
end

always @ (*) begin
    ap_condition_1307 = (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_last_V_11_reg_1657));
end

always @ (*) begin
    ap_condition_1309 = (((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657)));
end

always @ (*) begin
    ap_condition_1324 = ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4));
end

always @ (*) begin
    ap_condition_1364 = ((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4));
end

always @ (*) begin
    ap_condition_1419 = (((((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState))) & (prt_nw2sbu_TVALID == 1'b0)) | ((merger_host_0_V_dat1_status == 1'b0) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & (1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & (1'b0 == reply)))) | ((merger_network_0_V_s1_status == 1'b0) & (((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)))) | ((((1'b0 == init_load_reg_3525) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (ap_const_lv2_1 == DetectState))) & (prt_nw2sbu_TVALID == 1'b0)) | ((((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2))) & (prt_nw2sbu_TVALID == 1'b0)) | ((merger_host_0_V_dat1_status == 1'b0) & (((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (1'b0 == reply) & (1'b0 == tmp_8_fu_2417_p2)) | ((1'b0 == init_load_reg_3525) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & (1'b0 == reply) & (1'b0 == tmp_7_fu_2433_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (1'b0 == reply) & (1'b0 == tmp_8_fu_2417_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_482_p7) & ~(1'b0 == exitcond_i_fu_2313_p2) & (1'b0 == reply) & (1'b0 == tmp_7_fu_2433_p2)))));
end

always @ (*) begin
    ap_condition_1709 = (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)));
end

always @ (*) begin
    ap_condition_1720 = (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)));
end

always @ (*) begin
    ap_condition_1733 = (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4)));
end

always @ (*) begin
    ap_condition_1742 = (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)));
end

always @ (*) begin
    ap_condition_1751 = (((ap_const_lv2_1 == DetectState_load_reg_3557) & (merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_3_reg_3570) & ~(1'b0 == tmp_last_V_27_reg_3584)) | ((((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1))) & (prt_cx2sbu_TVALID == 1'b0)) | ((merger_network_1_V_s1_status == 1'b0) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)))) | ((merger_host_1_V_dat1_status == 1'b0) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)))) | ((((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1))) & (prt_cx2sbu_TVALID == 1'b0)) | ((((ap_const_lv2_0 == DetectState_load_reg_3557) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (ap_const_lv2_1 == DetectState_1))) & (merger_host_1_V_dat1_status == 1'b0)) | ((((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557))) & (prt_cx2sbu_TVALID == 1'b0)) | ((merger_network_1_V_s1_status == 1'b0) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == reply_1_loc_phi_fu_1484_p4)))) | ((merger_host_1_V_dat1_status == 1'b0) & (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & ~(1'b0 == reply_1_loc_phi_fu_1484_p4)))));
end

always @ (*) begin
    ap_condition_1771 = (((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (merger_network_0_V_s0_status == 1'b0) & (1'b0 == tmp_70_fu_3269_p1)) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (merger_network_1_V_s0_status == 1'b0) & ~(1'b0 == tmp_70_fu_3269_p1)));
end

always @ (*) begin
    ap_condition_1793 = ((1'b1 == ap_CS_fsm_state27) & ~((((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621) & ~(1'b0 == tmp_41_reg_1717)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_41_reg_1717) & (1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128) & (1'b0 == tmp_71_reg_4161)) | ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_14_reg_1559)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_71_reg_4161) & ~(1'b0 == tmp_last_V_11_reg_1657))) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) & ~(1'b0 == mergeState_1_load_load_fu_3307_p1));
end

always @ (*) begin
    ap_condition_1813 = (((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (merger_network_0_V_s0_status == 1'b0) & (1'b0 == tmp_72_fu_3339_p1)) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (merger_network_1_V_s0_status == 1'b0) & ~(1'b0 == tmp_72_fu_3339_p1)));
end

always @ (*) begin
    ap_condition_1835 = (((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (merger_host_0_V_dat0_status == 1'b0) & (1'b0 == tmp_75_fu_3357_p1)) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (merger_host_1_V_dat0_status == 1'b0) & ~(1'b0 == tmp_75_fu_3357_p1)));
end

always @ (*) begin
    ap_condition_2090 = (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & ~(1'b0 == tmp_31_fu_3184_p2) & ~(1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & ~(1'b0 == tmp_31_fu_3184_p2) & ~(1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & ~(1'b0 == tmp_31_fu_3184_p2) & ~(1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & ~(1'b0 == tmp_31_fu_3184_p2) & ~(1'b0 == tmp_32_fu_3200_p2)));
end

always @ (*) begin
    ap_condition_2107 = (((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (1'b0 == tmp_31_fu_3184_p2)) | ((ap_const_lv2_0 == DetectState_load_reg_3557) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == tmp_31_fu_3184_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_1 == DetectState_load_reg_3557) & (1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == tmp_31_fu_3184_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_2 == DetectState_load_reg_3557) & (1'b0 == tmp_32_fu_3200_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == tmp_31_fu_3184_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_541_p7) & (ap_const_lv2_3 == DetectState_load_reg_3557) & (1'b0 == tmp_32_fu_3200_p2)));
end

always @ (*) begin
    ap_condition_2194 = ((1'b1 == ap_CS_fsm_state24) & ~(((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2195 = (~(1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_35_reg_1621) & (1'b0 == tmp_last_V_11_reg_1657));
end

always @ (*) begin
    ap_condition_2204 = ((~(1'b0 == tmp_35_phi_fu_1624_p4) & (merger_network_0_V_s0_status == 1'b0) & (1'b0 == tmp_68_reg_4121)) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (merger_network_1_V_s0_status == 1'b0) & ~(1'b0 == tmp_68_reg_4121)));
end

always @ (*) begin
    ap_condition_2210 = ((1'b1 == ap_CS_fsm_state25) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2213 = ((1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_69_reg_4128) & ~(1'b0 == tmp_last_V_14_reg_1559));
end

always @ (*) begin
    ap_condition_2221 = (((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_69_reg_4128)) | ((1'b0 == mergeState_load_reg_4117) & ~(1'b0 == tmp_last_V_14_reg_1559)));
end

always @ (*) begin
    ap_condition_2246 = ((~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_35_reg_1621)) | (~(1'b0 == mergeState_load_reg_4117) & (1'b0 == tmp_last_V_11_reg_1657)));
end

always @ (*) begin
    ap_condition_2258 = ((~(1'b0 == tmp_41_phi_fu_1720_p4) & (merger_network_0_V_s0_status == 1'b0) & (1'b0 == streamSource_V_1_loc_1_reg_1707)) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (merger_network_1_V_s0_status == 1'b0) & ~(1'b0 == streamSource_V_1_loc_1_reg_1707)));
end

always @ (*) begin
    ap_condition_2264 = ((1'b1 == ap_CS_fsm_state26) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2361 = ((~(1'b0 == tmp_46_reg_1985) & (merger_host_0_V_dat0_status == 1'b0) & (1'b0 == tmp_73_reg_4147)) | (~(1'b0 == tmp_46_reg_1985) & (merger_host_1_V_dat0_status == 1'b0) & ~(1'b0 == tmp_73_reg_4147)));
end

always @ (*) begin
    ap_condition_2386 = ((1'b1 == ap_CS_fsm_state30) & ~(((1'b0 == mergeState_1_load_reg_4143) & (1'b0 == tmp_74_reg_4173) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) | (~(1'b0 == mergeState_1_load_reg_4143) & ~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2751 = ((1'b1 == ap_CS_fsm_state23) & (1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & ~((ap_condition_1771 == 1'b1) | ((1'b0 == tmp_69_fu_3255_p3) & ~(1'b0 == tmp_38_phi_fu_1527_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2752 = ((1'b1 == ap_CS_fsm_state28) & (1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & ~((ap_condition_1813 == 1'b1) | ((1'b0 == tmp_71_fu_3325_p3) & ~(1'b0 == tmp_43_phi_fu_1835_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2774 = ((1'b0 == mergeState_1_load_reg_4143) & (1'b0 == tmp_74_reg_4173) & (1'b0 == tmp_last_V_26_reg_1949));
end

always @ (*) begin
    ap_condition_2778 = (~(1'b0 == mergeState_1_load_reg_4143) & ~(1'b0 == tmp_46_reg_1985) & ~(1'b0 == tmp_last_V_23_reg_2019));
end

always @ (*) begin
    ap_condition_2781 = ((1'b1 == ap_CS_fsm_state29) & (1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & ~((ap_condition_1835 == 1'b1) | ((1'b0 == tmp_74_fu_3349_p3) & ~(1'b0 == tmp_48_phi_fu_1917_p4) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2876 = ((1'b1 == ap_CS_fsm_state25) & ~(1'b0 == tmp_35_phi_fu_1624_p4) & ~((ap_condition_2204 == 1'b1) | (~(1'b0 == tmp_35_phi_fu_1624_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2885 = ((1'b1 == ap_CS_fsm_state26) & ~(1'b0 == tmp_41_phi_fu_1720_p4) & ~((ap_condition_2258 == 1'b1) | (~(1'b0 == tmp_41_phi_fu_1720_p4) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_2918 = ((1'b1 == ap_CS_fsm_state31) & ~(1'b0 == tmp_46_reg_1985) & ~((ap_condition_2361 == 1'b1) | (~(1'b0 == tmp_46_reg_1985) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))));
end

always @ (*) begin
    ap_condition_3668 = ((sbu2prt_nw_V_data_V_1_ack_in == 1'b0) | (sbu2prt_nw_V_keep_V_1_ack_in == 1'b0) | (sbu2prt_nw_V_last_V_1_ack_in == 1'b0) | (sbu2prt_nw_V_id_V_1_ack_in == 1'b0) | (sbu2prt_nw_V_user_V_1_ack_in == 1'b0) | (sbu2mlx_V_data_V_1_ack_in == 1'b0) | (sbu2mlx_V_keep_V_1_ack_in == 1'b0) | (sbu2mlx_V_last_V_1_ack_in == 1'b0) | (sbu2mlx_V_id_V_1_ack_in == 1'b0) | (sbu2mlx_V_user_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_data_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_keep_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_last_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_id_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_user_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_3938 = ((1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (tmp_topic_exec_q0 == ap_const_lv3_5));
end

always @ (*) begin
    ap_condition_3945 = ((1'b1 == ap_CS_fsm_state15) & (1'b0 == tmp_66_reg_4019) & (tmp_topic_exec_q0 == ap_const_lv3_3));
end

assign exitcond_i_fu_2313_p2 = ((i_0_i_reg_1267 == ap_const_lv9_101) ? 1'b1 : 1'b0);

assign extLd1_fu_2704_p1 = $signed(topics_exec_1_load_reg_3801);

assign extLd_fu_2700_p1 = $signed(topics_exec_0_load_reg_3795);

assign grp_axi_stream_pass_alt_fu_2055_ap_start = ap_reg_grp_axi_stream_pass_alt_fu_2055_ap_start;

assign grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TREADY = sbu2mlx_V_user_V_1_state[1'b1];

assign grp_fu_2091_p1 = prt_nw2sbu_TLAST;

assign grp_fu_2139_p1 = prt_cx2sbu_TLAST;

assign grp_nbreadreq_fu_482_p7 = prt_nw2sbu_TVALID;

assign grp_nbreadreq_fu_541_p7 = prt_cx2sbu_TVALID;

assign grp_nbreadreq_fu_599_p7 = (merger_network_0_V_s_empty_n & merger_network_0_V_1_empty_n & merger_network_0_V_2_empty_n & merger_network_0_V_3_empty_n & merger_network_0_V_4_empty_n);

assign grp_nbreadreq_fu_610_p7 = (merger_network_1_V_s_empty_n & merger_network_1_V_1_empty_n & merger_network_1_V_2_empty_n & merger_network_1_V_3_empty_n & merger_network_1_V_4_empty_n);

assign grp_nbreadreq_fu_658_p7 = (merger_host_0_V_dat_empty_n & merger_host_0_V_kee_empty_n & merger_host_0_V_las_empty_n & merger_host_0_V_id_s_empty_n & merger_host_0_V_use_empty_n);

assign grp_nbreadreq_fu_669_p7 = (merger_host_1_V_dat_empty_n & merger_host_1_V_kee_empty_n & merger_host_1_V_las_empty_n & merger_host_1_V_id_s_empty_n & merger_host_1_V_use_empty_n);

assign hash_V_fu_2662_p2 = (tmp_64_fu_2658_p1 ^ r_V_fu_2629_p2);

assign i_1_fu_2831_p2 = (i2_0_i_reg_1334 + ap_const_lv3_1);

assign i_2_fu_3263_p2 = (val_assign_reg_1513 + ap_const_lv2_1);

assign i_3_fu_3333_p2 = (val_assign_1_reg_1821 + ap_const_lv2_1);

assign i_4_fu_3361_p2 = (val_assign_2_reg_1903 + ap_const_lv2_3);

assign i_V_fu_2612_p2 = ($signed(ap_const_lv8_F8) + $signed(p_0584_0_i_reg_1311));

assign i_fu_2319_p2 = (i_0_i_reg_1267 + ap_const_lv9_1);

assign init_load_load_fu_2309_p1 = init;

assign loc_V_fu_2762_p1 = tmp_65_fu_2755_p1;

assign mergeState_1_load_load_fu_3307_p1 = mergeState_1;

assign mergeState_flag_s_fu_3300_p2 = (mergeState_flag_reg_1609 | not_tmp_last_V_1_fu_3293_p2);

assign mergeState_load_load_fu_3243_p1 = mergeState;

assign merger_host_0_V_dat0_status = (merger_host_0_V_dat_empty_n & merger_host_0_V_kee_empty_n & merger_host_0_V_las_empty_n & merger_host_0_V_id_s_empty_n & merger_host_0_V_use_empty_n);

assign merger_host_0_V_dat1_status = (merger_host_0_V_dat_full_n & merger_host_0_V_kee_full_n & merger_host_0_V_las_full_n & merger_host_0_V_id_s_full_n & merger_host_0_V_use_full_n);

assign merger_host_1_V_dat0_status = (merger_host_1_V_dat_empty_n & merger_host_1_V_kee_empty_n & merger_host_1_V_las_empty_n & merger_host_1_V_id_s_empty_n & merger_host_1_V_use_empty_n);

assign merger_host_1_V_dat1_status = (merger_host_1_V_dat_full_n & merger_host_1_V_kee_full_n & merger_host_1_V_las_full_n & merger_host_1_V_id_s_full_n & merger_host_1_V_use_full_n);

assign merger_network_0_V_s0_status = (merger_network_0_V_s_empty_n & merger_network_0_V_1_empty_n & merger_network_0_V_2_empty_n & merger_network_0_V_3_empty_n & merger_network_0_V_4_empty_n);

assign merger_network_0_V_s1_status = (merger_network_0_V_s_full_n & merger_network_0_V_1_full_n & merger_network_0_V_2_full_n & merger_network_0_V_3_full_n & merger_network_0_V_4_full_n);

assign merger_network_1_V_s0_status = (merger_network_1_V_s_empty_n & merger_network_1_V_1_empty_n & merger_network_1_V_2_empty_n & merger_network_1_V_3_empty_n & merger_network_1_V_4_empty_n);

assign merger_network_1_V_s1_status = (merger_network_1_V_s_full_n & merger_network_1_V_1_full_n & merger_network_1_V_2_full_n & merger_network_1_V_3_full_n & merger_network_1_V_4_full_n);

assign mlx2sbu_TREADY = grp_axi_stream_pass_alt_fu_2055_mlx2sbu_TREADY;

assign not_tmp_last_V_1_fu_3293_p2 = (tmp_last_V_20_reg_1867 ^ 1'b1);

assign not_tmp_last_V_s_fu_3286_p2 = (tmp_last_V_17_reg_1753 ^ 1'b1);

assign p_Result_11_fu_3174_p4 = {{prt_cx2sbu_TDATA[ap_const_lv32_9F : ap_const_lv32_90]}};

assign p_Result_13_fu_3190_p4 = {{prt_cx2sbu_TDATA[ap_const_lv32_47 : ap_const_lv32_40]}};

assign p_Result_14_fu_3144_p4 = {{prt_cx2sbu_TDATA[ap_const_lv32_DF : ap_const_lv32_D0]}};

assign p_Result_17_fu_2357_p5 = {{prt_nw2sbu_TDATA[32'd255 : 32'd192]}, {ap_const_lv16_0}, {prt_nw2sbu_TDATA[32'd175 : 32'd0]}};

assign p_Result_18_fu_2369_p5 = {{ap_const_lv16_103}, {p_Result_17_fu_2357_p5[32'd239 : 32'd0]}};

assign p_Result_19_fu_3109_p5 = {{prt_cx2sbu_TDATA[32'd255 : 32'd192]}, {ap_const_lv16_0}, {prt_cx2sbu_TDATA[32'd175 : 32'd0]}};

assign p_Result_20_fu_2652_p2 = (tmp_61_fu_2641_p2 & tmp_62_fu_2646_p2);

assign p_Result_21_fu_3206_p5 = {{prt_cx2sbu_TDATA[32'd255 : 32'd48]}, {ap_const_lv32_C0A80102}, {prt_cx2sbu_TDATA[32'd15 : 32'd0]}};

assign p_Result_22_fu_3218_p5 = {{ap_const_lv96_248A07A8F9F6248A07A8F9F2}, {p_Result_21_fu_3206_p5[32'd159 : 32'd0]}};

assign p_Result_23_fu_2744_p5 = {{p_Result_18_reg_3598[32'd255 : 32'd176]}, {ap_const_lv176_lc_3}};

assign p_Result_24_fu_2942_p1 = tmp_21_fu_2935_p3;

assign p_Result_25_fu_2842_p5 = {{prev_buff_data_V[32'd255 : 32'd48]}, {topics_sub_ip_dest_V_3_reg_3830}, {prev_buff_data_V[32'd15 : 32'd0]}};

assign p_Result_26_fu_2878_p5 = {{p_Val2_11_reg_4013[32'd255 : 32'd176]}, {p_Val2_20_reg_4006}};

assign p_Result_27_fu_2974_p5 = {{p_Val2_4_fu_478[32'd255 : 32'd176]}, {ap_const_lv176_lc_4}};

assign p_Result_29_tmp_to_1_fu_2917_p1 = p_Result_29_tmp_to_fu_2910_p3;

assign p_Result_29_tmp_to_fu_2910_p3 = ((tmp_19_fu_2903_p2[0:0] === 1'b1) ? tmp_65_reg_3954 : tmp_67_fu_2907_p1);

assign p_Result_3_fu_2860_p5 = {{tmp_23_fu_2853_p3}, {p_Result_25_fu_2842_p5[32'd159 : 32'd0]}};

assign p_Result_s_88_fu_2423_p4 = {{prt_nw2sbu_TDATA[ap_const_lv32_47 : ap_const_lv32_40]}};

assign p_Result_s_fu_2407_p4 = {{prt_nw2sbu_TDATA[ap_const_lv32_9F : ap_const_lv32_90]}};

assign p_Val2_17_fu_3138_p2 = (count_V + ap_const_lv32_1);

assign p_Val2_18_fu_3121_p5 = {{ap_const_lv16_103}, {p_Result_19_fu_3109_p5[32'd239 : 32'd0]}};

assign p_Val2_s_fu_3160_p3 = ((tmp_33_fu_3154_p2[0:0] === 1'b1) ? ap_const_lv32_0 : p_Val2_17_fu_3138_p2);

assign p_i01_0_i927_i_cast_fu_2518_p1 = p_i01_0_i927_i_reg_1289;

assign p_i01_0_i927_i_cast_s_fu_2523_p1 = p_i01_0_i927_i_reg_1289;

assign p_i01_0_i_i_cast_cas_fu_3023_p1 = p_i01_0_i_i_reg_1459;

assign p_i01_0_i_i_cast_fu_3018_p1 = p_i01_0_i_i_reg_1459;

assign p_i02_0_i929_i_cast_fu_2549_p1 = p_i02_0_i929_i_reg_1300;

assign p_i02_0_i929_i_cast_s_fu_2554_p1 = p_i02_0_i929_i_reg_1300;

assign p_i02_0_i_i_cast_cas_fu_3054_p1 = p_i02_0_i_i_reg_1470;

assign p_i02_0_i_i_cast_fu_3049_p1 = p_i02_0_i_i_reg_1470;

assign p_i0_0_i926_i_cast_c_fu_2492_p1 = p_i0_0_i926_i_reg_1278;

assign p_i0_0_i926_i_cast_fu_2487_p1 = p_i0_0_i926_i_reg_1278;

assign p_i0_0_i_i_cast_cast_fu_2992_p1 = p_i0_0_i_i_reg_1448;

assign p_i0_0_i_i_cast_fu_2987_p1 = p_i0_0_i_i_reg_1448;

assign p_i0_1_fu_2543_p2 = (p_i01_0_i927_i_reg_1289 + ap_const_lv2_1);

assign p_i0_2_fu_2574_p2 = (p_i02_0_i929_i_reg_1300 + ap_const_lv2_1);

assign p_i0_3_fu_3012_p2 = (p_i0_0_i_i_reg_1448 + ap_const_lv2_1);

assign p_i0_4_fu_3043_p2 = (p_i01_0_i_i_reg_1459 + ap_const_lv2_1);

assign p_i0_5_fu_3074_p2 = (p_i02_0_i_i_reg_1470 + ap_const_lv2_1);

assign p_i0_fu_2512_p2 = (p_i0_0_i926_i_reg_1278 + ap_const_lv2_1);

assign p_mergeState_flag_3_fu_3279_p2 = (tmp_last_V_17_reg_1753 | mergeState_flag_3_reg_1693);

assign r_V_fu_2629_p2 = r_V_2_reg_1322 << ap_const_lv8_4;

assign sbu2mlx_TDATA = sbu2mlx_V_data_V_1_data_out;

assign sbu2mlx_TID = sbu2mlx_V_id_V_1_data_out;

assign sbu2mlx_TKEEP = sbu2mlx_V_keep_V_1_data_out;

assign sbu2mlx_TLAST = sbu2mlx_V_last_V_1_data_out;

assign sbu2mlx_TUSER = sbu2mlx_V_user_V_1_data_out;

assign sbu2mlx_TVALID = sbu2mlx_V_user_V_1_state[1'b0];

assign sbu2mlx_V_data_V_1_ack_in = sbu2mlx_V_data_V_1_state[1'b1];

assign sbu2mlx_V_data_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_data_V_1_load_A = (sbu2mlx_V_data_V_1_state_cmp_full & ~sbu2mlx_V_data_V_1_sel_wr);

assign sbu2mlx_V_data_V_1_load_B = (sbu2mlx_V_data_V_1_sel_wr & sbu2mlx_V_data_V_1_state_cmp_full);

assign sbu2mlx_V_data_V_1_sel = sbu2mlx_V_data_V_1_sel_rd;

assign sbu2mlx_V_data_V_1_state_cmp_full = ((sbu2mlx_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_data_V_1_vld_in = grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TVALID;

assign sbu2mlx_V_data_V_1_vld_out = sbu2mlx_V_data_V_1_state[1'b0];

assign sbu2mlx_V_id_V_1_ack_in = sbu2mlx_V_id_V_1_state[1'b1];

assign sbu2mlx_V_id_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_id_V_1_load_A = (sbu2mlx_V_id_V_1_state_cmp_full & ~sbu2mlx_V_id_V_1_sel_wr);

assign sbu2mlx_V_id_V_1_load_B = (sbu2mlx_V_id_V_1_sel_wr & sbu2mlx_V_id_V_1_state_cmp_full);

assign sbu2mlx_V_id_V_1_sel = sbu2mlx_V_id_V_1_sel_rd;

assign sbu2mlx_V_id_V_1_state_cmp_full = ((sbu2mlx_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_id_V_1_vld_in = grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TVALID;

assign sbu2mlx_V_id_V_1_vld_out = sbu2mlx_V_id_V_1_state[1'b0];

assign sbu2mlx_V_keep_V_1_ack_in = sbu2mlx_V_keep_V_1_state[1'b1];

assign sbu2mlx_V_keep_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_keep_V_1_load_A = (sbu2mlx_V_keep_V_1_state_cmp_full & ~sbu2mlx_V_keep_V_1_sel_wr);

assign sbu2mlx_V_keep_V_1_load_B = (sbu2mlx_V_keep_V_1_sel_wr & sbu2mlx_V_keep_V_1_state_cmp_full);

assign sbu2mlx_V_keep_V_1_sel = sbu2mlx_V_keep_V_1_sel_rd;

assign sbu2mlx_V_keep_V_1_state_cmp_full = ((sbu2mlx_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_keep_V_1_vld_in = grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TVALID;

assign sbu2mlx_V_keep_V_1_vld_out = sbu2mlx_V_keep_V_1_state[1'b0];

assign sbu2mlx_V_last_V_1_ack_in = sbu2mlx_V_last_V_1_state[1'b1];

assign sbu2mlx_V_last_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_last_V_1_load_A = (sbu2mlx_V_last_V_1_state_cmp_full & ~sbu2mlx_V_last_V_1_sel_wr);

assign sbu2mlx_V_last_V_1_load_B = (sbu2mlx_V_last_V_1_sel_wr & sbu2mlx_V_last_V_1_state_cmp_full);

assign sbu2mlx_V_last_V_1_sel = sbu2mlx_V_last_V_1_sel_rd;

assign sbu2mlx_V_last_V_1_state_cmp_full = ((sbu2mlx_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_last_V_1_vld_in = grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TVALID;

assign sbu2mlx_V_last_V_1_vld_out = sbu2mlx_V_last_V_1_state[1'b0];

assign sbu2mlx_V_user_V_1_ack_in = sbu2mlx_V_user_V_1_state[1'b1];

assign sbu2mlx_V_user_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_user_V_1_load_A = (sbu2mlx_V_user_V_1_state_cmp_full & ~sbu2mlx_V_user_V_1_sel_wr);

assign sbu2mlx_V_user_V_1_load_B = (sbu2mlx_V_user_V_1_sel_wr & sbu2mlx_V_user_V_1_state_cmp_full);

assign sbu2mlx_V_user_V_1_sel = sbu2mlx_V_user_V_1_sel_rd;

assign sbu2mlx_V_user_V_1_state_cmp_full = ((sbu2mlx_V_user_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_user_V_1_vld_in = grp_axi_stream_pass_alt_fu_2055_sbu2mlx_TVALID;

assign sbu2mlx_V_user_V_1_vld_out = sbu2mlx_V_user_V_1_state[1'b0];

assign sbu2prt_cx_TDATA = sbu2prt_cx_V_data_V_1_data_out;

assign sbu2prt_cx_TID = sbu2prt_cx_V_id_V_1_data_out;

assign sbu2prt_cx_TKEEP = sbu2prt_cx_V_keep_V_1_data_out;

assign sbu2prt_cx_TLAST = sbu2prt_cx_V_last_V_1_data_out;

assign sbu2prt_cx_TUSER = sbu2prt_cx_V_user_V_1_data_out;

assign sbu2prt_cx_TVALID = sbu2prt_cx_V_user_V_1_state[1'b0];

assign sbu2prt_cx_V_data_V_1_ack_in = sbu2prt_cx_V_data_V_1_state[1'b1];

assign sbu2prt_cx_V_data_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_data_V_1_load_A = (sbu2prt_cx_V_data_V_1_state_cmp_full & ~sbu2prt_cx_V_data_V_1_sel_wr);

assign sbu2prt_cx_V_data_V_1_load_B = (sbu2prt_cx_V_data_V_1_sel_wr & sbu2prt_cx_V_data_V_1_state_cmp_full);

assign sbu2prt_cx_V_data_V_1_sel = sbu2prt_cx_V_data_V_1_sel_rd;

assign sbu2prt_cx_V_data_V_1_state_cmp_full = ((sbu2prt_cx_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_data_V_1_vld_out = sbu2prt_cx_V_data_V_1_state[1'b0];

assign sbu2prt_cx_V_id_V_1_ack_in = sbu2prt_cx_V_id_V_1_state[1'b1];

assign sbu2prt_cx_V_id_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_id_V_1_load_A = (sbu2prt_cx_V_id_V_1_state_cmp_full & ~sbu2prt_cx_V_id_V_1_sel_wr);

assign sbu2prt_cx_V_id_V_1_load_B = (sbu2prt_cx_V_id_V_1_sel_wr & sbu2prt_cx_V_id_V_1_state_cmp_full);

assign sbu2prt_cx_V_id_V_1_sel = sbu2prt_cx_V_id_V_1_sel_rd;

assign sbu2prt_cx_V_id_V_1_state_cmp_full = ((sbu2prt_cx_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_id_V_1_vld_out = sbu2prt_cx_V_id_V_1_state[1'b0];

assign sbu2prt_cx_V_keep_V_1_ack_in = sbu2prt_cx_V_keep_V_1_state[1'b1];

assign sbu2prt_cx_V_keep_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_keep_V_1_load_A = (sbu2prt_cx_V_keep_V_1_state_cmp_full & ~sbu2prt_cx_V_keep_V_1_sel_wr);

assign sbu2prt_cx_V_keep_V_1_load_B = (sbu2prt_cx_V_keep_V_1_sel_wr & sbu2prt_cx_V_keep_V_1_state_cmp_full);

assign sbu2prt_cx_V_keep_V_1_sel = sbu2prt_cx_V_keep_V_1_sel_rd;

assign sbu2prt_cx_V_keep_V_1_state_cmp_full = ((sbu2prt_cx_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_keep_V_1_vld_out = sbu2prt_cx_V_keep_V_1_state[1'b0];

assign sbu2prt_cx_V_last_V_1_ack_in = sbu2prt_cx_V_last_V_1_state[1'b1];

assign sbu2prt_cx_V_last_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_last_V_1_load_A = (sbu2prt_cx_V_last_V_1_state_cmp_full & ~sbu2prt_cx_V_last_V_1_sel_wr);

assign sbu2prt_cx_V_last_V_1_load_B = (sbu2prt_cx_V_last_V_1_sel_wr & sbu2prt_cx_V_last_V_1_state_cmp_full);

assign sbu2prt_cx_V_last_V_1_sel = sbu2prt_cx_V_last_V_1_sel_rd;

assign sbu2prt_cx_V_last_V_1_state_cmp_full = ((sbu2prt_cx_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_last_V_1_vld_out = sbu2prt_cx_V_last_V_1_state[1'b0];

assign sbu2prt_cx_V_user_V_1_ack_in = sbu2prt_cx_V_user_V_1_state[1'b1];

assign sbu2prt_cx_V_user_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_user_V_1_load_A = (sbu2prt_cx_V_user_V_1_state_cmp_full & ~sbu2prt_cx_V_user_V_1_sel_wr);

assign sbu2prt_cx_V_user_V_1_load_B = (sbu2prt_cx_V_user_V_1_sel_wr & sbu2prt_cx_V_user_V_1_state_cmp_full);

assign sbu2prt_cx_V_user_V_1_sel = sbu2prt_cx_V_user_V_1_sel_rd;

assign sbu2prt_cx_V_user_V_1_state_cmp_full = ((sbu2prt_cx_V_user_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_user_V_1_vld_out = sbu2prt_cx_V_user_V_1_state[1'b0];

assign sbu2prt_nw_TDATA = sbu2prt_nw_V_data_V_1_data_out;

assign sbu2prt_nw_TID = sbu2prt_nw_V_id_V_1_data_out;

assign sbu2prt_nw_TKEEP = sbu2prt_nw_V_keep_V_1_data_out;

assign sbu2prt_nw_TLAST = sbu2prt_nw_V_last_V_1_data_out;

assign sbu2prt_nw_TUSER = sbu2prt_nw_V_user_V_1_data_out;

assign sbu2prt_nw_TVALID = sbu2prt_nw_V_user_V_1_state[1'b0];

assign sbu2prt_nw_V_data_V_1_ack_in = sbu2prt_nw_V_data_V_1_state[1'b1];

assign sbu2prt_nw_V_data_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_data_V_1_load_A = (sbu2prt_nw_V_data_V_1_state_cmp_full & ~sbu2prt_nw_V_data_V_1_sel_wr);

assign sbu2prt_nw_V_data_V_1_load_B = (sbu2prt_nw_V_data_V_1_sel_wr & sbu2prt_nw_V_data_V_1_state_cmp_full);

assign sbu2prt_nw_V_data_V_1_sel = sbu2prt_nw_V_data_V_1_sel_rd;

assign sbu2prt_nw_V_data_V_1_state_cmp_full = ((sbu2prt_nw_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_data_V_1_vld_out = sbu2prt_nw_V_data_V_1_state[1'b0];

assign sbu2prt_nw_V_id_V_1_ack_in = sbu2prt_nw_V_id_V_1_state[1'b1];

assign sbu2prt_nw_V_id_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_id_V_1_load_A = (sbu2prt_nw_V_id_V_1_state_cmp_full & ~sbu2prt_nw_V_id_V_1_sel_wr);

assign sbu2prt_nw_V_id_V_1_load_B = (sbu2prt_nw_V_id_V_1_sel_wr & sbu2prt_nw_V_id_V_1_state_cmp_full);

assign sbu2prt_nw_V_id_V_1_sel = sbu2prt_nw_V_id_V_1_sel_rd;

assign sbu2prt_nw_V_id_V_1_state_cmp_full = ((sbu2prt_nw_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_id_V_1_vld_out = sbu2prt_nw_V_id_V_1_state[1'b0];

assign sbu2prt_nw_V_keep_V_1_ack_in = sbu2prt_nw_V_keep_V_1_state[1'b1];

assign sbu2prt_nw_V_keep_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_keep_V_1_load_A = (sbu2prt_nw_V_keep_V_1_state_cmp_full & ~sbu2prt_nw_V_keep_V_1_sel_wr);

assign sbu2prt_nw_V_keep_V_1_load_B = (sbu2prt_nw_V_keep_V_1_sel_wr & sbu2prt_nw_V_keep_V_1_state_cmp_full);

assign sbu2prt_nw_V_keep_V_1_sel = sbu2prt_nw_V_keep_V_1_sel_rd;

assign sbu2prt_nw_V_keep_V_1_state_cmp_full = ((sbu2prt_nw_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_keep_V_1_vld_out = sbu2prt_nw_V_keep_V_1_state[1'b0];

assign sbu2prt_nw_V_last_V_1_ack_in = sbu2prt_nw_V_last_V_1_state[1'b1];

assign sbu2prt_nw_V_last_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_last_V_1_load_A = (sbu2prt_nw_V_last_V_1_state_cmp_full & ~sbu2prt_nw_V_last_V_1_sel_wr);

assign sbu2prt_nw_V_last_V_1_load_B = (sbu2prt_nw_V_last_V_1_sel_wr & sbu2prt_nw_V_last_V_1_state_cmp_full);

assign sbu2prt_nw_V_last_V_1_sel = sbu2prt_nw_V_last_V_1_sel_rd;

assign sbu2prt_nw_V_last_V_1_state_cmp_full = ((sbu2prt_nw_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_last_V_1_vld_out = sbu2prt_nw_V_last_V_1_state[1'b0];

assign sbu2prt_nw_V_user_V_1_ack_in = sbu2prt_nw_V_user_V_1_state[1'b1];

assign sbu2prt_nw_V_user_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_user_V_1_load_A = (sbu2prt_nw_V_user_V_1_state_cmp_full & ~sbu2prt_nw_V_user_V_1_sel_wr);

assign sbu2prt_nw_V_user_V_1_load_B = (sbu2prt_nw_V_user_V_1_sel_wr & sbu2prt_nw_V_user_V_1_state_cmp_full);

assign sbu2prt_nw_V_user_V_1_sel = sbu2prt_nw_V_user_V_1_sel_rd;

assign sbu2prt_nw_V_user_V_1_state_cmp_full = ((sbu2prt_nw_V_user_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_user_V_1_vld_out = sbu2prt_nw_V_user_V_1_state[1'b0];

assign tmp_10_fu_2331_p3 = {{i_0_i_reg_1267}, {1'b0}};

assign tmp_11_fu_2496_p2 = (tmp_49_cast_reg_3550 + p_i0_0_i926_i_cast_c_fu_2492_p1);

assign tmp_12_fu_2618_p1 = r_V_2_reg_1322;

assign tmp_13_fu_2624_p2 = ((type_V_reg_3606 == ap_const_lv8_70) ? 1'b1 : 1'b0);

assign tmp_14_fu_2758_p1 = tmp_65_fu_2755_p1;

assign tmp_15_fu_2766_p2 = ((tmp_65_fu_2755_p1 < ap_const_lv8_35) ? 1'b1 : 1'b0);

assign tmp_16_fu_2711_p1 = tmp_topic_tot_sub_V_reg_3822;

assign tmp_17_fu_2527_p2 = (tmp_49_cast_reg_3550 + p_i01_0_i927_i_cast_s_fu_2523_p1);

assign tmp_18_fu_2837_p1 = i2_0_i_reg_1334;

assign tmp_19_fu_2903_p2 = ((tmp_topic_min_V_1_lo_reg_3991 > loc_V_reg_3965) ? 1'b1 : 1'b0);

assign tmp_20_fu_2921_p2 = ((tmp_topic_max_V_1_lo_reg_3983 < loc_V_reg_3965) ? 1'b1 : 1'b0);

assign tmp_21_fu_2935_p3 = {{tmp_65_reg_3954}, {ap_const_lv160_lc_1}};

assign tmp_23_fu_2853_p3 = {{topics_sub_mac_V_loa_reg_3835}, {ap_const_lv48_248A07A8F9F2}};

assign tmp_27_fu_3006_p2 = ((p_i0_0_i_i_reg_1448 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_28_fu_3037_p2 = ((p_i01_0_i_i_reg_1459 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_2_fu_2506_p2 = ((p_i0_0_i926_i_reg_1278 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_30_fu_3068_p2 = ((p_i02_0_i_i_reg_1470 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_31_fu_3184_p2 = ((p_Result_11_fu_3174_p4 == ap_const_lv16_800) ? 1'b1 : 1'b0);

assign tmp_32_fu_3200_p2 = ((p_Result_13_fu_3190_p4 == ap_const_lv8_11) ? 1'b1 : 1'b0);

assign tmp_33_fu_3154_p2 = ((p_Result_14_fu_3144_p4 == ap_const_lv16_138A) ? 1'b1 : 1'b0);

assign tmp_36_fu_2668_p3 = {{r_V_2_reg_1322}, {1'b0}};

assign tmp_40_fu_2592_p1 = Lo_assign_fu_2586_p2;

assign tmp_45_fu_2596_p1 = p_0584_0_i_reg_1311;

assign tmp_49_cast_fu_2339_p1 = tmp_10_fu_2331_p3;

assign tmp_49_fu_2600_p2 = (tmp_45_fu_2596_p1 - tmp_40_fu_2592_p1);

assign tmp_50_cast_fu_2501_p1 = tmp_11_fu_2496_p2;

assign tmp_50_fu_2606_p2 = (ap_const_lv9_FF - tmp_49_fu_2600_p2);

assign tmp_51_cast_fu_2532_p1 = tmp_17_fu_2527_p2;

assign tmp_51_fu_2635_p1 = Lo_assign_reg_3677;

assign tmp_52_fu_2638_p1 = tmp_50_reg_3682;

assign tmp_53_fu_2676_p1 = tmp_36_fu_2668_p3;

assign tmp_54_cast_fu_2708_p1 = tmp_36_reg_3725;

assign tmp_54_fu_2683_p2 = (tmp_36_fu_2668_p3 | ap_const_lv9_1);

assign tmp_55_fu_2689_p3 = {{ap_const_lv55_0}, {tmp_54_fu_2683_p2}};

assign tmp_56_fu_2558_p2 = (tmp_49_cast_reg_3550 + p_i02_0_i929_i_cast_s_fu_2554_p1);

assign tmp_57_cast_fu_2563_p1 = tmp_56_fu_2558_p2;

assign tmp_57_fu_2996_p2 = (tmp_54_cast_reg_3852 + p_i0_0_i_i_cast_cast_fu_2992_p1);

assign tmp_58_cast_fu_3001_p1 = tmp_57_fu_2996_p2;

assign tmp_58_fu_3027_p2 = (tmp_54_cast_reg_3852 + p_i01_0_i_i_cast_cas_fu_3023_p1);

assign tmp_59_cast_fu_3032_p1 = tmp_58_fu_3027_p2;

assign tmp_59_fu_3058_p2 = (tmp_54_cast_reg_3852 + p_i02_0_i_i_cast_cas_fu_3054_p1);

assign tmp_5_fu_2568_p2 = ((p_i02_0_i929_i_reg_1300 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_60_cast_fu_3063_p1 = tmp_59_fu_3058_p2;

assign tmp_61_fu_2641_p2 = p_Result_18_reg_3598 >> tmp_51_fu_2635_p1;

assign tmp_62_fu_2646_p2 = ap_const_lv256_lc_2 >> tmp_52_fu_2638_p1;

assign tmp_64_fu_2658_p1 = p_Result_20_fu_2652_p2[7:0];

assign tmp_65_fu_2755_p1 = tmp_data_V_28_reg_3574[7:0];

assign tmp_66_fu_2823_p3 = i2_0_i_reg_1334[ap_const_lv32_2];

assign tmp_67_fu_2907_p1 = tmp_topic_min_V_1_lo_reg_3991[7:0];

assign tmp_68_fu_3251_p1 = streamSource_V_1[0:0];

assign tmp_69_fu_3255_p3 = val_assign_reg_1513[ap_const_lv32_1];

assign tmp_6_fu_2537_p2 = ((p_i01_0_i927_i_reg_1289 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_70_fu_3269_p1 = val_assign_reg_1513[0:0];

assign tmp_71_fu_3325_p3 = val_assign_1_reg_1821[ap_const_lv32_1];

assign tmp_72_fu_3339_p1 = val_assign_1_reg_1821[0:0];

assign tmp_73_fu_3321_p1 = streamSource_V[0:0];

assign tmp_74_fu_3349_p3 = val_assign_2_reg_1903[ap_const_lv32_1];

assign tmp_75_fu_3357_p1 = val_assign_2_reg_1903[0:0];

assign tmp_7_fu_2433_p2 = ((p_Result_s_88_fu_2423_p4 == ap_const_lv8_11) ? 1'b1 : 1'b0);

assign tmp_8_fu_2417_p2 = ((p_Result_s_fu_2407_p4 == ap_const_lv16_800) ? 1'b1 : 1'b0);

assign tmp_9_fu_2580_p2 = ((p_0584_0_i_reg_1311 > ap_const_lv8_18) ? 1'b1 : 1'b0);

assign tmp_fu_2325_p1 = i_0_i_reg_1267;

assign tmp_s_fu_2385_p2 = (count_V_1 + ap_const_lv32_1);

assign tmp_topic_count_V_1_fu_2898_p2 = (ap_const_lv16_1 + t_V_3_reg_3999);

assign tmp_topic_min_V_2_fu_2925_p3 = ((tmp_20_fu_2921_p2[0:0] === 1'b1) ? loc_V_reg_3965 : tmp_topic_max_V_1_lo_reg_3983);

assign tmp_topic_sum_V_1_fu_2931_p2 = (tmp_14_reg_3960 + tmp_topic_sum_V_2_lo_reg_3976);

assign tmp_topic_tot_sub_V_1_fu_2739_p2 = (tmp_topic_tot_sub_V_reg_3822 + ap_const_lv3_1);

assign tpc_sub_ip_dest_V_address0 = p_i0_0_i926_i_cast_fu_2487_p1;

assign tpc_sub_ip_src_V_address0 = p_i01_0_i927_i_cast_fu_2518_p1;

assign tpc_sub_mac_V_address0 = p_i02_0_i929_i_cast_fu_2549_p1;

always @ (posedge ap_clk) begin
    tmp_reg_3537[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_49_cast_reg_3550[0] <= 1'b0;
    tmp_49_cast_reg_3550[10] <= 1'b0;
    tmp_12_reg_3692[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    topics_exec_0_addr_reg_3706[8] <= 1'b0;
    topics_exec_1_addr_reg_3711[8] <= 1'b0;
    tmp_36_reg_3725[0] <= 1'b0;
    topics_data_V_addr_reg_3760[8] <= 1'b0;
    topics_tot_sub_V_add_1_reg_3765[8] <= 1'b0;
    topics_count_V_addr_1_reg_3770[8] <= 1'b0;
    topics_avg_V_addr_reg_3775[8] <= 1'b0;
    topics_min_V_addr_reg_3780[8] <= 1'b0;
    topics_max_V_addr_reg_3785[8] <= 1'b0;
    topics_sum_V_addr_reg_3790[8] <= 1'b0;
    topics_exec_2_addr_1_reg_3807[8] <= 1'b0;
    topics_exec_3_addr_1_reg_3812[8] <= 1'b0;
    topics_vld_addr_reg_3817[8] <= 1'b0;
    tmp_54_cast_reg_3852[0] <= 1'b0;
    tmp_54_cast_reg_3852[9] <= 1'b0;
    tmp_14_reg_3960[31:8] <= 24'b000000000000000000000000;
    loc_V_reg_3965[15:8] <= 8'b00000000;
end

endmodule //Block_codeRepl1431_p
