

Implementation tool: Xilinx Vivado v.2017.1
Project:             crVar_17_1
Solution:            solutionDataflow
Device target:       xc7z020clg484-1
Report date:         Mon Jun 15 12:15:26 +0100 2020

#=== Post-Implementation Resource usage ===
SLICE:          522
LUT:           1329
FF:            1540
DSP:              4
BRAM:             8
SRL:             20
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.553
CP achieved post-implementation:    7.533
Timing met
