[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "yosys-doc",
	"source": "yosys",
	"version": "0.33-5build2",
	"section": "universe/doc",
	"priority": "optional",
	"architecture": "all",
	"suggests": [
		"yosys"
	],
	"installedSize": 2207,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Framework for Verilog RTL synthesis (documentation)",
	"homepage": "https://github.com/YosysHQ/yosys",
	"filename": "pool/universe/y/yosys/yosys-doc_0.33-5build2_all.deb",
	"size": 2056508,
	"md5": "ff1d23e8e4cef9a4b1500129daa9c120",
	"sha1": "b900c62e23fe903e9ff45e20079d98fd1009949a",
	"sha256": "83fca324a506a2e62b59561bba18a4198aa4669c7ab7a69846a0c3324f788c39",
	"sha512": "210778b7c65b143cf1902f6b8d0778c094f6a5cc8857a9c42f3e944995c62560511471c99372a0a0606f4f8c0252d05237fbcad5e130e1891c87717c24c6c14c",
	"descriptionMd5": "ab7d9326edc3c3820fff6f5ffb1d9709"
}]