

module shiftRegister(input Clk, Load, Reset, D[7:0], Shift_En, Shift_In,
                     output Data_Out[7:0]);

    logic [7:0] Data_next;
    
    always_ff @ (posedge Clk) begin
    	Data_Out <= Data_next;  
    end
    
    always_comb begin
    Data_next = Data_Out;
    	if (Reset)             // Synchronous Reset
    		Data_next = 0;
    	else if (Load)
            Data_next = D;
        else if (Shift_En)
            Data_next = { Shift_In, Data_Out[7:1] };
    end
    
endmodule