// Seed: 807519020
module module_0 ();
  assign id_1 = id_1[1];
endmodule
module module_1 (
    input  logic   id_0,
    output supply1 id_1,
    input  supply0 id_2,
    input  supply1 id_3
    , id_5
);
  always @(negedge id_3) begin : LABEL_0
    #1 begin : LABEL_0
      #1 id_5 <= #1 id_0 + id_3 ? $display : 1;
      id_1 += 1'b0 || id_3;
    end
    id_5 <= {id_5, id_0 == 1, id_0, 1'b0, 1};
  end
  module_0 modCall_1 ();
endmodule
