INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x_sel' is not allowed [D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/control.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'gcd' is not allowed [D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/datapath.v:16]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'eq_flag' is not allowed [D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/datapath.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sources_1/imports/ass4_gcd/reg_file.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass4_gcd/ass4_gcd.srcs/sim_1/imports/ass4_gcd/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/ass4_gcd/ass4_gcd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
