<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>RTL simulation &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="https://www.lowrisc.org/docs/untether-v0.2/simulation/">â‡¡ Simulations and FPGA Demo</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">RTL simulation</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<p>Here we describe how to simulate the lowRISC SoC using Verilator.</p>

<h3 id="compilation:514870219d3abfdff5b6e72bff95cfe8">Compilation</h3>

<p>To compile a simulator for the lowRISC SoC:</p>

<pre><code>cd $TOP/vsim
make sim
</code></pre>

<p>This generates a simulator named <code>DefaultConfig-sim</code>. It is optimized for
simulation speed and does not generate a waveform. If the compilation time is
too long on your machine, you can disable compiler optimization by commenting
out the optimization flags in <code>Makefile</code>:</p>

<pre><code># remove optimization if compilation takes too long or runs out of memory
veri_opt_flags = -O3 -CFLAGS &quot;-O1&quot;
</code></pre>

<p>If a waveform is needed for debugging failed test cases, a debugging simulator
can be compiled by</p>

<pre><code>cd $TOP/vsim
make sim-debug
</code></pre>

<p>The resulting simulator is named <code>DefaultConfig-sim-debug</code>.</p>

<h3 id="running-simulations:514870219d3abfdff5b6e72bff95cfe8">Running simulations</h3>

<p>The simulator recognizes the following arguments:</p>

<pre><code>+vcd                    enable waveform output.
+vcd_name=FILE_NAME     set the VCD file name, &quot;verilated.vcd&quot; in default.
+load=HEX_FILE          specify the hex file (memory image).
+max-cycles=NUM         specify the maximal number of simulation cycles.
</code></pre>

<p><a name="elf2hex"></a>
The <code>+vcd</code> and <code>+vcs_name</code> arguments are only effective with the debugging simulator. Executables must be translated to hex files (memory image) for simulation. <code>elf2hex</code> is a program provided by riscv-fesvr for this purpose.</p>

<pre><code># translate rv64ui-p-add to rv64ui-p-add.hex
elf2hex 16 4096 rv64ui-p-add &gt; rv64ui-p-add.hex
</code></pre>

<p>The second argument of <code>elf2hex</code>, 4096 in the above example, defines the size
of the memory image to be 64 KB. For large executables, modify this argument
accordingly.</p>

<p>To run a program without VCD:</p>

<pre><code>DefaultConfig-sim +max-cycles=100000000 +load=rv64ui-p-add.hex | spike-dasm &gt; rv64ui-p-add.log
</code></pre>

<p>where <code>rv64ui-p-add.log</code> has the instruction trace.</p>

<p>If a VCD is required:</p>

<pre><code>DefaultConfig-sim-debug +vcd +vcd_name=rv64ui-p-add.vcd +max-cycles=100000000 \
  +load=rv64ui-p-add.hex | spike-dasm &gt; rv64ui-p-add.log
</code></pre>

<p>Then the waveform is stored in <code>rv64ui-p-add.vcd</code>.</p>

<h3 id="running-the-isa-regression-test:514870219d3abfdff5b6e72bff95cfe8">Running the ISA regression test</h3>

<p>To run a regression test:</p>

<pre><code>cd $TOP/vsim
make -j$(nproc) run-asm-tests
</code></pre>

<p>If any test case ever failed, again using <code>rv64ui-p-add</code> as an example, a VCD for this test case can be generated:</p>

<pre><code>make output/rv64ui-p-add.verilator.vcd
</code></pre>

<h3 id="other-useful-makefile-targets:514870219d3abfdff5b6e72bff95cfe8">Other useful Makefile targets</h3>

<pre><code># generate Verilog for the Chisel Rocket-cores
make verilog
</code></pre>

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/untether-v0.2/spike/"> Behavioural Simulation (Spike)</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/untether-v0.2/fpga-demo/"> FPGA Demo</a>
          
        </div>
      </div>
    </div>
    


                

            <div id="disqus_thread"></div>
            <script type="text/javascript">
                 
                var disqus_shortname = 'lowrisc'; 
                var disqus_identifier = "/" + "docs/untether-v0.2/vsim";
                var disqus_title = "RTL simulation";
                var disqus_url = "https://www.lowrisc.org" + "docs/untether-v0.2/vsim";

                 
                (function() {
                    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
                    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
                    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
                })();
            </script>
            <noscript>Please enable JavaScript to view the <a href="http://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
            </div>
            

        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a <a href="https://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution ShareAlike 4.0 International License</a>
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

