-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon Mar  1 14:39:10 2021
-- Host        : 350D running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ WICSC_daq_data_select_top_1_0_stub.vhdl
-- Design      : WICSC_daq_data_select_top_1_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    in_data_16b_a1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_b1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_c1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_e1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_f1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_g1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_h1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_a2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_b2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_c2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_d2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_e2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_f2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_g2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in_data_16b_h2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_data_16b_a1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_b1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_c1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_d1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_e1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_f1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_g1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_h1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_a2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_b2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_c2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_d2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_e2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_f2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_g2 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    out_data_16b_h2 : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "in_data_16b_a1[15:0],in_data_16b_b1[15:0],in_data_16b_c1[15:0],in_data_16b_d1[15:0],in_data_16b_e1[15:0],in_data_16b_f1[15:0],in_data_16b_g1[15:0],in_data_16b_h1[15:0],in_data_16b_a2[15:0],in_data_16b_b2[15:0],in_data_16b_c2[15:0],in_data_16b_d2[15:0],in_data_16b_e2[15:0],in_data_16b_f2[15:0],in_data_16b_g2[15:0],in_data_16b_h2[15:0],out_data_16b_a1[13:0],out_data_16b_b1[13:0],out_data_16b_c1[13:0],out_data_16b_d1[13:0],out_data_16b_e1[13:0],out_data_16b_f1[13:0],out_data_16b_g1[13:0],out_data_16b_h1[13:0],out_data_16b_a2[13:0],out_data_16b_b2[13:0],out_data_16b_c2[13:0],out_data_16b_d2[13:0],out_data_16b_e2[13:0],out_data_16b_f2[13:0],out_data_16b_g2[13:0],out_data_16b_h2[13:0]";
attribute x_core_info : string;
attribute x_core_info of stub : architecture is "data_select_top,Vivado 2020.1";
begin
end;
