<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 22:05:16 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  106.349MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            130 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            13 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.597ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/txClkCount[20]  (from ipClk_c +)
   Destination:    FF         Data in        Streamer1/opQAMBlock[1]  (to ipClk_c +)

   Delay:               9.326ns  (26.9% logic, 73.1% route), 10 logic levels.

 Constraint Details:

      9.326ns physical path delay Streamer1/SLICE_141 to Streamer1/SLICE_350 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.597ns

 Physical Path Details:

      Data path Streamer1/SLICE_141 to Streamer1/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_141.CLK to */SLICE_141.Q1 Streamer1/SLICE_141 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_141.Q1 to *SLICE_1600.B1 Streamer1/txClkCount[20]
CTOF_DEL    ---     0.238 *SLICE_1600.B1 to *SLICE_1600.F1 Streamer1/SLICE_1600
ROUTE         1   e 0.232 *SLICE_1600.F1 to *SLICE_1600.C0 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_9
CTOF_DEL    ---     0.238 *SLICE_1600.C0 to *SLICE_1600.F0 Streamer1/SLICE_1600
ROUTE         1   e 0.908 *SLICE_1600.F0 to *SLICE_1591.D1 Streamer1/un1_opQAMBlock_2_sqmuxa_0_a2_1_13
CTOF_DEL    ---     0.238 *SLICE_1591.D1 to *SLICE_1591.F1 Streamer1/SLICE_1591
ROUTE         4   e 0.232 *SLICE_1591.F1 to *SLICE_1591.A0 Streamer1/N_523
CTOF_DEL    ---     0.238 *SLICE_1591.A0 to *SLICE_1591.F0 Streamer1/SLICE_1591
ROUTE         3   e 0.908 *SLICE_1591.F0 to *SLICE_1588.A0 Streamer1/N_525
CTOF_DEL    ---     0.238 *SLICE_1588.A0 to *SLICE_1588.F0 Streamer1/SLICE_1588
ROUTE         2   e 0.908 *SLICE_1588.F0 to *SLICE_1585.A1 Streamer1/N_498
CTOF_DEL    ---     0.238 *SLICE_1585.A1 to *SLICE_1585.F1 Streamer1/SLICE_1585
ROUTE         4   e 0.908 *SLICE_1585.F1 to *SLICE_1666.A1 Streamer1/N_543
CTOF_DEL    ---     0.238 *SLICE_1666.A1 to *SLICE_1666.F1 Streamer1/SLICE_1666
ROUTE         1   e 0.908 *SLICE_1666.F1 to *SLICE_1582.A0 Streamer1/N_482
CTOF_DEL    ---     0.238 *SLICE_1582.A0 to *SLICE_1582.F0 Streamer1/SLICE_1582
ROUTE         1   e 0.908 *SLICE_1582.F0 to */SLICE_350.B1 Streamer1/opQAMBlock_17_iv_1_38_i_2
CTOF_DEL    ---     0.238 */SLICE_350.B1 to */SLICE_350.F1 Streamer1/SLICE_350
ROUTE         1   e 0.001 */SLICE_350.F1 to *SLICE_350.DI1 Streamer1/N_34_i (to ipClk_c)
                  --------
                    9.326   (26.9% logic, 73.1% route), 10 logic levels.

Report:  106.349MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            130 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_169 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1730.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1730.A0 to *SLICE_1730.F0 Control/SLICE_1730
ROUTE         5   e 0.908 *SLICE_1730.F0 to *SLICE_169.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_166 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1730.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1730.A0 to *SLICE_1730.F0 Control/SLICE_1730
ROUTE         5   e 0.908 *SLICE_1730.F0 to *SLICE_166.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_167 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1730.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1730.A0 to *SLICE_1730.F0 Control/SLICE_1730
ROUTE         5   e 0.908 *SLICE_1730.F0 to *SLICE_167.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_168 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1730.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1730.A0 to *SLICE_1730.F0 Control/SLICE_1730
ROUTE         5   e 0.908 *SLICE_1730.F0 to *SLICE_168.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_165 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1730.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1730.A0 to *SLICE_1730.F0 Control/SLICE_1730
ROUTE         5   e 0.908 *SLICE_1730.F0 to *SLICE_165.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    3.183ns delay ipBtn[1] to Register/SLICE_369 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to *SLICE_1620.D0 ipBtn_c[1]
CTOF_DEL    ---     0.238 *SLICE_1620.D0 to *SLICE_1620.F0 Register/SLICE_1620
ROUTE         1   e 0.908 *SLICE_1620.F0 to */SLICE_369.D1 Register/opRdData_8_iv_0_2[1]
CTOF_DEL    ---     0.238 */SLICE_369.D1 to */SLICE_369.F1 Register/SLICE_369
ROUTE         1   e 0.001 */SLICE_369.F1 to *SLICE_369.DI1 Register/opRdData_8[1] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    3.183ns delay ipBtn[2] to Register/SLICE_370 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to *SLICE_1619.D0 ipBtn_c[2]
CTOF_DEL    ---     0.238 *SLICE_1619.D0 to *SLICE_1619.F0 Register/SLICE_1619
ROUTE         1   e 0.908 *SLICE_1619.F0 to */SLICE_370.D0 Register/opRdData_8_iv_0_2[2]
CTOF_DEL    ---     0.238 */SLICE_370.D0 to */SLICE_370.F0 Register/SLICE_370
ROUTE         1   e 0.001 */SLICE_370.F0 to *SLICE_370.DI0 Register/opRdData_8[2] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    3.183ns delay ipBtn[3] to Register/SLICE_370 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to *SLICE_1659.D0 ipBtn_c[3]
CTOF_DEL    ---     0.238 *SLICE_1659.D0 to *SLICE_1659.F0 Register/SLICE_1659
ROUTE         1   e 0.908 *SLICE_1659.F0 to */SLICE_370.D1 Register/opRdData_8_iv_0_2[3]
CTOF_DEL    ---     0.238 */SLICE_370.D1 to */SLICE_370.F1 Register/SLICE_370
ROUTE         1   e 0.001 */SLICE_370.F1 to *SLICE_370.DI1 Register/opRdData_8[3] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Control/SLICE_259 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1625.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1625.D0 to *SLICE_1625.F0 Control/SLICE_1625
ROUTE         1   e 0.908 *SLICE_1625.F0 to */SLICE_259.B1 Control/State_srsts_0_i_1[1]
CTOF_DEL    ---     0.238 */SLICE_259.B1 to */SLICE_259.F1 Control/SLICE_259
ROUTE         1   e 0.001 */SLICE_259.F1 to *SLICE_259.DI1 Control/N_142_i (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_254 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_254.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_216 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1729.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1729.A0 to *SLICE_1729.F0 Control/SLICE_1729
ROUTE         8   e 0.908 *SLICE_1729.F0 to */SLICE_216.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_217 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1729.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1729.A0 to *SLICE_1729.F0 Control/SLICE_1729
ROUTE         8   e 0.908 *SLICE_1729.F0 to */SLICE_217.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_218 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1729.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1729.A0 to *SLICE_1729.F0 Control/SLICE_1729
ROUTE         8   e 0.908 *SLICE_1729.F0 to */SLICE_218.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_220 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1729.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1729.A0 to *SLICE_1729.F0 Control/SLICE_1729
ROUTE         8   e 0.908 *SLICE_1729.F0 to */SLICE_220.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_221 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1729.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1729.A0 to *SLICE_1729.F0 Control/SLICE_1729
ROUTE         8   e 0.908 *SLICE_1729.F0 to */SLICE_221.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_414 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_414.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_415 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_415.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_412 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_412.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_416 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_416.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_417 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_417.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_418 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_418.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_419 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_419.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_420 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_420.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_422 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_422.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_423 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_423.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_424 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_424.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_210 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1626.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1626.D0 to *SLICE_1626.F0 Control/SLICE_1626
ROUTE         4   e 0.908 *SLICE_1626.F0 to */SLICE_210.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_258 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_258.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_215 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1729.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1729.A0 to *SLICE_1729.F0 Control/SLICE_1729
ROUTE         8   e 0.908 *SLICE_1729.F0 to */SLICE_215.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_214 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1729.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1729.A0 to *SLICE_1729.F0 Control/SLICE_1729
ROUTE         8   e 0.908 *SLICE_1729.F0 to */SLICE_214.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_413 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_413.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_425 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_425.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_211 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1626.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1626.D0 to *SLICE_1626.F0 Control/SLICE_1626
ROUTE         4   e 0.908 *SLICE_1626.F0 to */SLICE_211.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_207 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1627.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1627.B0 to *SLICE_1627.F0 Control/SLICE_1627
ROUTE         4   e 0.908 *SLICE_1627.F0 to */SLICE_207.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_208 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1627.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1627.B0 to *SLICE_1627.F0 Control/SLICE_1627
ROUTE         4   e 0.908 *SLICE_1627.F0 to */SLICE_208.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_243 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_243.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_421 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_421.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_244 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_244.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_426 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_426.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_212 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1626.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1626.D0 to *SLICE_1626.F0 Control/SLICE_1626
ROUTE         4   e 0.908 *SLICE_1626.F0 to */SLICE_212.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_245 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_245.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_209 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1627.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1627.B0 to *SLICE_1627.F0 Control/SLICE_1627
ROUTE         4   e 0.908 *SLICE_1627.F0 to */SLICE_209.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_246 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_246.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_247 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_247.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_248 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_248.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_249 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_249.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_251 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_251.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_252 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_252.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_253 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_253.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_250 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_250.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_256 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_256.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_257 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_257.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_427 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_1662.A1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1662.A1 to  SLICE_1662.F1 SLICE_1662
ROUTE        16   e 0.908  SLICE_1662.F1 to */SLICE_427.CE Control/N_550_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_213 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1626.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1626.D0 to *SLICE_1626.F0 Control/SLICE_1626
ROUTE         4   e 0.908 *SLICE_1626.F0 to */SLICE_213.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_219 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1729.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1729.A0 to *SLICE_1729.F0 Control/SLICE_1729
ROUTE         8   e 0.908 *SLICE_1729.F0 to */SLICE_219.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_206 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1627.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1627.B0 to *SLICE_1627.F0 Control/SLICE_1627
ROUTE         4   e 0.908 *SLICE_1627.F0 to */SLICE_206.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_255 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_1732.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1732.D0 to *SLICE_1732.F0 Control/SLICE_1732
ROUTE        16   e 0.908 *SLICE_1732.F0 to */SLICE_255.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_190 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_190.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_191 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_191.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_192 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_192.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_193 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_193.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_194 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_194.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_195 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_195.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_196 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_196.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_197 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_197.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_198 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_198.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_199 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_199.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_200 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_200.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_201 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_201.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_202 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_202.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_203 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_203.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_204 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_204.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_205 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_205.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_385 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to  SLICE_385.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_85 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_85.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_79 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_79.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_83 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_83.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_80 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_80.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_81 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_81.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_248 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_248.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_251 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_251.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_86 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_86.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_89 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_89.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_244 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_244.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_90 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_90.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_245 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_245.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_250 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_250.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_78 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_78.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_252 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_252.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_88 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_88.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_92 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_92.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_243 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_243.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_253 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_253.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_246 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_246.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_254 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_254.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_247 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_247.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_279 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_279.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_249 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *SLICE_249.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_93 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_93.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_84 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_84.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_87 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_87.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_91 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_91.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_82 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_82.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.037ns delay ipBtn[0] to Register/SLICE_369 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_369.D0 ipBtn_c[0]
CTOF_DEL    ---     0.238 */SLICE_369.D0 to */SLICE_369.F0 Register/SLICE_369
ROUTE         1   e 0.001 */SLICE_369.F0 to *SLICE_369.DI0 Register/opRdData_8[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_390 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to   SLICE_390.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_390.A0 to   SLICE_390.F0 SLICE_390
ROUTE         1   e 0.001   SLICE_390.F0 to  SLICE_390.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_255 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_255.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_255.C1 to */SLICE_255.F1 Control/SLICE_255
ROUTE         1   e 0.001 */SLICE_255.F1 to *SLICE_255.DI1 Control/N_572 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_260 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_260.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_260.D1 to */SLICE_260.F1 Control/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F1 to *SLICE_260.DI1 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_256 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_256.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.C0 to */SLICE_256.F0 Control/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F0 to *SLICE_256.DI0 Control/N_579 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_256 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_256.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_256.C1 to */SLICE_256.F1 Control/SLICE_256
ROUTE         1   e 0.001 */SLICE_256.F1 to *SLICE_256.DI1 Control/N_586 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_255 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_255.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_255.C0 to */SLICE_255.F0 Control/SLICE_255
ROUTE         1   e 0.001 */SLICE_255.F0 to *SLICE_255.DI0 Control/N_565 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_257 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_257.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.C0 to */SLICE_257.F0 Control/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F0 to *SLICE_257.DI0 Control/N_593 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_257 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_257.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.C1 to */SLICE_257.F1 Control/SLICE_257
ROUTE         1   e 0.001 */SLICE_257.F1 to *SLICE_257.DI1 Control/N_600 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_258 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_258.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.C0 to */SLICE_258.F0 Control/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F0 to *SLICE_258.DI0 Control/N_607 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_258 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_258.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.C1 to */SLICE_258.F1 Control/SLICE_258
ROUTE         1   e 0.001 */SLICE_258.F1 to *SLICE_258.DI1 Control/N_614 (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_260 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_260.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_260.D0 to */SLICE_260.F0 Control/SLICE_260
ROUTE         1   e 0.001 */SLICE_260.F0 to *SLICE_260.DI0 Control/N_31s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_259 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_259.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.D0 to */SLICE_259.F0 Control/SLICE_259
ROUTE         1   e 0.001 */SLICE_259.F0 to *SLICE_259.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *am_0_0_3.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *am_0_1_2.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *am_0_1_2.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to *am_0_0_3.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_444 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_444.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_428 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_428.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_441 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_441.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_436 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE        79   e 0.908       19.PADDI to */SLICE_436.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            13 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_386 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q0 Register/SLICE_386 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_386.Q0 to *SLICE_1721.A0 Register/LEDs_Q[0]
CTOF_DEL    ---     0.238 *SLICE_1721.A0 to *SLICE_1721.F0 Register/SLICE_1721
ROUTE         1   e 0.908 *SLICE_1721.F0 to       46.PADDO un1_Register_i[33]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_387 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_387.CLK to */SLICE_387.Q1 Register/SLICE_387 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_387.Q1 to *SLICE_1724.A0 Register/LEDs_Q[3]
CTOF_DEL    ---     0.238 *SLICE_1724.A0 to *SLICE_1724.F0 Register/SLICE_1724
ROUTE         1   e 0.908 *SLICE_1724.F0 to       43.PADDO un1_Register_i[36]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_388 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_388.CLK to */SLICE_388.Q0 Register/SLICE_388 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_388.Q0 to *SLICE_1725.A0 Register/LEDs_Q[4]
CTOF_DEL    ---     0.238 *SLICE_1725.A0 to *SLICE_1725.F0 Register/SLICE_1725
ROUTE         1   e 0.908 *SLICE_1725.F0 to       40.PADDO un1_Register_i[37]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_389 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_389.CLK to */SLICE_389.Q1 Register/SLICE_389 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_389.Q1 to *SLICE_1728.A0 Register/LEDs_Q[7]
CTOF_DEL    ---     0.238 *SLICE_1728.A0 to *SLICE_1728.F0 Register/SLICE_1728
ROUTE         1   e 0.908 *SLICE_1728.F0 to       37.PADDO un1_Register_i[40]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_386 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_386.CLK to */SLICE_386.Q1 Register/SLICE_386 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_386.Q1 to *SLICE_1722.A0 Register/LEDs_Q[1]
CTOF_DEL    ---     0.238 *SLICE_1722.A0 to *SLICE_1722.F0 Register/SLICE_1722
ROUTE         1   e 0.908 *SLICE_1722.F0 to       45.PADDO un1_Register_i[34]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_387 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_387.CLK to */SLICE_387.Q0 Register/SLICE_387 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_387.Q0 to *SLICE_1723.A0 Register/LEDs_Q[2]
CTOF_DEL    ---     0.238 *SLICE_1723.A0 to *SLICE_1723.F0 Register/SLICE_1723
ROUTE         1   e 0.908 *SLICE_1723.F0 to       44.PADDO un1_Register_i[35]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_388 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_388.CLK to */SLICE_388.Q1 Register/SLICE_388 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_388.Q1 to *SLICE_1726.A0 Register/LEDs_Q[5]
CTOF_DEL    ---     0.238 *SLICE_1726.A0 to *SLICE_1726.F0 Register/SLICE_1726
ROUTE         1   e 0.908 *SLICE_1726.F0 to       39.PADDO un1_Register_i[38]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_389 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_389.CLK to */SLICE_389.Q0 Register/SLICE_389 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_389.Q0 to *SLICE_1727.A0 Register/LEDs_Q[6]
CTOF_DEL    ---     0.238 *SLICE_1727.A0 to *SLICE_1727.F0 Register/SLICE_1727
ROUTE         1   e 0.908 *SLICE_1727.F0 to       38.PADDO un1_Register_i[39]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMModulated" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMModulated_MGIOL to opPWMModulated

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *ted_MGIOL.CLK to *d_MGIOL.IOLDO opPWMModulated_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *d_MGIOL.IOLDO to      100.IOLDO opPWMModulated_c
DOPAD_DEL   ---     0.896      100.IOLDO to        100.PAD opPWMModulated
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  106.349 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 397
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to         SLICE_21.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_22.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_23.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_24.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_78.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_79.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_80.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_81.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_82.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_83.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_84.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_85.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_86.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_87.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_88.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_89.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_90.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_91.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_92.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_93.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_95.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_96.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_101.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_102.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_103.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_104.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_105.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_106.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_112.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_113.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_114.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_115.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_116.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_117.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_118.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_119.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_120.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_121.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_122.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_152.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_153.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_154.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_155.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_156.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_157.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_158.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_159.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_160.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_161.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_162.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_163.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_165.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_166.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_167.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_168.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_169.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_185.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_186.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_187.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_188.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_190.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_191.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_192.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_193.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_194.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_195.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_196.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_197.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_198.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_199.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_200.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_201.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_202.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_203.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_204.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_205.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_206.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_207.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_208.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_209.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_210.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_211.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_212.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_213.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_214.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_215.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_216.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_217.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_218.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_219.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_220.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_221.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_223.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_224.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_225.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_226.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_227.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_228.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_229.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_230.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_231.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_232.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_233.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_234.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_235.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_236.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_237.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_238.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_239.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_240.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_241.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_242.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_243.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_244.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_245.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_246.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_247.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_248.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_249.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_250.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_251.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_252.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_253.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_254.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_255.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_256.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_257.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_258.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_259.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_260.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_274.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_275.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_276.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_277.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_279.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_280.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_281.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_282.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_283.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_284.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_285.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWMI/SLICE_286.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_287.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_288.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_289.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_290.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_291.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_292.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_293.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_294.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_295.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_298.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_300.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_301.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_302.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_303.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_304.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_305.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_306.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_307.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_308.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_309.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_310.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_311.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_312.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_313.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_314.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_315.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_316.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_317.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_318.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_319.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_320.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_321.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_322.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_323.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_324.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_325.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_326.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_327.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_328.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_329.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_330.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_331.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_332.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_333.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_334.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_335.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_336.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_339.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_340.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_341.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_342.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_343.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_344.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_345.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_346.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_347.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_348.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_349.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_352.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_353.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_354.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_355.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_356.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_357.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_358.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_359.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_360.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_361.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_362.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_363.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_364.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_365.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_366.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_367.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_368.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_369.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_370.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_371.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_372.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_373.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_374.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_375.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_376.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_377.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_378.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_379.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_380.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_381.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_382.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_383.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_384.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_385.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_386.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_387.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_388.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_389.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_390.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_391.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_392.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_394.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_395.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_396.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_397.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_398.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_399.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_400.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_401.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_402.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_404.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_405.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_407.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_409.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_410.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_411.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_412.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_413.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_414.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_415.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_416.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_417.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_418.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_419.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_420.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_421.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_422.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_423.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_424.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_425.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_426.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_427.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_428.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_430.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_433.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_435.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_436.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_437.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_439.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_440.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_441.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_442.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_444.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_446.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_447.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_448.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_449.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_450.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_451.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_452.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_453.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_454.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_455.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_456.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_457.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_458.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_459.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_460.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_461.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_463.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_464.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_465.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_466.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_467.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_468.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_469.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_470.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_471.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_472.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_473.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to biter1/SLICE_474.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_475.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_476.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_477.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_478.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_479.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_480.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_481.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_482.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to iter1/SLICE_1554.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1559.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to       SLICE_1593.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to       SLICE_1604.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1635.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1642.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1651.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1664.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to       SLICE_1668.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ister/SLICE_1671.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to       SLICE_1745.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to  opUART_Tx_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to MModulated_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to  ipUART_Rx_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    ipReset_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_390.F0 to        SLICE_390.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_78.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_79.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_80.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_81.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_82.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_83.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_84.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_85.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_86.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_87.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_88.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_89.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_90.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_91.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_92.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_93.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_190.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_191.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_192.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_193.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_194.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_195.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_196.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_197.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_198.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_199.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_200.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_201.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_202.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_203.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_204.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_205.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_243.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_244.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_245.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_246.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_247.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_248.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_249.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_250.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_251.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_252.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_253.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_254.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_255.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_255.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_256.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_256.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_257.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_257.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_258.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_258.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_259.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_260.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_260.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_279.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_385.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_390.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_428.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_436.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_441.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_444.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1625.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1626.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1627.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1662.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1729.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1730.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1732.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns egister/SLICE_386.Q0 to gister/SLICE_1721.A0 Register/LEDs_Q[0]
  e 0.908ns egister/SLICE_386.Q1 to gister/SLICE_1722.A0 Register/LEDs_Q[1]
  e 0.908ns egister/SLICE_387.Q0 to gister/SLICE_1723.A0 Register/LEDs_Q[2]
  e 0.908ns egister/SLICE_387.Q1 to gister/SLICE_1724.A0 Register/LEDs_Q[3]
  e 0.908ns egister/SLICE_388.Q0 to gister/SLICE_1725.A0 Register/LEDs_Q[4]
  e 0.908ns egister/SLICE_388.Q1 to gister/SLICE_1726.A0 Register/LEDs_Q[5]
  e 0.908ns egister/SLICE_389.Q0 to gister/SLICE_1727.A0 Register/LEDs_Q[6]
  e 0.908ns egister/SLICE_389.Q1 to gister/SLICE_1728.A0 Register/LEDs_Q[7]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_369.D0 ipBtn_c[0]
  e 0.908ns       ipBtn[2].PADDI to gister/SLICE_1619.D0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to gister/SLICE_1620.D0 ipBtn_c[1]
  e 0.908ns       ipBtn[3].PADDI to gister/SLICE_1659.D0 ipBtn_c[3]
  e 0.908ns gister/SLICE_1721.F0 to       opLED[0].PADDO un1_Register_i[33]
  e 0.908ns gister/SLICE_1722.F0 to       opLED[1].PADDO un1_Register_i[34]
  e 0.908ns gister/SLICE_1723.F0 to       opLED[2].PADDO un1_Register_i[35]
  e 0.908ns gister/SLICE_1724.F0 to       opLED[3].PADDO un1_Register_i[36]
  e 0.908ns gister/SLICE_1725.F0 to       opLED[4].PADDO un1_Register_i[37]
  e 0.908ns gister/SLICE_1726.F0 to       opLED[5].PADDO un1_Register_i[38]
  e 0.908ns gister/SLICE_1727.F0 to       opLED[6].PADDO un1_Register_i[39]
  e 0.908ns gister/SLICE_1728.F0 to       opLED[7].PADDO un1_Register_i[40]
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37541 paths, 1 nets, and 15090 connections (97.05% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 22:05:16 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsReceived[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_310 to Packetiser/UART_Inst/SLICE_310 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_310 to Packetiser/UART_Inst/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_310.CLK to */SLICE_310.Q0 Packetiser/UART_Inst/SLICE_310 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_310.Q0 to */SLICE_310.B1 Packetiser/UART_Inst/BitsReceived[2]
CTOF_DEL    ---     0.059 */SLICE_310.B1 to */SLICE_310.F1 Packetiser/UART_Inst/SLICE_310
ROUTE         1   e 0.001 */SLICE_310.F1 to *SLICE_310.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 397
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_390.F0 to        SLICE_390.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_78.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_79.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_80.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_81.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_82.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_83.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_84.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_85.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_86.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_87.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_88.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_89.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_90.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_91.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_92.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_93.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_190.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_191.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_192.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_193.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_194.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_195.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_196.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_197.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_198.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_199.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_200.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_201.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_202.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_203.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_204.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_205.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_243.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_244.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_245.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_246.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_247.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_248.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_249.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_250.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_251.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_252.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_253.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_254.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_255.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_255.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_256.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_256.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_257.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_257.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_258.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_258.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_259.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_260.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_260.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_279.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_385.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_390.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_428.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_436.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_441.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_444.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1625.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1626.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1627.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1662.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1729.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1730.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1732.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns egister/SLICE_386.Q0 to gister/SLICE_1721.A0 Register/LEDs_Q[0]
  e 0.450ns egister/SLICE_386.Q1 to gister/SLICE_1722.A0 Register/LEDs_Q[1]
  e 0.450ns egister/SLICE_387.Q0 to gister/SLICE_1723.A0 Register/LEDs_Q[2]
  e 0.450ns egister/SLICE_387.Q1 to gister/SLICE_1724.A0 Register/LEDs_Q[3]
  e 0.450ns egister/SLICE_388.Q0 to gister/SLICE_1725.A0 Register/LEDs_Q[4]
  e 0.450ns egister/SLICE_388.Q1 to gister/SLICE_1726.A0 Register/LEDs_Q[5]
  e 0.450ns egister/SLICE_389.Q0 to gister/SLICE_1727.A0 Register/LEDs_Q[6]
  e 0.450ns egister/SLICE_389.Q1 to gister/SLICE_1728.A0 Register/LEDs_Q[7]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_369.D0 ipBtn_c[0]
  e 0.450ns       ipBtn[2].PADDI to gister/SLICE_1619.D0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to gister/SLICE_1620.D0 ipBtn_c[1]
  e 0.450ns       ipBtn[3].PADDI to gister/SLICE_1659.D0 ipBtn_c[3]
  e 0.450ns gister/SLICE_1721.F0 to       opLED[0].PADDO un1_Register_i[33]
  e 0.450ns gister/SLICE_1722.F0 to       opLED[1].PADDO un1_Register_i[34]
  e 0.450ns gister/SLICE_1723.F0 to       opLED[2].PADDO un1_Register_i[35]
  e 0.450ns gister/SLICE_1724.F0 to       opLED[3].PADDO un1_Register_i[36]
  e 0.450ns gister/SLICE_1725.F0 to       opLED[4].PADDO un1_Register_i[37]
  e 0.450ns gister/SLICE_1726.F0 to       opLED[5].PADDO un1_Register_i[38]
  e 0.450ns gister/SLICE_1727.F0 to       opLED[6].PADDO un1_Register_i[39]
  e 0.450ns gister/SLICE_1728.F0 to       opLED[7].PADDO un1_Register_i[40]
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 37541 paths, 1 nets, and 15436 connections (99.28% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
