{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511025460848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511025460854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 12:17:40 2017 " "Processing started: Sat Nov 18 12:17:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511025460854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511025460854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511025460854 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1511025461200 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1511025461200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511025461633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE0_NANO DE0_NANO.v(32) " "Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE0_NANO\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511025477544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MAZE_MAPPER.v(92) " "Verilog HDL Module Instantiation warning at MAZE_MAPPER.v(92): ignored dangling comma in List of Port Connections" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 92 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1511025477544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze_mapper.v 1 1 " "Found 1 design units, including 1 entities, in source file maze_mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAZE_MAPPER " "Found entity 1: MAZE_MAPPER" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_SLAVE.v(31) " "Verilog HDL information at SPI_SLAVE.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_SLAVE.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/SPI_SLAVE.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511025477544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_SLAVE " "Found entity 1: SPI_SLAVE" {  } { { "SPI_SLAVE.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/SPI_SLAVE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "AUDIO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/AUDIO.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511025477544 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE0_NANO.v(105) " "Verilog HDL Instantiation warning at DE0_NANO.v(105): instance has no name" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511025477560 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE0_NANO.v(115) " "Verilog HDL Instantiation warning at DE0_NANO.v(115): instance has no name" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 115 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1511025477560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511025477856 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] DE0_NANO.v(48) " "Output port \"LED\[7..1\]\" at DE0_NANO.v(48) has no driver" {  } { { "DE0_NANO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1511025477856 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511025477887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511025477903 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511025477903 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAZE_MAPPER MAZE_MAPPER:comb_3 " "Elaborating entity \"MAZE_MAPPER\" for hierarchy \"MAZE_MAPPER:comb_3\"" {  } { { "DE0_NANO.v" "comb_3" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511025477903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 MAZE_MAPPER.v(38) " "Verilog HDL assignment warning at MAZE_MAPPER.v(38): truncated value with size 10 to match size of target (5)" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511025477918 "|DE0_NANO|MAZE_MAPPER:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 MAZE_MAPPER.v(39) " "Verilog HDL assignment warning at MAZE_MAPPER.v(39): truncated value with size 10 to match size of target (4)" {  } { { "MAZE_MAPPER.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511025477918 "|DE0_NANO|MAZE_MAPPER:comb_3"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid_array " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid_array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1511025477934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO MAZE_MAPPER:comb_3\|AUDIO:audio " "Elaborating entity \"AUDIO\" for hierarchy \"MAZE_MAPPER:comb_3\|AUDIO:audio\"" {  } { { "MAZE_MAPPER.v" "audio" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/MAZE_MAPPER.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511025477950 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.data_a 0 AUDIO.v(14) " "Net \"sin_table.data_a\" at AUDIO.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "AUDIO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/AUDIO.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511025478454 "|DE0_NANO|MAZE_MAPPER:comb_3|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.waddr_a 0 AUDIO.v(14) " "Net \"sin_table.waddr_a\" at AUDIO.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "AUDIO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/AUDIO.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511025478454 "|DE0_NANO|MAZE_MAPPER:comb_3|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table.we_a 0 AUDIO.v(14) " "Net \"sin_table.we_a\" at AUDIO.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "AUDIO.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/AUDIO.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1511025478454 "|DE0_NANO|MAZE_MAPPER:comb_3|AUDIO:audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_SLAVE SPI_SLAVE:comb_4 " "Elaborating entity \"SPI_SLAVE\" for hierarchy \"SPI_SLAVE:comb_4\"" {  } { { "DE0_NANO.v" "comb_4" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511025478532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_SLAVE.v(44) " "Verilog HDL assignment warning at SPI_SLAVE.v(44): truncated value with size 32 to match size of target (5)" {  } { { "SPI_SLAVE.v" "" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/SPI_SLAVE.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511025478547 "|DE0_NANO|SPI_SLAVE:comb_4"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "PIXEL_Y comb_3 " "Port \"PIXEL_Y\" does not exist in macrofunction \"comb_3\"" {  } { { "DE0_NANO.v" "comb_3" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 105 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511025478625 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "PIXEL_Y_IN driver " "Port \"PIXEL_Y_IN\" does not exist in macrofunction \"driver\"" {  } { { "DE0_NANO.v" "driver" { Text "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.v" 87 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511025478625 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1511025478657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.map.smsg " "Generated suppressed messages file C:/Users/gcfla/OneDrive/_ECE 3400/code/verilog/vga_team/DE0_NANO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511025478719 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511025478860 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 18 12:17:58 2017 " "Processing ended: Sat Nov 18 12:17:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511025478860 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511025478860 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511025478860 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511025478860 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511025479532 ""}
