

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'
================================================================
* Date:           Sat Apr 12 12:19:08 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.746 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       42|       42|  0.420 us|  0.420 us|   41|   41|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2  |       40|       40|         2|          1|          1|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     95|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|    187|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U458  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_165_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln46_1_fu_237_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln46_fu_243_p2       |         +|   0|  0|  13|           6|           6|
    |i_27_fu_177_p2           |         +|   0|  0|  12|           4|           1|
    |j_1_fu_253_p2            |         +|   0|  0|  10|           3|           1|
    |icmp_ln44_fu_159_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln45_fu_183_p2      |      icmp|   0|  0|  12|           3|           4|
    |select_ln44_1_fu_197_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln44_fu_189_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  95|          37|          32|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |i_fu_68                               |   9|          2|    4|          8|
    |indvar_flatten_fu_72                  |   9|          2|    6|         12|
    |j_fu_64                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   28|         56|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln46_reg_346         |  6|   0|    6|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_68                  |  4|   0|    4|          0|
    |indvar_flatten_fu_72     |  6|   0|    6|          0|
    |j_fu_64                  |  3|   0|    3|          0|
    |trunc_ln45_reg_351       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2|  return value|
|w_l_plus1_0_address0  |  out|    4|   ap_memory|                                                  w_l_plus1_0|         array|
|w_l_plus1_0_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_0|         array|
|w_l_plus1_0_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_0|         array|
|w_l_plus1_1_address0  |  out|    4|   ap_memory|                                                  w_l_plus1_1|         array|
|w_l_plus1_1_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_1|         array|
|w_l_plus1_1_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_1|         array|
|w_l_plus1_2_address0  |  out|    4|   ap_memory|                                                  w_l_plus1_2|         array|
|w_l_plus1_2_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_2|         array|
|w_l_plus1_2_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_2|         array|
|w_l_plus1_3_address0  |  out|    4|   ap_memory|                                                  w_l_plus1_3|         array|
|w_l_plus1_3_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_3|         array|
|w_l_plus1_3_q0        |   in|   25|   ap_memory|                                                  w_l_plus1_3|         array|
|w_l_plus1_T_address0  |  out|    6|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_ce0       |  out|    1|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_we0       |  out|    1|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_d0        |  out|   25|   ap_memory|                                                  w_l_plus1_T|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

