DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
]
instances [
(Instance
name "I5"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 20696,0
)
(Instance
name "I6"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 29641,0
)
(Instance
name "I4"
duLibraryName "Splitter"
duName "SeialSync"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 29881,0
)
(Instance
name "I7"
duLibraryName "Splitter"
duName "risingEdgeDetector"
elements [
]
mwi 0
uid 29897,0
)
(Instance
name "I9"
duLibraryName "Splitter"
duName "delayer"
elements [
]
mwi 0
uid 30896,0
)
(Instance
name "I1"
duLibraryName "Splitter_test"
duName "bascule"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 31019,0
)
(Instance
name "I3"
duLibraryName "Memory"
duName "bramDualport"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "initFile"
type "string"
value "initFile"
)
]
mwi 0
uid 33425,0
)
(Instance
name "I13"
duLibraryName "Splitter"
duName "RS232_reciver"
elements [
(GiElement
name "uartDataBitNb"
type "positive"
value "uartDataBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/uartBaudRate + 0.5)"
)
]
mwi 0
uid 37328,0
)
(Instance
name "I8"
duLibraryName "Splitter"
duName "muxOut"
elements [
]
mwi 0
uid 38594,0
)
(Instance
name "I15"
duLibraryName "Splitter"
duName "MuxRAM"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
]
mwi 0
uid 39318,0
)
(Instance
name "I2"
duLibraryName "Splitter"
duName "iisEncoder"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 39598,0
)
(Instance
name "I14"
duLibraryName "Splitter"
duName "testerRS232"
elements [
(GiElement
name "uartDataBitNb"
type "positive"
value "uartDataBitNb"
)
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
]
mwi 0
uid 40144,0
)
(Instance
name "I10"
duLibraryName "Splitter"
duName "CoeffWriter"
elements [
(GiElement
name "addressBitNb"
type "positive"
value "	addressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
]
mwi 0
uid 40278,0
)
(Instance
name "I0"
duLibraryName "Splitter"
duName "iisDecoder"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
mwi 0
uid 40324,0
)
(Instance
name "I12"
duLibraryName "Splitter"
duName "Rs232ToRam"
elements [
(GiElement
name "dataBitNb"
type "integer"
value "dataBitNb"
)
(GiElement
name "DATA_WIDTH"
type "integer"
value "DATA_WIDTH"
)
(GiElement
name "addressBitNb"
type "integer"
value "addressBitNb"
)
]
mwi 0
uid 40366,0
)
(Instance
name "I11"
duLibraryName "Splitter"
duName "Xover_with_RAM"
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
]
mwi 0
uid 40444,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"gates"
"Common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "visitorsVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter"
)
(vvPair
variable "d_logical"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\leftRightSplitter"
)
(vvPair
variable "date"
value "04.08.2023"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "leftRightSplitter"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "visitors@version.bd"
)
(vvPair
variable "f_logical"
value "visitorsVersion.bd"
)
(vvPair
variable "f_noext"
value "visitors@version"
)
(vvPair
variable "graphical_source_author"
value "maxime.cesalli"
)
(vvPair
variable "graphical_source_date"
value "04.08.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE2330804"
)
(vvPair
variable "graphical_source_time"
value "13:47:52"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE2330804"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Splitter"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Splitter"
)
(vvPair
variable "library_downstream_SpyGlass"
value "D:\\Users\\Syslo\\Chronometer\\Synthesis"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "leftRightSplitter"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\left@right@splitter\\visitors@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\maxime.cesalli\\Desktop\\I2s\\Bachlor_Project\\Prefs\\..\\Splitter\\hds\\leftRightSplitter\\visitorsVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "visitors@version"
)
(vvPair
variable "this_file_logical"
value "visitorsVersion"
)
(vvPair
variable "time"
value "13:47:52"
)
(vvPair
variable "unit"
value "leftRightSplitter"
)
(vvPair
variable "user"
value "maxime.cesalli"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "visitorsVersion"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (PortIoIn
uid 201,0
shape (CompositeShape
uid 1518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1519,0
sl 0
ro 270
xt "36000,45625,37500,46375"
)
(Line
uid 1520,0
sl 0
ro 270
xt "37500,46000,38000,46000"
pts [
"37500,46000"
"38000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1522,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31200,45300,35000,46700"
st "clock"
ju 2
blo "35000,46500"
tm "WireNameMgr"
)
s (Text
uid 1523,0
va (VaSet
)
xt "31200,46700,31200,46700"
ju 2
blo "31200,46700"
tm "SignalTypeMgr"
)
)
)
*2 (PortIoIn
uid 205,0
shape (CompositeShape
uid 1524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1525,0
sl 0
ro 270
xt "36000,47625,37500,48375"
)
(Line
uid 1526,0
sl 0
ro 270
xt "37500,48000,38000,48000"
pts [
"37500,48000"
"38000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1528,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "30900,47300,35000,48700"
st "reset"
ju 2
blo "35000,48500"
tm "WireNameMgr"
)
s (Text
uid 1529,0
va (VaSet
)
xt "30900,48700,30900,48700"
ju 2
blo "30900,48700"
tm "SignalTypeMgr"
)
)
)
*3 (Net
uid 209,0
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 1,0
)
declText (MLText
uid 210,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "26000,5400,36300,6400"
st "reset       : std_ulogic"
)
)
*4 (Net
uid 217,0
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "26000,1800,36300,2800"
st "clock       : std_ulogic"
)
)
*5 (Grouping
uid 812,0
optionalChildren [
*6 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "188000,104000,207000,106000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "188200,104400,203600,105600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,104000,182000,106000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "162150,104300,175850,105700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,110000,182000,112000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,110400,181100,111600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "182000,104000,188000,106000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "182200,104400,186900,105600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,106000,182000,108000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,106400,176400,107600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,106000,161000,108000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,106400,159600,107600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,108000,161000,110000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,108400,159600,109600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "182000,106000,207000,112000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "182200,106200,196300,107400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*14 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "161000,108000,182000,110000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "161200,108400,175700,109600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "156000,110000,161000,112000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "156200,110400,160500,111600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "156000,104000,207000,112000"
)
oxt "13000,22000,64000,30000"
)
*16 (PortIoOut
uid 12779,0
shape (CompositeShape
uid 12780,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12781,0
sl 0
ro 270
xt "305500,35625,307000,36375"
)
(Line
uid 12782,0
sl 0
ro 270
xt "305000,36000,305500,36000"
pts [
"305000,36000"
"305500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12783,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12784,0
va (VaSet
font "Verdana,12,0"
)
xt "300000,34300,305600,35700"
st "Data_O"
blo "300000,35500"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 12792,0
decl (Decl
n "Data_O"
t "std_uLogic"
o 12
suid 87,0
)
declText (MLText
uid 12793,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,11200,1200"
st "Data_O      : std_uLogic"
)
)
*18 (PortIoIn
uid 12794,0
shape (CompositeShape
uid 12795,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12796,0
sl 0
ro 270
xt "39000,40625,40500,41375"
)
(Line
uid 12797,0
sl 0
ro 270
xt "40500,41000,41000,41000"
pts [
"40500,41000"
"41000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12798,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12799,0
va (VaSet
font "Verdana,12,0"
)
xt "33500,40500,38000,41900"
st "CLK_I"
ju 2
blo "38000,41700"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 12807,0
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 88,0
)
declText (MLText
uid 12808,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10900,1200"
st "CLK_I       : std_uLogic"
)
)
*20 (PortIoOut
uid 12809,0
shape (CompositeShape
uid 12810,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12811,0
sl 0
ro 270
xt "305500,39625,307000,40375"
)
(Line
uid 12812,0
sl 0
ro 270
xt "305000,40000,305500,40000"
pts [
"305000,40000"
"305500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12813,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12814,0
va (VaSet
font "Verdana,12,0"
)
xt "300000,38300,305000,39700"
st "CLK_O"
blo "300000,39500"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 12822,0
decl (Decl
n "CLK_O"
t "std_uLogic"
o 11
suid 89,0
)
declText (MLText
uid 12823,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,11200,1200"
st "CLK_O       : std_uLogic"
)
)
*22 (PortIoIn
uid 12824,0
shape (CompositeShape
uid 12825,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12826,0
sl 0
ro 270
xt "39000,42625,40500,43375"
)
(Line
uid 12827,0
sl 0
ro 270
xt "40500,43000,41000,43000"
pts [
"40500,43000"
"41000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12828,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12829,0
va (VaSet
font "Verdana,12,0"
)
xt "32900,42500,38000,43900"
st "Data_I"
ju 2
blo "38000,43700"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 12837,0
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 90,0
)
declText (MLText
uid 12838,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10900,1200"
st "Data_I      : std_uLogic"
)
)
*24 (PortIoIn
uid 12839,0
shape (CompositeShape
uid 12840,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12841,0
sl 0
ro 270
xt "39000,38625,40500,39375"
)
(Line
uid 12842,0
sl 0
ro 270
xt "40500,39000,41000,39000"
pts [
"40500,39000"
"41000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12843,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12844,0
va (VaSet
font "Verdana,12,0"
)
xt "34400,38500,38000,39900"
st "LR_I"
ju 2
blo "38000,39700"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 12852,0
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 91,0
)
declText (MLText
uid 12853,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10600,1200"
st "LR_I        : std_uLogic"
)
)
*26 (PortIoOut
uid 12854,0
shape (CompositeShape
uid 12855,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12856,0
sl 0
ro 270
xt "305500,37625,307000,38375"
)
(Line
uid 12857,0
sl 0
ro 270
xt "305000,38000,305500,38000"
pts [
"305000,38000"
"305500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12858,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12859,0
va (VaSet
font "Verdana,12,0"
)
xt "300000,36300,304100,37700"
st "LR_O"
blo "300000,37500"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 12867,0
decl (Decl
n "LR_O"
t "std_ulogic"
o 13
suid 92,0
)
declText (MLText
uid 12868,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10700,1200"
st "LR_O        : std_ulogic"
)
)
*28 (Net
uid 14047,0
lang 11
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_IN_WIDTH-1 downto 0)"
o 29
suid 117,0
)
declText (MLText
uid 14048,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,25700,1200"
st "SIGNAL audioLeft   : signed(DATA_IN_WIDTH-1 downto 0)"
)
)
*29 (Net
uid 17989,0
decl (Decl
n "audioRight"
t "signed"
b "(DATA_IN_WIDTH-1 DOWNTO 0)"
o 31
suid 146,0
)
declText (MLText
uid 17990,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,26700,1200"
st "SIGNAL audioRight  : signed(DATA_IN_WIDTH-1 DOWNTO 0)"
)
)
*30 (Net
uid 18410,0
decl (Decl
n "dataValid"
t "std_ulogic"
o 37
suid 149,0
)
declText (MLText
uid 18411,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,14000,1200"
st "SIGNAL dataValid   : std_ulogic"
)
)
*31 (SaComponent
uid 20696,0
optionalChildren [
*32 (CptPort
uid 20680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,50625,77000,51375"
)
tg (CPTG
uid 20682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20683,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,50300,81800,51700"
st "clock"
blo "78000,51500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
suid 1,0
)
)
)
*33 (CptPort
uid 20684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,51625,77000,52375"
)
tg (CPTG
uid 20686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20687,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,51300,82100,52700"
st "reset"
blo "78000,52500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 2,0
)
)
)
*34 (CptPort
uid 20688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,45625,77000,46375"
)
tg (CPTG
uid 20690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20691,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,45300,84700,46700"
st "dataValid"
blo "78000,46500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
suid 3,0
)
)
)
*35 (CptPort
uid 20692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,44625,89750,45375"
)
tg (CPTG
uid 20694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20695,0
va (VaSet
font "Verdana,12,0"
)
xt "85600,44300,88000,45700"
st "en"
ju 2
blo "88000,45500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 20697,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,44000,89000,53000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 20698,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 20699,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,53800,83050,55000"
st "Splitter"
blo "78650,54800"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 20700,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,55000,89350,56200"
st "risingEdgeDetector"
blo "78650,56000"
tm "CptNameMgr"
)
*38 (Text
uid 20701,0
va (VaSet
font "Verdana,9,1"
)
xt "78650,56200,80350,57400"
st "I5"
blo "78650,57200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20702,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20703,0
text (MLText
uid 20704,0
va (VaSet
font "Courier New,8,0"
)
xt "82000,54200,82000,54200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 20705,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,51250,78750,52750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*39 (PortIoIn
uid 23552,0
shape (CompositeShape
uid 23553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23554,0
sl 0
ro 270
xt "36000,54625,37500,55375"
)
(Line
uid 23555,0
sl 0
ro 270
xt "37500,55000,38000,55000"
pts [
"37500,55000"
"38000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23556,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23557,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,54300,35000,55700"
st "S21"
ju 2
blo "35000,55500"
tm "WireNameMgr"
)
s (Text
uid 23558,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,55700,31800,55700"
ju 2
blo "31800,55700"
tm "SignalTypeMgr"
)
)
)
*40 (PortIoIn
uid 23567,0
shape (CompositeShape
uid 23568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23569,0
sl 0
ro 270
xt "36000,50625,37500,51375"
)
(Line
uid 23570,0
sl 0
ro 270
xt "37500,51000,38000,51000"
pts [
"37500,51000"
"38000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23571,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23572,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,50500,35000,51900"
st "S22"
ju 2
blo "35000,51700"
tm "WireNameMgr"
)
s (Text
uid 23573,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,51900,31800,51900"
ju 2
blo "31800,51900"
tm "SignalTypeMgr"
)
)
)
*41 (Net
uid 23580,0
decl (Decl
n "S22"
t "std_ulogic"
o 7
suid 246,0
)
declText (MLText
uid 23581,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S22         : std_ulogic"
)
)
*42 (PortIoIn
uid 23582,0
shape (CompositeShape
uid 23583,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23584,0
sl 0
ro 270
xt "36000,52625,37500,53375"
)
(Line
uid 23585,0
sl 0
ro 270
xt "37500,53000,38000,53000"
pts [
"37500,53000"
"38000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 23586,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23587,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,52500,35000,53900"
st "S23"
ju 2
blo "35000,53700"
tm "WireNameMgr"
)
s (Text
uid 23588,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,53900,31800,53900"
ju 2
blo "31800,53900"
tm "SignalTypeMgr"
)
)
)
*43 (Net
uid 23595,0
decl (Decl
n "S23"
t "std_ulogic"
o 8
suid 247,0
)
declText (MLText
uid 23596,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S23         : std_ulogic"
)
)
*44 (PortIoIn
uid 24885,0
shape (CompositeShape
uid 24886,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24887,0
sl 0
ro 270
xt "36000,56625,37500,57375"
)
(Line
uid 24888,0
sl 0
ro 270
xt "37500,57000,38000,57000"
pts [
"37500,57000"
"38000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24889,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24890,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "31800,56300,35000,57700"
ju 2
blo "35000,57500"
tm "WireNameMgr"
)
s (Text
uid 24891,0
va (VaSet
font "Verdana,12,0"
)
xt "31800,57700,31800,57700"
ju 2
blo "31800,57700"
tm "SignalTypeMgr"
)
)
)
*45 (Net
uid 25063,0
decl (Decl
n "S21"
t "std_ulogic"
o 6
suid 283,0
)
declText (MLText
uid 25064,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,10400,1200"
st "S21         : std_ulogic"
)
)
*46 (Net
uid 27627,0
lang 11
decl (Decl
n "DOUT"
t "std_ulogic"
o 15
suid 360,0
)
declText (MLText
uid 27628,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL DOUT        : std_ulogic"
)
)
*47 (Net
uid 27633,0
lang 11
decl (Decl
n "LRCK"
t "std_ulogic"
o 21
suid 361,0
)
declText (MLText
uid 27634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14000,1000"
st "SIGNAL LRCK        : std_ulogic"
)
)
*48 (Net
uid 27639,0
lang 11
decl (Decl
n "SCK"
t "std_ulogic"
o 26
suid 362,0
)
declText (MLText
uid 27640,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13800,1000"
st "SIGNAL SCK         : std_ulogic"
)
)
*49 (Net
uid 29529,0
lang 11
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 44
suid 388,0
)
declText (MLText
uid 29530,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25700,1000"
st "SIGNAL lowPass     : signed(DATA_WIDTH-1  DOWNTO  0)"
)
)
*50 (Net
uid 29537,0
lang 11
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 43
suid 389,0
)
declText (MLText
uid 29538,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25700,1000"
st "SIGNAL highPass    : signed(DATA_WIDTH-1  DOWNTO  0)"
)
)
*51 (SaComponent
uid 29641,0
optionalChildren [
*52 (CptPort
uid 29663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195000,25625,195750,26375"
)
tg (CPTG
uid 29665,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29666,0
va (VaSet
font "Verdana,12,0"
)
xt "191600,25300,194000,26700"
st "en"
ju 2
blo "194000,26500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
)
)
)
*53 (CptPort
uid 29659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182250,26625,183000,27375"
)
tg (CPTG
uid 29661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29662,0
va (VaSet
font "Verdana,12,0"
)
xt "184000,26300,190700,27700"
st "dataValid"
blo "184000,27500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
)
)
)
*54 (CptPort
uid 29655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182250,32625,183000,33375"
)
tg (CPTG
uid 29657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29658,0
va (VaSet
font "Verdana,12,0"
)
xt "184000,32300,188100,33700"
st "reset"
blo "184000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*55 (CptPort
uid 29651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "182250,31625,183000,32375"
)
tg (CPTG
uid 29653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29654,0
va (VaSet
font "Verdana,12,0"
)
xt "184000,31300,187800,32700"
st "clock"
blo "184000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
]
shape (Rectangle
uid 29642,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "183000,25000,195000,34000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 29643,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 29644,0
va (VaSet
font "Verdana,9,1"
)
xt "184650,34800,189050,36000"
st "Splitter"
blo "184650,35800"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 29645,0
va (VaSet
font "Verdana,9,1"
)
xt "184650,36000,195350,37200"
st "risingEdgeDetector"
blo "184650,37000"
tm "CptNameMgr"
)
*58 (Text
uid 29646,0
va (VaSet
font "Verdana,9,1"
)
xt "184650,37200,186350,38400"
st "I6"
blo "184650,38200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29647,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29648,0
text (MLText
uid 29649,0
va (VaSet
font "Courier New,8,0"
)
xt "188000,35200,188000,35200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29650,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "183250,32250,184750,33750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*59 (Net
uid 29679,0
decl (Decl
n "DataReady"
t "std_ulogic"
o 17
suid 393,0
)
declText (MLText
uid 29680,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14800,1000"
st "SIGNAL DataReady   : std_ulogic"
)
)
*60 (SaComponent
uid 29881,0
optionalChildren [
*61 (CptPort
uid 29877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29878,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214625,52000,215375,52750"
)
tg (CPTG
uid 29879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29880,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "214300,44400,215700,51000"
st "NewData"
blo "215500,51000"
)
)
thePort (LogicalPort
decl (Decl
n "NewData"
t "std_uLogic"
o 9
suid 9,0
)
)
)
*62 (CptPort
uid 29873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,49625,203000,50375"
)
tg (CPTG
uid 29875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29876,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,49300,208100,50700"
st "reset"
blo "204000,50500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_uLogic"
o 8
suid 8,0
)
)
)
*63 (CptPort
uid 29869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,48625,203000,49375"
)
tg (CPTG
uid 29871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29872,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,48300,207800,49700"
st "clock"
blo "204000,49500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_uLogic"
o 7
suid 7,0
)
)
)
*64 (CptPort
uid 29865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29866,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "209625,35250,210375,36000"
)
tg (CPTG
uid 29867,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29868,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "209300,37000,210700,40600"
st "LR_I"
ju 2
blo "210500,37000"
)
)
thePort (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 6,0
)
)
)
*65 (CptPort
uid 29861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,37625,203000,38375"
)
tg (CPTG
uid 29863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29864,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,37300,210000,38700"
st "lowPass"
blo "204000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 21
suid 5,0
)
)
)
*66 (CptPort
uid 29857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,43625,203000,44375"
)
tg (CPTG
uid 29859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29860,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,43300,210500,44700"
st "highPass"
blo "204000,44500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 22
suid 4,0
)
)
)
*67 (CptPort
uid 29853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "202250,40625,203000,41375"
)
tg (CPTG
uid 29855,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29856,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,40300,211700,41700"
st "DataReady"
blo "204000,41500"
)
)
thePort (LogicalPort
decl (Decl
n "DataReady"
t "std_ulogic"
o 25
suid 3,0
)
)
)
*68 (CptPort
uid 29849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,37625,223750,38375"
)
tg (CPTG
uid 29851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29852,0
va (VaSet
font "Verdana,12,0"
)
xt "212900,37300,222000,38700"
st "audioRight1"
ju 2
blo "222000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 24
suid 2,0
)
)
)
*69 (CptPort
uid 29845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "223000,41625,223750,42375"
)
tg (CPTG
uid 29847,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29848,0
va (VaSet
font "Verdana,12,0"
)
xt "213700,41300,222000,42700"
st "audioLeft1"
ju 2
blo "222000,42500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 23
suid 1,0
)
)
)
]
shape (Rectangle
uid 29882,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "203000,36000,223000,52000"
)
oxt "15000,6000,35000,22000"
ttg (MlTextGroup
uid 29883,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 29884,0
va (VaSet
font "Verdana,9,1"
)
xt "202850,52800,207250,54000"
st "Splitter"
blo "202850,53800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 29885,0
va (VaSet
font "Verdana,9,1"
)
xt "202850,54000,208150,55200"
st "SeialSync"
blo "202850,55000"
tm "CptNameMgr"
)
*72 (Text
uid 29886,0
va (VaSet
font "Verdana,9,1"
)
xt "202850,55200,204550,56400"
st "I4"
blo "202850,56200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29887,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29888,0
text (MLText
uid 29889,0
va (VaSet
font "Courier New,8,0"
)
xt "189000,57200,211500,58000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 29890,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "203250,50250,204750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*73 (SaComponent
uid 29897,0
optionalChildren [
*74 (CptPort
uid 29907,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29908,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,61625,219000,62375"
)
tg (CPTG
uid 29909,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29910,0
va (VaSet
font "Verdana,12,0"
)
xt "220000,61300,223800,62700"
st "clock"
blo "220000,62500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*75 (CptPort
uid 29911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,62625,219000,63375"
)
tg (CPTG
uid 29913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29914,0
va (VaSet
font "Verdana,12,0"
)
xt "220000,62300,224100,63700"
st "reset"
blo "220000,63500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*76 (CptPort
uid 29915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29916,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "231000,57625,231750,58375"
)
tg (CPTG
uid 29917,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29918,0
va (VaSet
font "Verdana,12,0"
)
xt "223300,57300,230000,58700"
st "dataValid"
ju 2
blo "230000,58500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataValid"
t "std_logic"
o 3
)
)
)
*77 (CptPort
uid 29919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29920,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "218250,57625,219000,58375"
)
tg (CPTG
uid 29921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29922,0
va (VaSet
font "Verdana,12,0"
)
xt "220000,57300,222400,58700"
st "en"
blo "220000,58500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 29898,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "219000,55000,231000,64000"
)
oxt "24000,15000,36000,25000"
ttg (MlTextGroup
uid 29899,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 29900,0
va (VaSet
font "Verdana,9,1"
)
xt "220650,64800,225050,66000"
st "Splitter"
blo "220650,65800"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 29901,0
va (VaSet
font "Verdana,9,1"
)
xt "220650,66000,231350,67200"
st "risingEdgeDetector"
blo "220650,67000"
tm "CptNameMgr"
)
*80 (Text
uid 29902,0
va (VaSet
font "Verdana,9,1"
)
xt "220650,67200,222350,68400"
st "I7"
blo "220650,68200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29903,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29904,0
text (MLText
uid 29905,0
va (VaSet
font "Courier New,8,0"
)
xt "224000,65200,224000,65200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 29906,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "219250,62250,220750,63750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*81 (Net
uid 29935,0
lang 11
decl (Decl
n "NewData"
t "std_uLogic"
o 22
suid 396,0
)
declText (MLText
uid 29936,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14800,1000"
st "SIGNAL NewData     : std_uLogic"
)
)
*82 (Net
uid 30056,0
decl (Decl
n "Next_data"
t "std_ulogic"
o 23
suid 399,0
)
declText (MLText
uid 30057,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14500,1000"
st "SIGNAL Next_data   : std_ulogic"
)
)
*83 (Net
uid 30071,0
decl (Decl
n "end_Calc"
t "std_ulogic"
o 42
suid 400,0
)
declText (MLText
uid 30072,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14300,1000"
st "SIGNAL end_Calc    : std_ulogic"
)
)
*84 (Net
uid 30123,0
lang 11
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 32
suid 402,0
)
declText (MLText
uid 30124,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25500,1000"
st "SIGNAL audioRight1 : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*85 (Net
uid 30129,0
lang 11
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 30
suid 403,0
)
declText (MLText
uid 30130,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25200,1000"
st "SIGNAL audioLeft1  : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*86 (Net
uid 30270,0
lang 11
decl (Decl
n "Frameout0"
t "std_uLogic"
o 20
suid 405,0
)
declText (MLText
uid 30271,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14900,1000"
st "SIGNAL Frameout0   : std_uLogic"
)
)
*87 (PortIoOut
uid 30446,0
shape (CompositeShape
uid 30447,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30448,0
sl 0
ro 270
xt "299500,68625,301000,69375"
)
(Line
uid 30449,0
sl 0
ro 270
xt "299000,69000,299500,69000"
pts [
"299000,69000"
"299500,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30450,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30451,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "302000,68500,307600,69900"
st "testOut"
blo "302000,69700"
tm "WireNameMgr"
)
s (Text
uid 30452,0
va (VaSet
font "Verdana,12,0"
)
xt "302000,69900,302000,69900"
blo "302000,69900"
tm "SignalTypeMgr"
)
)
)
*88 (Net
uid 30459,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(6 downto 0)"
o 14
suid 406,0
)
declText (MLText
uid 30460,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,19500,1000"
st "testOut     : std_ulogic_vector(6 downto 0)"
)
)
*89 (HdlText
uid 30550,0
optionalChildren [
*90 (EmbeddedText
uid 30556,0
commentText (CommentText
uid 30557,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 30558,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "260000,64000,285000,87000"
)
oxt "0,0,18000,5000"
text (MLText
uid 30559,0
va (VaSet
)
xt "260200,64200,277200,72600"
st "
testOut(0) <= outputEn;
testOut(1) <= newSample;
testOut(2) <= '0';
testOut(3) <= enB1;
testOut(4) <= DebugData(0);
testOut(5) <= DebugData(1);
testOut(6) <= DebugData(1);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 23000
visibleWidth 25000
)
)
)
]
shape (Rectangle
uid 30551,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "259000,60000,288000,97000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 30552,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 30553,0
va (VaSet
font "Verdana,9,1"
)
xt "259800,97800,262200,99000"
st "eb1"
blo "259800,98800"
tm "HdlTextNameMgr"
)
*92 (Text
uid 30554,0
va (VaSet
font "Verdana,9,1"
)
xt "259800,99000,261000,100200"
st "1"
blo "259800,100000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 30555,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "259250,95250,260750,96750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*93 (Net
uid 30856,0
decl (Decl
n "Data"
t "std_ulogic"
o 16
suid 409,0
)
declText (MLText
uid 30857,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13700,1000"
st "SIGNAL Data        : std_ulogic"
)
)
*94 (SaComponent
uid 30896,0
optionalChildren [
*95 (CptPort
uid 30880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,60625,118000,61375"
)
tg (CPTG
uid 30882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30883,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,60300,122800,61700"
st "clock"
blo "119000,61500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*96 (CptPort
uid 30884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,57625,118000,58375"
)
tg (CPTG
uid 30886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30887,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,57300,122800,58700"
st "Data"
blo "119000,58500"
)
)
thePort (LogicalPort
decl (Decl
n "Data"
t "std_ulogic"
o 16
suid 2,0
)
)
)
*97 (CptPort
uid 30888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,56625,129750,57375"
)
tg (CPTG
uid 30890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30891,0
va (VaSet
font "Verdana,12,0"
)
xt "118600,55300,129000,56700"
st "Data_delayed"
ju 2
blo "129000,56500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data_delayed"
t "std_logic"
o 31
suid 3,0
)
)
)
*98 (CptPort
uid 30892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,61625,118000,62375"
)
tg (CPTG
uid 30894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30895,0
va (VaSet
font "Verdana,12,0"
)
xt "119000,61300,123100,62700"
st "reset"
blo "119000,62500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 4,0
)
)
)
]
shape (Rectangle
uid 30897,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "118000,53000,129000,63000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 30898,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 30899,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,66800,129200,68000"
st "Splitter"
blo "124800,67800"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 30900,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,68000,129100,69200"
st "delayer"
blo "124800,69000"
tm "CptNameMgr"
)
*101 (Text
uid 30901,0
va (VaSet
font "Verdana,9,1"
)
xt "124800,69200,126500,70400"
st "I9"
blo "124800,70200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30902,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30903,0
text (MLText
uid 30904,0
va (VaSet
font "Courier New,8,0"
)
xt "95500,54000,95500,54000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 30905,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "118250,61250,119750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*102 (SaComponent
uid 31019,0
optionalChildren [
*103 (CptPort
uid 30991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,38625,99000,39375"
)
tg (CPTG
uid 30993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30994,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,38300,108600,39700"
st "audio_R_in"
blo "100000,39500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_R_in"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*104 (CptPort
uid 30995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,41625,99000,42375"
)
tg (CPTG
uid 30997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30998,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,41300,108500,42700"
st "audio_L_in"
blo "100000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_L_in"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*105 (CptPort
uid 30999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,38625,120750,39375"
)
tg (CPTG
uid 31001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31002,0
va (VaSet
font "Verdana,12,0"
)
xt "109500,38300,119000,39700"
st "audio_L_out"
ju 2
blo "119000,39500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_L_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*106 (CptPort
uid 31003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,41625,120750,42375"
)
tg (CPTG
uid 31005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 31006,0
va (VaSet
font "Verdana,12,0"
)
xt "109400,41300,119000,42700"
st "audio_R_out"
ju 2
blo "119000,42500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*107 (CptPort
uid 31007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,44625,99000,45375"
)
tg (CPTG
uid 31009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31010,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,44300,103800,45700"
st "clock"
blo "100000,45500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*108 (CptPort
uid 31011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,45625,99000,46375"
)
tg (CPTG
uid 31013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31014,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,45300,104100,46700"
st "reset"
blo "100000,46500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*109 (CptPort
uid 31015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 31016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98250,43625,99000,44375"
)
tg (CPTG
uid 31017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31018,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,43300,106700,44700"
st "dataVAlid"
blo "100000,44500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataVAlid"
t "std_ulogic"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 31020,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "99000,36000,120000,47000"
)
oxt "15000,6000,36000,17000"
ttg (MlTextGroup
uid 31021,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 31022,0
va (VaSet
font "Verdana,9,1"
)
xt "101650,47800,109350,49000"
st "Splitter_test"
blo "101650,48800"
tm "BdLibraryNameMgr"
)
*111 (Text
uid 31023,0
va (VaSet
font "Verdana,9,1"
)
xt "101650,49000,105950,50200"
st "bascule"
blo "101650,50000"
tm "CptNameMgr"
)
*112 (Text
uid 31024,0
va (VaSet
font "Verdana,9,1"
)
xt "101650,50200,103350,51400"
st "I1"
blo "101650,51200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 31025,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 31026,0
text (MLText
uid 31027,0
va (VaSet
font "Courier New,8,0"
)
xt "107000,49600,129500,50400"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 31028,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "99250,45250,100750,46750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*113 (Net
uid 31075,0
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 19
suid 411,0
)
declText (MLText
uid 31076,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,21000,1000"
st "SIGNAL DebugData   : unsigned(1 DOWNTO 0)"
)
)
*114 (Net
uid 32067,0
lang 11
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 33
suid 420,0
)
declText (MLText
uid 32068,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25800,1000"
st "SIGNAL audio_R_out : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*115 (Net
uid 32918,0
lang 11
decl (Decl
n "we"
t "std_ulogic"
o 47
suid 425,0
)
declText (MLText
uid 32919,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13600,1000"
st "SIGNAL we          : std_ulogic"
)
)
*116 (SaComponent
uid 33425,0
optionalChildren [
*117 (CptPort
uid 33377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,16625,135000,17375"
)
tg (CPTG
uid 33379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33380,0
va (VaSet
)
xt "136000,16500,140200,17700"
st "clockA"
blo "136000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clockA"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*118 (CptPort
uid 33381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,14625,135000,15375"
)
tg (CPTG
uid 33383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33384,0
va (VaSet
)
xt "136000,14500,138700,15700"
st "enA"
blo "136000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enA"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*119 (CptPort
uid 33385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,2625,135000,3375"
)
tg (CPTG
uid 33387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33388,0
va (VaSet
)
xt "136000,2500,141200,3700"
st "writeEnA"
blo "136000,3500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnA"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*120 (CptPort
uid 33389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,4625,135000,5375"
)
tg (CPTG
uid 33391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33392,0
va (VaSet
)
xt "136000,4500,141500,5700"
st "addressA"
blo "136000,5500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressA"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 4
suid 5,0
)
)
)
*121 (CptPort
uid 33393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,8625,135000,9375"
)
tg (CPTG
uid 33395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33396,0
va (VaSet
)
xt "136000,8500,140800,9700"
st "dataInA"
blo "136000,9500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataInA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 6,0
)
)
)
*122 (CptPort
uid 33397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33398,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "134250,6625,135000,7375"
)
tg (CPTG
uid 33399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33400,0
va (VaSet
)
xt "136000,6500,141600,7700"
st "dataOutA"
blo "136000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 6
suid 7,0
)
)
)
*123 (CptPort
uid 33401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33402,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,16625,151750,17375"
)
tg (CPTG
uid 33403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33404,0
va (VaSet
)
xt "145900,16500,150000,17700"
st "clockB"
ju 2
blo "150000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clockB"
t "std_ulogic"
o 7
suid 8,0
)
)
)
*124 (CptPort
uid 33405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33406,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,11625,151750,12375"
)
tg (CPTG
uid 33407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33408,0
va (VaSet
)
xt "147400,11500,150000,12700"
st "enB"
ju 2
blo "150000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enB"
t "std_ulogic"
o 8
suid 10,0
)
)
)
*125 (CptPort
uid 33409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33410,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,4625,151750,5375"
)
tg (CPTG
uid 33411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33412,0
va (VaSet
)
xt "145900,4400,151000,5600"
st "writeEnB"
ju 2
blo "151000,5400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 9
suid 11,0
)
)
)
*126 (CptPort
uid 33413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33414,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,6625,151750,7375"
)
tg (CPTG
uid 33415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33416,0
va (VaSet
)
xt "144600,6500,150000,7700"
st "addressB"
ju 2
blo "150000,7500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 10
suid 12,0
)
)
)
*127 (CptPort
uid 33417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33418,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,2625,151750,3375"
)
tg (CPTG
uid 33419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33420,0
va (VaSet
)
xt "145300,2500,150000,3700"
st "dataInB"
ju 2
blo "150000,3500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 11
suid 13,0
)
)
)
*128 (CptPort
uid 33421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "151000,8625,151750,9375"
)
tg (CPTG
uid 33423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33424,0
va (VaSet
)
xt "144500,8500,150000,9700"
st "dataOutB"
ju 2
blo "150000,9500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 12
suid 14,0
)
)
)
]
shape (Rectangle
uid 33426,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "135000,1000,151000,19000"
)
oxt "39000,11000,55000,29000"
ttg (MlTextGroup
uid 33427,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
uid 33428,0
va (VaSet
font "Verdana,8,1"
)
xt "135200,19000,139400,20000"
st "Memory"
blo "135200,19800"
tm "BdLibraryNameMgr"
)
*130 (Text
uid 33429,0
va (VaSet
font "Verdana,8,1"
)
xt "135200,20000,142800,21000"
st "bramDualport"
blo "135200,20800"
tm "CptNameMgr"
)
*131 (Text
uid 33430,0
va (VaSet
font "Verdana,8,1"
)
xt "135200,21000,136800,22000"
st "I3"
blo "135200,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33431,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33432,0
text (MLText
uid 33433,0
va (VaSet
font "Verdana,8,0"
)
xt "135000,22000,155000,25000"
st "addressBitNb = addressBitNb    ( positive )  
dataBitNb    = dataBitNb       ( positive )  
initFile     = initFile        ( string   )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "initFile"
type "string"
value "initFile"
)
]
)
viewicon (ZoomableIcon
uid 33434,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "135250,17250,136750,18750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*132 (Net
uid 33633,0
lang 11
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 48
suid 440,0
)
declText (MLText
uid 33634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29200,1000"
st "SIGNAL wraddr      : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*133 (Net
uid 33645,0
lang 11
decl (Decl
n "din"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 442,0
)
declText (MLText
uid 33646,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27200,1000"
st "SIGNAL din         : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*134 (Net
uid 33886,0
lang 11
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 35
suid 444,0
)
declText (MLText
uid 33887,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28200,1000"
st "SIGNAL dataOutA    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*135 (Net
uid 34004,0
lang 11
decl (Decl
n "writeEnA"
t "std_ulogic"
o 49
suid 446,0
)
declText (MLText
uid 34005,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL writeEnA    : std_ulogic"
)
)
*136 (Net
uid 34530,0
lang 11
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 45
suid 461,0
)
declText (MLText
uid 34531,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29000,1000"
st "SIGNAL rdaddr      : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*137 (Net
uid 34538,0
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 27
suid 462,0
)
declText (MLText
uid 34539,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29400,1000"
st "SIGNAL addressB    : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*138 (Net
uid 34546,0
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 50
suid 463,0
)
declText (MLText
uid 34547,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL writeEnB    : std_ulogic"
)
)
*139 (Net
uid 34554,0
lang 11
decl (Decl
n "re"
t "std_ulogic"
o 46
suid 464,0
)
declText (MLText
uid 34555,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13200,1000"
st "SIGNAL re          : std_ulogic"
)
)
*140 (Net
uid 34562,0
lang 11
decl (Decl
n "writeEnB1"
t "std_ulogic"
o 51
suid 465,0
)
declText (MLText
uid 34563,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14300,1000"
st "SIGNAL writeEnB1   : std_ulogic"
)
)
*141 (Net
uid 34570,0
lang 11
decl (Decl
n "addressB1"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 28
suid 466,0
)
declText (MLText
uid 34571,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29600,1000"
st "SIGNAL addressB1   : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*142 (Net
uid 35068,0
lang 11
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 36
suid 470,0
)
declText (MLText
uid 35069,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28200,1000"
st "SIGNAL dataOutB    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*143 (Net
uid 36117,0
lang 11
decl (Decl
n "RS232Valid"
t "std_ulogic"
o 25
suid 476,0
)
declText (MLText
uid 36118,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14500,1000"
st "SIGNAL RS232Valid  : std_ulogic"
)
)
*144 (PortIoIn
uid 36187,0
shape (CompositeShape
uid 36188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 36189,0
sl 0
ro 270
xt "243000,-6375,244500,-5625"
)
(Line
uid 36190,0
sl 0
ro 270
xt "244500,-6000,245000,-6000"
pts [
"244500,-6000"
"245000,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 36191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36192,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "234400,-6700,242000,-5300"
st "RxD_synch"
ju 2
blo "242000,-5500"
tm "WireNameMgr"
)
s (Text
uid 36193,0
va (VaSet
font "Verdana,12,0"
)
xt "234400,-5300,234400,-5300"
ju 2
blo "234400,-5300"
tm "SignalTypeMgr"
)
)
)
*145 (Net
uid 36200,0
decl (Decl
n "RxD_synch"
t "std_ulogic"
o 4
suid 477,0
)
declText (MLText
uid 36201,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,11600,1000"
st "RxD_synch   : std_ulogic"
)
)
*146 (Net
uid 37167,0
lang 11
decl (Decl
n "RS232Data"
t "std_ulogic_vector"
b "(uartDataBitNb-1 DOWNTO 0)"
o 51
suid 483,0
)
declText (MLText
uid 37168,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,30400,1000"
st "SIGNAL RS232Data   : std_ulogic_vector(uartDataBitNb-1 DOWNTO 0)"
)
)
*147 (SaComponent
uid 37328,0
optionalChildren [
*148 (CptPort
uid 37304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "258250,17625,259000,18375"
)
tg (CPTG
uid 37306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37307,0
va (VaSet
font "Verdana,12,0"
)
xt "260000,17300,263800,18700"
st "clock"
blo "260000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*149 (CptPort
uid 37308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "258250,19625,259000,20375"
)
tg (CPTG
uid 37310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37311,0
va (VaSet
font "Verdana,12,0"
)
xt "260000,19300,264100,20700"
st "reset"
blo "260000,20500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 9
suid 2,0
)
)
)
*150 (CptPort
uid 37312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37313,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "258250,6625,259000,7375"
)
tg (CPTG
uid 37314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37315,0
va (VaSet
font "Verdana,12,0"
)
xt "260000,6300,267800,7700"
st "RS232Data"
blo "260000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "RS232Data"
t "std_ulogic_vector"
b "(uartDataBitNb-1 DOWNTO 0)"
o 49
suid 3,0
)
)
)
*151 (CptPort
uid 37316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37317,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "258250,11625,259000,12375"
)
tg (CPTG
uid 37318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 37319,0
va (VaSet
font "Verdana,12,0"
)
xt "260000,11300,268600,12700"
st "RS232Valid"
blo "260000,12500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "RS232Valid"
t "std_ulogic"
o 50
suid 4,0
)
)
)
*152 (CptPort
uid 37320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37321,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "279000,6625,279750,7375"
)
tg (CPTG
uid 37322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37323,0
va (VaSet
font "Verdana,12,0"
)
xt "274800,6300,278000,7700"
st "RxD"
ju 2
blo "278000,7500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RxD"
t "std_ulogic"
o 48
suid 5,0
)
)
)
*153 (CptPort
uid 37324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 37325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "279000,12625,279750,13375"
)
tg (CPTG
uid 37326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 37327,0
va (VaSet
font "Verdana,12,0"
)
xt "272400,12300,278000,13700"
st "debug0"
ju 2
blo "278000,13500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "debug0"
t "std_ulogic"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 37329,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "259000,3000,279000,21000"
)
oxt "15000,6000,35000,24000"
ttg (MlTextGroup
uid 37330,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 37331,0
va (VaSet
font "Verdana,9,1"
)
xt "258850,21800,263250,23000"
st "Splitter"
blo "258850,22800"
tm "BdLibraryNameMgr"
)
*155 (Text
uid 37332,0
va (VaSet
font "Verdana,9,1"
)
xt "258850,23000,267150,24200"
st "RS232_reciver"
blo "258850,24000"
tm "CptNameMgr"
)
*156 (Text
uid 37333,0
va (VaSet
font "Verdana,9,1"
)
xt "258850,24200,261150,25400"
st "I13"
blo "258850,25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 37334,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 37335,0
text (MLText
uid 37336,0
va (VaSet
font "Courier New,8,0"
)
xt "249000,25400,289500,27000"
st "uartDataBitNb  = uartDataBitNb                                 ( positive )  
baudRateDivide = integer(clockFrequency/uartBaudRate + 0.5)    ( positive )  "
)
header ""
)
elements [
(GiElement
name "uartDataBitNb"
type "positive"
value "uartDataBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/uartBaudRate + 0.5)"
)
]
)
viewicon (ZoomableIcon
uid 37337,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "259250,19250,260750,20750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*157 (Net
uid 37338,0
lang 11
decl (Decl
n "debug0"
t "std_ulogic"
o 52
suid 484,0
)
declText (MLText
uid 37339,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14200,1000"
st "SIGNAL debug0      : std_ulogic"
)
)
*158 (Net
uid 38109,0
lang 11
decl (Decl
n "NewCoeff"
t "std_ulogic"
o 53
suid 486,0
)
declText (MLText
uid 38110,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14600,1000"
st "SIGNAL NewCoeff    : std_ulogic"
)
)
*159 (Net
uid 38117,0
lang 11
decl (Decl
n "RS232Coeff"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 54
suid 487,0
)
declText (MLText
uid 38118,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,25800,1000"
st "SIGNAL RS232Coeff  : signed(DATA_WIDTH-1 DOWNTO 0)"
)
)
*160 (SaComponent
uid 38594,0
optionalChildren [
*161 (CptPort
uid 38566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "292000,39625,292750,40375"
)
tg (CPTG
uid 38568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 38569,0
va (VaSet
font "Verdana,12,0"
)
xt "286000,39300,291000,40700"
st "CLK_O"
ju 2
blo "291000,40500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 5
suid 2,0
)
)
)
*162 (CptPort
uid 38570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "292000,35625,292750,36375"
)
tg (CPTG
uid 38572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 38573,0
va (VaSet
font "Verdana,12,0"
)
xt "285400,35300,291000,36700"
st "Data_O"
ju 2
blo "291000,36500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 6
suid 4,0
)
)
)
*163 (CptPort
uid 38574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "278250,35625,279000,36375"
)
tg (CPTG
uid 38576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 38577,0
va (VaSet
font "Verdana,12,0"
)
xt "280000,35300,284300,36700"
st "DOUT"
blo "280000,36500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DOUT"
t "std_ulogic"
o 1
suid 5,0
)
)
)
*164 (CptPort
uid 38578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "292000,37625,292750,38375"
)
tg (CPTG
uid 38580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 38581,0
va (VaSet
font "Verdana,12,0"
)
xt "286900,37300,291000,38700"
st "LR_O"
ju 2
blo "291000,38500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*165 (CptPort
uid 38582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "278250,37625,279000,38375"
)
tg (CPTG
uid 38584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 38585,0
va (VaSet
font "Verdana,12,0"
)
xt "280000,37300,284000,38700"
st "LRCK"
blo "280000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "LRCK"
t "std_ulogic"
o 2
suid 8,0
)
)
)
*166 (CptPort
uid 38586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38587,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "284625,33250,285375,34000"
)
tg (CPTG
uid 38588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 38589,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "284300,35000,285700,37400"
st "en"
ju 2
blo "285500,35000"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 3
suid 9,0
)
)
)
*167 (CptPort
uid 38590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "278250,39625,279000,40375"
)
tg (CPTG
uid 38592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 38593,0
va (VaSet
font "Verdana,12,0"
)
xt "280000,39300,283300,40700"
st "SCK"
blo "280000,40500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCK"
t "std_ulogic"
o 4
suid 10,0
)
)
)
]
shape (Rectangle
uid 38595,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "279000,34000,292000,43000"
)
oxt "20000,21000,33000,30000"
ttg (MlTextGroup
uid 38596,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 38597,0
va (VaSet
font "Verdana,9,1"
)
xt "282200,44800,286600,46000"
st "Splitter"
blo "282200,45800"
tm "BdLibraryNameMgr"
)
*169 (Text
uid 38598,0
va (VaSet
font "Verdana,9,1"
)
xt "282200,46000,286800,47200"
st "muxOut"
blo "282200,47000"
tm "CptNameMgr"
)
*170 (Text
uid 38599,0
va (VaSet
font "Verdana,9,1"
)
xt "282200,47200,283900,48400"
st "I8"
blo "282200,48200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 38600,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 38601,0
text (MLText
uid 38602,0
va (VaSet
font "Courier New,8,0"
)
xt "256000,27800,256000,27800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 38603,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "279250,41250,280750,42750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*171 (Net
uid 38732,0
lang 11
decl (Decl
n "outputEn"
t "std_ulogic"
o 53
suid 489,0
)
declText (MLText
uid 38733,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14200,1000"
st "SIGNAL outputEn    : std_ulogic"
)
)
*172 (Net
uid 38800,0
lang 11
decl (Decl
n "writeEnRs"
t "std_ulogic"
o 50
suid 490,0
)
declText (MLText
uid 38801,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14300,1000"
st "SIGNAL writeEnRs   : std_ulogic"
)
)
*173 (Net
uid 38810,0
lang 11
decl (Decl
n "addressBRs"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 27
suid 491,0
)
declText (MLText
uid 38811,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,29800,1000"
st "SIGNAL addressBRs  : std_ulogic_vector(addressBitNb-1 DOWNTO 0)"
)
)
*174 (Net
uid 38812,0
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 55
suid 492,0
)
declText (MLText
uid 38813,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27900,1000"
st "SIGNAL dataInB     : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*175 (Net
uid 38828,0
lang 11
decl (Decl
n "dataInBRs"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 55
suid 493,0
)
declText (MLText
uid 38829,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28300,1000"
st "SIGNAL dataInBRs   : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*176 (Net
uid 38840,0
lang 11
decl (Decl
n "dataInB1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 57
suid 494,0
)
declText (MLText
uid 38841,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28100,1000"
st "SIGNAL dataInB1    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*177 (Net
uid 38856,0
lang 11
decl (Decl
n "enB"
t "std_ulogic"
o 57
suid 495,0
)
declText (MLText
uid 38857,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13600,1000"
st "SIGNAL enB         : std_ulogic"
)
)
*178 (Net
uid 38864,0
lang 11
decl (Decl
n "enB1"
t "std_ulogic"
o 58
suid 496,0
)
declText (MLText
uid 38865,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13800,1000"
st "SIGNAL enB1        : std_ulogic"
)
)
*179 (SaComponent
uid 39318,0
optionalChildren [
*180 (CptPort
uid 39262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39263,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "178625,-4750,179375,-4000"
)
tg (CPTG
uid 39264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39265,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "178300,-3000,179700,3700"
st "addressB"
ju 2
blo "179500,-3000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 27
suid 1,0
)
)
)
*181 (CptPort
uid 39266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39267,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,6625,169000,7375"
)
tg (CPTG
uid 39268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39269,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,6300,177500,7700"
st "addressB1"
blo "170000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "addressB1"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 28
suid 2,0
)
)
)
*182 (CptPort
uid 39270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39271,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187000,3625,187750,4375"
)
tg (CPTG
uid 39272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39273,0
va (VaSet
font "Verdana,12,0"
)
xt "177000,3300,186000,4700"
st "addressBRs"
ju 2
blo "186000,4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addressBRs"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 27
suid 3,0
)
)
)
*183 (CptPort
uid 39274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39275,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "174625,-4750,175375,-4000"
)
tg (CPTG
uid 39276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39277,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "174300,-3000,175700,2800"
st "dataInB"
ju 2
blo "175500,-3000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 55
suid 4,0
)
)
)
*184 (CptPort
uid 39278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39279,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,2625,169000,3375"
)
tg (CPTG
uid 39280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39281,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,2300,176600,3700"
st "dataInB1"
blo "170000,3500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataInB1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 57
suid 5,0
)
)
)
*185 (CptPort
uid 39282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39283,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187000,7625,187750,8375"
)
tg (CPTG
uid 39284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39285,0
va (VaSet
font "Verdana,12,0"
)
xt "178700,7300,186000,8700"
st "dataInBRs"
ju 2
blo "186000,8500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dataInBRs"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 55
suid 6,0
)
)
)
*186 (CptPort
uid 39286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39287,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,11625,169000,12375"
)
tg (CPTG
uid 39288,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39289,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,11300,173200,12700"
st "enB"
blo "170000,12500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "enB"
t "std_ulogic"
o 57
suid 7,0
)
)
)
*187 (CptPort
uid 39290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39291,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172625,-4750,173375,-4000"
)
tg (CPTG
uid 39292,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39293,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "172300,-3000,173700,1000"
st "enB1"
ju 2
blo "173500,-3000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enB1"
t "std_ulogic"
o 58
suid 8,0
)
)
)
*188 (CptPort
uid 39294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39295,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187000,-1375,187750,-625"
)
tg (CPTG
uid 39296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39297,0
va (VaSet
font "Verdana,12,0"
)
xt "179400,-1700,186000,-300"
st "outputEn"
ju 2
blo "186000,-500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "outputEn"
t "std_ulogic"
o 53
suid 9,0
)
)
)
*189 (CptPort
uid 39298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39299,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176625,14000,177375,14750"
)
tg (CPTG
uid 39300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39301,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "176300,8000,177700,13000"
st "rdaddr"
blo "177500,13000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 45
suid 10,0
)
)
)
*190 (CptPort
uid 39302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39303,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "174625,14000,175375,14750"
)
tg (CPTG
uid 39304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39305,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "174300,10900,175700,13000"
st "re"
blo "175500,13000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "re"
t "std_ulogic"
o 46
suid 11,0
)
)
)
*191 (CptPort
uid 39306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39307,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "176625,-4750,177375,-4000"
)
tg (CPTG
uid 39308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39309,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "176300,-3000,177700,3400"
st "writeEnB"
ju 2
blo "177500,-3000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnB"
t "std_ulogic"
o 50
suid 12,0
)
)
)
*192 (CptPort
uid 39310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39311,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,4625,169000,5375"
)
tg (CPTG
uid 39312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39313,0
va (VaSet
font "Verdana,12,0"
)
xt "170000,4300,177200,5700"
st "writeEnB1"
blo "170000,5500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnB1"
t "std_ulogic"
o 51
suid 13,0
)
)
)
*193 (CptPort
uid 39314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39315,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "187000,5625,187750,6375"
)
tg (CPTG
uid 39316,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39317,0
va (VaSet
font "Verdana,12,0"
)
xt "178900,5300,186000,6700"
st "writeEnRs"
ju 2
blo "186000,6500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "writeEnRs"
t "std_ulogic"
o 50
suid 14,0
)
)
)
]
shape (Rectangle
uid 39319,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "169000,-4000,187000,14000"
)
oxt "15000,5000,33000,23000"
ttg (MlTextGroup
uid 39320,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
uid 39321,0
va (VaSet
font "Verdana,9,1"
)
xt "170550,17300,174950,18500"
st "Splitter"
blo "170550,18300"
tm "BdLibraryNameMgr"
)
*195 (Text
uid 39322,0
va (VaSet
font "Verdana,9,1"
)
xt "170550,18500,175450,19700"
st "MuxRAM"
blo "170550,19500"
tm "CptNameMgr"
)
*196 (Text
uid 39323,0
va (VaSet
font "Verdana,9,1"
)
xt "170550,19700,172850,20900"
st "I15"
blo "170550,20700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39324,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39325,0
text (MLText
uid 39326,0
va (VaSet
font "Courier New,8,0"
)
xt "177000,18400,201500,20000"
st "dataBitNb    = dataBitNb       ( positive )  
addressBitNb = addressBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
]
)
viewicon (ZoomableIcon
uid 39327,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "169250,12250,170750,13750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*197 (SaComponent
uid 39598,0
optionalChildren [
*198 (CptPort
uid 39554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242250,41625,243000,42375"
)
tg (CPTG
uid 39556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39557,0
va (VaSet
font "Verdana,12,0"
)
xt "244000,41300,250700,42700"
st "audioLeft"
blo "244000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 3
suid 1,0
)
)
)
*199 (CptPort
uid 39558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242250,37625,243000,38375"
)
tg (CPTG
uid 39560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39561,0
va (VaSet
font "Verdana,12,0"
)
xt "244000,37300,252300,38700"
st "audioRight"
blo "244000,38500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audioRight"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 4
suid 2,0
)
)
)
*200 (CptPort
uid 39562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242250,46625,243000,47375"
)
tg (CPTG
uid 39564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39565,0
va (VaSet
font "Verdana,12,0"
)
xt "244000,46300,247800,47700"
st "clock"
blo "244000,47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*201 (CptPort
uid 39566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "267000,35625,267750,36375"
)
tg (CPTG
uid 39568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39569,0
va (VaSet
font "Verdana,12,0"
)
xt "261700,35300,266000,36700"
st "DOUT"
ju 2
blo "266000,36500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DOUT"
t "std_ulogic"
o 7
suid 4,0
)
)
)
*202 (CptPort
uid 39570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "267000,37625,267750,38375"
)
tg (CPTG
uid 39572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39573,0
va (VaSet
font "Verdana,12,0"
)
xt "262000,37300,266000,38700"
st "LRCK"
ju 2
blo "266000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "LRCK"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*203 (CptPort
uid 39574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242250,47625,243000,48375"
)
tg (CPTG
uid 39576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39577,0
va (VaSet
font "Verdana,12,0"
)
xt "244000,47300,248100,48700"
st "reset"
blo "244000,48500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 6,0
)
)
)
*204 (CptPort
uid 39578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "267000,39625,267750,40375"
)
tg (CPTG
uid 39580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39581,0
va (VaSet
font "Verdana,12,0"
)
xt "262700,39300,266000,40700"
st "SCK"
ju 2
blo "266000,40500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SCK"
t "std_ulogic"
o 6
suid 7,0
)
)
)
*205 (CptPort
uid 39582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242250,33625,243000,34375"
)
tg (CPTG
uid 39584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39585,0
va (VaSet
font "Verdana,12,0"
)
xt "244000,33300,249200,34700"
st "CLKI2s"
blo "244000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "CLKI2s"
t "std_uLogic"
o 8
suid 11,0
)
)
)
*206 (CptPort
uid 39586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242250,34625,243000,35375"
)
tg (CPTG
uid 39588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39589,0
va (VaSet
font "Verdana,12,0"
)
xt "244000,34300,248800,35700"
st "LRCK1"
blo "244000,35500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "LRCK1"
t "std_uLogic"
o 9
suid 12,0
)
)
)
*207 (CptPort
uid 39590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39591,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "242250,44625,243000,45375"
)
tg (CPTG
uid 39592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39593,0
va (VaSet
font "Verdana,12,0"
)
xt "244000,44300,250600,45700"
st "NewData"
blo "244000,45500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "NewData"
t "std_uLogic"
o 10
suid 13,0
)
)
)
*208 (CptPort
uid 39594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "267000,42625,267750,43375"
)
tg (CPTG
uid 39596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39597,0
va (VaSet
font "Verdana,12,0"
)
xt "258400,42300,266000,43700"
st "Frameout0"
ju 2
blo "266000,43500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Frameout0"
t "std_uLogic"
o 11
suid 14,0
)
)
)
]
shape (Rectangle
uid 39599,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "243000,32000,267000,52000"
)
oxt "35000,18000,59000,38000"
ttg (MlTextGroup
uid 39600,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 39601,0
va (VaSet
font "Verdana,9,1"
)
xt "242900,26800,247300,28000"
st "Splitter"
blo "242900,27800"
tm "BdLibraryNameMgr"
)
*210 (Text
uid 39602,0
va (VaSet
font "Verdana,9,1"
)
xt "242900,28000,249100,29200"
st "iisEncoder"
blo "242900,29000"
tm "CptNameMgr"
)
*211 (Text
uid 39603,0
va (VaSet
font "Verdana,9,1"
)
xt "242900,29200,244600,30400"
st "I2"
blo "242900,30200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39604,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39605,0
text (MLText
uid 39606,0
va (VaSet
font "Courier New,8,0"
)
xt "249000,30200,271500,31000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 39607,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "243250,50250,244750,51750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*212 (Net
uid 39828,0
lang 11
decl (Decl
n "FilterTapNb"
t "integer"
b "RANGE 15 DOWNTO 0"
o 59
suid 498,0
)
declText (MLText
uid 39829,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,22800,1000"
st "SIGNAL FilterTapNb : integer RANGE 15 DOWNTO 0"
)
)
*213 (SaComponent
uid 40144,0
optionalChildren [
*214 (CptPort
uid 40112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40113,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "227250,5625,228000,6375"
)
tg (CPTG
uid 40114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40115,0
va (VaSet
font "Verdana,12,0"
)
xt "229000,5300,235900,6700"
st "NewCoeff"
blo "229000,6500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "NewCoeff"
t "std_ulogic"
o 6
suid 4,0
)
)
)
*215 (CptPort
uid 40116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40117,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,6625,252750,7375"
)
tg (CPTG
uid 40118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40119,0
va (VaSet
font "Verdana,12,0"
)
xt "243200,6300,251000,7700"
st "RS232Data"
ju 2
blo "251000,7500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RS232Data"
t "std_ulogic_vector"
b "(uartDataBitNb -1 DOWNTO 0)"
o 1
suid 5,0
)
)
)
*216 (CptPort
uid 40120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40121,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "252000,11625,252750,12375"
)
tg (CPTG
uid 40122,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40123,0
va (VaSet
font "Verdana,12,0"
)
xt "242400,11300,251000,12700"
st "RS232Valid"
ju 2
blo "251000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RS232Valid"
t "std_ulogic"
o 2
suid 6,0
)
)
)
*217 (CptPort
uid 40124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "227250,14625,228000,15375"
)
tg (CPTG
uid 40126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40127,0
va (VaSet
font "Verdana,12,0"
)
xt "229000,14300,232800,15700"
st "clock"
blo "229000,15500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 7,0
)
)
)
*218 (CptPort
uid 40128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "227250,15625,228000,16375"
)
tg (CPTG
uid 40130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40131,0
va (VaSet
font "Verdana,12,0"
)
xt "229000,15300,233100,16700"
st "reset"
blo "229000,16500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 8,0
)
)
)
*219 (CptPort
uid 40132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40133,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "227250,9625,228000,10375"
)
tg (CPTG
uid 40134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40135,0
va (VaSet
font "Verdana,12,0"
)
xt "229000,9300,237900,10700"
st "RS232Coeff"
blo "229000,10500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "RS232Coeff"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 10,0
)
)
)
*220 (CptPort
uid 40136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40137,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "237625,3250,238375,4000"
)
tg (CPTG
uid 40138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40139,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "237300,5000,238700,11600"
st "outputEn"
ju 2
blo "238500,5000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "outputEn"
t "std_ulogic"
o 8
suid 11,0
)
)
)
*221 (CptPort
uid 40140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40141,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "239625,3250,240375,4000"
)
tg (CPTG
uid 40142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40143,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "239300,5000,240700,13700"
st "FilterTapNb"
ju 2
blo "240500,5000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "FilterTapNb"
t "integer"
b "RANGE 15 DOWNTO 0"
o 5
suid 12,0
)
)
)
]
shape (Rectangle
uid 40145,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "228000,4000,252000,18000"
)
oxt "15000,5000,39000,19000"
ttg (MlTextGroup
uid 40146,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 40147,0
va (VaSet
font "Verdana,9,1"
)
xt "229300,18800,233700,20000"
st "Splitter"
blo "229300,19800"
tm "BdLibraryNameMgr"
)
*223 (Text
uid 40148,0
va (VaSet
font "Verdana,9,1"
)
xt "229300,20000,236700,21200"
st "testerRS232"
blo "229300,21000"
tm "CptNameMgr"
)
*224 (Text
uid 40149,0
va (VaSet
font "Verdana,9,1"
)
xt "229300,21200,231600,22400"
st "I14"
blo "229300,22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 40150,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 40151,0
text (MLText
uid 40152,0
va (VaSet
font "Courier New,8,0"
)
xt "227000,22000,252500,24400"
st "uartDataBitNb = uartDataBitNb    ( positive )  
DATA_WIDTH    = DATA_WIDTH       ( positive )  
FILTER_TAP_NB = FILTER_TAP_NB    ( positive )  "
)
header ""
)
elements [
(GiElement
name "uartDataBitNb"
type "positive"
value "uartDataBitNb"
)
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
]
)
viewicon (ZoomableIcon
uid 40153,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "228250,16250,229750,17750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*225 (SaComponent
uid 40278,0
optionalChildren [
*226 (CptPort
uid 40254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40255,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,-15375,187000,-14625"
)
tg (CPTG
uid 40256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40257,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,-15700,194700,-14300"
st "addressB"
blo "188000,-14500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 3
suid 1,0
)
)
)
*227 (CptPort
uid 40258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40259,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,-19375,187000,-18625"
)
tg (CPTG
uid 40260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40261,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,-19700,193800,-18300"
st "dataInB"
blo "188000,-18500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 2,0
)
)
)
*228 (CptPort
uid 40262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40263,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,-17375,187000,-16625"
)
tg (CPTG
uid 40264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40265,0
va (VaSet
font "Verdana,12,0"
)
xt "192000,-9700,198400,-8300"
st "writeEnB"
blo "192000,-8500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnB"
t "std_ulogic"
o 6
suid 3,0
)
)
)
*229 (CptPort
uid 40266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40267,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "193625,-23750,194375,-23000"
)
tg (CPTG
uid 40268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40269,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "193300,-22000,194700,-18800"
st "enB"
ju 2
blo "194500,-22000"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "enB"
t "std_ulogic"
o 5
suid 4,0
)
)
)
*230 (CptPort
uid 40270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,-10375,187000,-9625"
)
tg (CPTG
uid 40272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40273,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,-10700,191800,-9300"
st "clock"
blo "188000,-9500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 5,0
)
)
)
*231 (CptPort
uid 40274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "186250,-9375,187000,-8625"
)
tg (CPTG
uid 40276,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40277,0
va (VaSet
font "Verdana,12,0"
)
xt "188000,-9700,192100,-8300"
st "reset"
blo "188000,-8500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 6,0
)
)
)
]
shape (Rectangle
uid 40279,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "187000,-23000,201000,-7000"
)
oxt "15000,6000,29000,22000"
ttg (MlTextGroup
uid 40280,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*232 (Text
uid 40281,0
va (VaSet
font "Verdana,9,1"
)
xt "191350,-6200,195750,-5000"
st "Splitter"
blo "191350,-5200"
tm "BdLibraryNameMgr"
)
*233 (Text
uid 40282,0
va (VaSet
font "Verdana,9,1"
)
xt "191350,-5000,198650,-3800"
st "CoeffWriter"
blo "191350,-4000"
tm "CptNameMgr"
)
*234 (Text
uid 40283,0
va (VaSet
font "Verdana,9,1"
)
xt "191350,-3800,193650,-2600"
st "I10"
blo "191350,-2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 40284,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 40285,0
text (MLText
uid 40286,0
va (VaSet
font "Courier New,8,0"
)
xt "204000,-20000,231000,-16000"
st "addressBitNb  =     addressBitNb    ( positive )  
dataBitNb     = dataBitNb        ( positive )  
COEFF_BIT_NB  = COEFF_BIT_NB     ( positive )  
DATA_WIDTH    = DATA_WIDTH       ( positive )  
FILTER_TAP_NB = FILTER_TAP_NB    ( positive )  "
)
header ""
)
elements [
(GiElement
name "addressBitNb"
type "positive"
value "	addressBitNb"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
]
)
viewicon (ZoomableIcon
uid 40287,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "187250,-8750,188750,-7250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*235 (SaComponent
uid 40324,0
optionalChildren [
*236 (CptPort
uid 40288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,47625,51000,48375"
)
tg (CPTG
uid 40290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40291,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,47300,56100,48700"
st "reset"
blo "52000,48500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*237 (CptPort
uid 40292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,45625,51000,46375"
)
tg (CPTG
uid 40294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40295,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,45300,55800,46700"
st "clock"
blo "52000,46500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*238 (CptPort
uid 40296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,38625,51000,39375"
)
tg (CPTG
uid 40298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40299,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,38300,56000,39700"
st "LRCK"
blo "52000,39500"
)
)
thePort (LogicalPort
decl (Decl
n "LRCK"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*239 (CptPort
uid 40300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,40625,51000,41375"
)
tg (CPTG
uid 40302,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40303,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,40300,55300,41700"
st "SCK"
blo "52000,41500"
)
)
thePort (LogicalPort
decl (Decl
n "SCK"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*240 (CptPort
uid 40304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,42625,51000,43375"
)
tg (CPTG
uid 40306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40307,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,42300,56300,43700"
st "DOUT"
blo "52000,43500"
)
)
thePort (LogicalPort
decl (Decl
n "DOUT"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*241 (CptPort
uid 40308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,45625,73750,46375"
)
tg (CPTG
uid 40310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40311,0
va (VaSet
font "Verdana,12,0"
)
xt "65300,45300,72000,46700"
st "dataValid"
ju 2
blo "72000,46500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataValid"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*242 (CptPort
uid 40312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,38625,73750,39375"
)
tg (CPTG
uid 40314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40315,0
va (VaSet
font "Verdana,12,0"
)
xt "65300,38300,72000,39700"
st "audioLeft"
ju 2
blo "72000,39500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
*243 (CptPort
uid 40316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,41625,73750,42375"
)
tg (CPTG
uid 40318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40319,0
va (VaSet
font "Verdana,12,0"
)
xt "63700,41300,72000,42700"
st "audioRight"
ju 2
blo "72000,42500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "audioRight"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 8
suid 8,0
)
)
)
*244 (CptPort
uid 40320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40321,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59625,36250,60375,37000"
)
tg (CPTG
uid 40322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40323,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "59300,38000,60700,40400"
st "lr2"
ju 2
blo "60500,38000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lr2"
t "std_ulogic"
o 9
suid 9,0
)
)
)
]
shape (Rectangle
uid 40325,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,37000,73000,50000"
)
oxt "15000,20000,37000,33000"
ttg (MlTextGroup
uid 40326,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*245 (Text
uid 40327,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,33000,58250,34200"
st "Splitter"
blo "53850,34000"
tm "BdLibraryNameMgr"
)
*246 (Text
uid 40328,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,34200,60150,35400"
st "iisDecoder"
blo "53850,35200"
tm "CptNameMgr"
)
*247 (Text
uid 40329,0
va (VaSet
font "Verdana,9,1"
)
xt "53850,35400,55550,36600"
st "I0"
blo "53850,36400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 40330,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 40331,0
text (MLText
uid 40332,0
va (VaSet
font "Courier New,8,0"
)
xt "61000,35200,83500,36000"
st "DATA_WIDTH = DATA_WIDTH    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 40333,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "51250,48250,52750,49750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*248 (SaComponent
uid 40366,0
optionalChildren [
*249 (CptPort
uid 40334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40335,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,3625,196000,4375"
)
tg (CPTG
uid 40336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40337,0
va (VaSet
font "Verdana,12,0"
)
xt "197000,3300,206000,4700"
st "addressBRs"
blo "197000,4500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "addressBRs"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 6
suid 1,0
)
)
)
*250 (CptPort
uid 40338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,10625,196000,11375"
)
tg (CPTG
uid 40340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40341,0
va (VaSet
font "Verdana,12,0"
)
xt "197000,10300,200800,11700"
st "clock"
blo "197000,11500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*251 (CptPort
uid 40342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40343,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,7625,196000,8375"
)
tg (CPTG
uid 40344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40345,0
va (VaSet
font "Verdana,12,0"
)
xt "197000,7300,204300,8700"
st "dataInBRs"
blo "197000,8500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dataInBRs"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 3,0
)
)
)
*252 (CptPort
uid 40346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40347,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "217000,5625,217750,6375"
)
tg (CPTG
uid 40348,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40349,0
va (VaSet
font "Verdana,12,0"
)
xt "209100,5300,216000,6700"
st "NewCoeff"
ju 2
blo "216000,6500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "NewCoeff"
t "std_ulogic"
o 1
suid 4,0
)
)
)
*253 (CptPort
uid 40350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,11625,196000,12375"
)
tg (CPTG
uid 40352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40353,0
va (VaSet
font "Verdana,12,0"
)
xt "197000,11300,201100,12700"
st "reset"
blo "197000,12500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*254 (CptPort
uid 40354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40355,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "217000,9625,217750,10375"
)
tg (CPTG
uid 40356,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40357,0
va (VaSet
font "Verdana,12,0"
)
xt "207100,9300,216000,10700"
st "RS232Coeff"
ju 2
blo "216000,10500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RS232Coeff"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 2
suid 6,0
)
)
)
*255 (CptPort
uid 40358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40359,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "195250,5625,196000,6375"
)
tg (CPTG
uid 40360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40361,0
va (VaSet
font "Verdana,12,0"
)
xt "197000,5300,204100,6700"
st "writeEnRs"
blo "197000,6500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnRs"
t "std_ulogic"
o 8
suid 7,0
)
)
)
*256 (CptPort
uid 40362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40363,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "206625,250,207375,1000"
)
tg (CPTG
uid 40364,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40365,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "206300,2000,207700,8600"
st "outputEn"
ju 2
blo "207500,2000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "outputEn"
t "std_ulogic"
o 4
suid 8,0
)
)
)
]
shape (Rectangle
uid 40367,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "196000,1000,217000,15000"
)
oxt "15000,6000,36000,20000"
ttg (MlTextGroup
uid 40368,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*257 (Text
uid 40369,0
va (VaSet
font "Verdana,9,1"
)
xt "197700,15800,202100,17000"
st "Splitter"
blo "197700,16800"
tm "BdLibraryNameMgr"
)
*258 (Text
uid 40370,0
va (VaSet
font "Verdana,9,1"
)
xt "197700,17000,205300,18200"
st "Rs232ToRam"
blo "197700,18000"
tm "CptNameMgr"
)
*259 (Text
uid 40371,0
va (VaSet
font "Verdana,9,1"
)
xt "197700,18200,200000,19400"
st "I12"
blo "197700,19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 40372,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 40373,0
text (MLText
uid 40374,0
va (VaSet
font "Courier New,8,0"
)
xt "198000,19600,222000,22000"
st "dataBitNb    = dataBitNb       ( integer )  
DATA_WIDTH   = DATA_WIDTH      ( integer )  
addressBitNb = addressBitNb    ( integer )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "integer"
value "dataBitNb"
)
(GiElement
name "DATA_WIDTH"
type "integer"
value "DATA_WIDTH"
)
(GiElement
name "addressBitNb"
type "integer"
value "addressBitNb"
)
]
)
viewicon (ZoomableIcon
uid 40375,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "196250,13250,197750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*260 (SaComponent
uid 40444,0
optionalChildren [
*261 (CptPort
uid 40376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,41625,138000,42375"
)
tg (CPTG
uid 40378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40379,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,41300,145400,42700"
st "audio_In"
blo "139000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "audio_In"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 2
suid 1,0
)
)
)
*262 (CptPort
uid 40380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,43625,138000,44375"
)
tg (CPTG
uid 40382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40383,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,43300,142800,44700"
st "clock"
blo "139000,44500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*263 (CptPort
uid 40384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,40625,161750,41375"
)
tg (CPTG
uid 40386,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40387,0
va (VaSet
font "Verdana,12,0"
)
xt "152300,40300,160000,41700"
st "DataReady"
ju 2
blo "160000,41500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DataReady"
t "std_ulogic"
o 7
suid 3,0
)
)
)
*264 (CptPort
uid 40388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,46625,161750,47375"
)
tg (CPTG
uid 40390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40391,0
va (VaSet
font "Verdana,12,0"
)
xt "152100,46300,160000,47700"
st "DebugData"
ju 2
blo "160000,47500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 8
suid 4,0
)
)
)
*265 (CptPort
uid 40392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40393,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,31625,138000,32375"
)
tg (CPTG
uid 40394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40395,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,31300,141700,32700"
st "din"
blo "139000,32500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "din"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 5,0
)
)
)
*266 (CptPort
uid 40396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,33625,138000,34375"
)
tg (CPTG
uid 40398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40399,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,33300,143500,34700"
st "dout1"
blo "139000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dout1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 6,0
)
)
)
*267 (CptPort
uid 40400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40401,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146625,49000,147375,49750"
)
tg (CPTG
uid 40402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40403,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "146300,39900,147700,48000"
st "newSample"
blo "147500,48000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "newSample"
t "std_logic"
o 5
suid 7,0
)
)
)
*268 (CptPort
uid 40404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,43625,161750,44375"
)
tg (CPTG
uid 40406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40407,0
va (VaSet
font "Verdana,12,0"
)
xt "153500,43300,160000,44700"
st "highPass"
ju 2
blo "160000,44500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 10
suid 8,0
)
)
)
*269 (CptPort
uid 40408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,37625,161750,38375"
)
tg (CPTG
uid 40410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40411,0
va (VaSet
font "Verdana,12,0"
)
xt "154000,37300,160000,38700"
st "lowPass"
ju 2
blo "160000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 11
suid 9,0
)
)
)
*270 (CptPort
uid 40412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,33625,161750,34375"
)
tg (CPTG
uid 40414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40415,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,33300,160000,34700"
st "rdaddr"
ju 2
blo "160000,34500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 12
suid 10,0
)
)
)
*271 (CptPort
uid 40416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,29625,161750,30375"
)
tg (CPTG
uid 40418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40419,0
va (VaSet
font "Verdana,12,0"
)
xt "157900,29300,160000,30700"
st "re"
ju 2
blo "160000,30500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "re"
t "std_ulogic"
o 13
suid 11,0
)
)
)
*272 (CptPort
uid 40420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,45625,138000,46375"
)
tg (CPTG
uid 40422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40423,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,45300,143100,46700"
st "reset"
blo "139000,46500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 12,0
)
)
)
*273 (CptPort
uid 40424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40425,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,29625,138000,30375"
)
tg (CPTG
uid 40426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40427,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,29300,141700,30700"
st "we"
blo "139000,30500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "we"
t "std_ulogic"
o 14
suid 13,0
)
)
)
*274 (CptPort
uid 40428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40429,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,35625,138000,36375"
)
tg (CPTG
uid 40430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40431,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,35300,144300,36700"
st "wraddr"
blo "139000,36500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 15
suid 14,0
)
)
)
*275 (CptPort
uid 40432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40433,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "137250,37625,138000,38375"
)
tg (CPTG
uid 40434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40435,0
va (VaSet
font "Verdana,12,0"
)
xt "139000,37300,145400,38700"
st "writeEnA"
blo "139000,38500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "writeEnA"
t "std_ulogic"
o 16
suid 15,0
)
)
)
*276 (CptPort
uid 40436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40437,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "161000,31625,161750,32375"
)
tg (CPTG
uid 40438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40439,0
va (VaSet
font "Verdana,12,0"
)
xt "150100,31300,160000,32700"
st "DataInCoeffs"
ju 2
blo "160000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DataInCoeffs"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 16,0
)
)
)
*277 (CptPort
uid 40440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40441,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "150625,49000,151375,49750"
)
tg (CPTG
uid 40442,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40443,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "150300,39600,151700,48000"
st "filterTapNb"
blo "151500,48000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "filterTapNb"
t "integer"
b "RANGE 15 DOWNTO 0"
o 17
suid 18,0
)
)
)
]
shape (Rectangle
uid 40445,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "138000,28000,161000,49000"
)
oxt "15000,2000,38000,23000"
ttg (MlTextGroup
uid 40446,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*278 (Text
uid 40447,0
va (VaSet
font "Verdana,9,1"
)
xt "161550,51300,165950,52500"
st "Splitter"
blo "161550,52300"
tm "BdLibraryNameMgr"
)
*279 (Text
uid 40448,0
va (VaSet
font "Verdana,9,1"
)
xt "161550,52500,171450,53700"
st "Xover_with_RAM"
blo "161550,53500"
tm "CptNameMgr"
)
*280 (Text
uid 40449,0
va (VaSet
font "Verdana,9,1"
)
xt "161550,53700,163850,54900"
st "I11"
blo "161550,54700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 40450,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 40451,0
text (MLText
uid 40452,0
va (VaSet
font "Courier New,8,0"
)
xt "145000,57600,170500,61600"
st "DATA_WIDTH    = DATA_WIDTH       ( positive )  
COEFF_BIT_NB  = COEFF_BIT_NB     ( positive )  
dataBitNb     = dataBitNb        ( positive )  
addressBitNb  = addressBitNb     ( positive )  
FILTER_TAP_NB = FILTER_TAP_NB    ( positive )  "
)
header ""
)
elements [
(GiElement
name "DATA_WIDTH"
type "positive"
value "DATA_WIDTH"
)
(GiElement
name "COEFF_BIT_NB"
type "positive"
value "COEFF_BIT_NB"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "addressBitNb"
type "positive"
value "addressBitNb"
)
(GiElement
name "FILTER_TAP_NB"
type "positive"
value "FILTER_TAP_NB"
)
]
)
viewicon (ZoomableIcon
uid 40453,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "138250,47250,139750,48750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*281 (Net
uid 40559,0
lang 11
decl (Decl
n "newSample"
t "std_logic"
o 58
suid 499,0
)
declText (MLText
uid 40560,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14500,1000"
st "SIGNAL newSample   : std_logic"
)
)
*282 (Wire
uid 2376,0
shape (OrthoPolyLine
uid 2377,0
va (VaSet
vasetType 3
)
xt "38000,48000,50250,48000"
pts [
"38000,48000"
"50250,48000"
]
)
start &2
end &236
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2383,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,46600,42100,48000"
st "reset"
blo "38000,47800"
tm "WireNameMgr"
)
)
on &3
)
*283 (Wire
uid 2384,0
shape (OrthoPolyLine
uid 2385,0
va (VaSet
vasetType 3
)
xt "38000,46000,50250,46000"
pts [
"50250,46000"
"38000,46000"
]
)
start &237
end &1
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2391,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,44600,41800,46000"
st "clock"
blo "38000,45800"
tm "WireNameMgr"
)
)
on &4
)
*284 (Wire
uid 12786,0
shape (OrthoPolyLine
uid 12787,0
va (VaSet
vasetType 3
)
xt "292750,36000,305000,36000"
pts [
"292750,36000"
"305000,36000"
]
)
start &162
end &16
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12791,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "302000,34600,307600,36000"
st "Data_O"
blo "302000,35800"
tm "WireNameMgr"
)
)
on &17
)
*285 (Wire
uid 12801,0
shape (OrthoPolyLine
uid 12802,0
va (VaSet
vasetType 3
)
xt "41000,41000,50250,41000"
pts [
"41000,41000"
"50250,41000"
]
)
start &18
end &239
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12806,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "43000,39600,47500,41000"
st "CLK_I"
blo "43000,40800"
tm "WireNameMgr"
)
)
on &19
)
*286 (Wire
uid 12816,0
shape (OrthoPolyLine
uid 12817,0
va (VaSet
vasetType 3
)
xt "292750,40000,305000,40000"
pts [
"292750,40000"
"305000,40000"
]
)
start &161
end &20
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12821,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "302000,38600,307000,40000"
st "CLK_O"
blo "302000,39800"
tm "WireNameMgr"
)
)
on &21
)
*287 (Wire
uid 12831,0
shape (OrthoPolyLine
uid 12832,0
va (VaSet
vasetType 3
)
xt "41000,43000,50250,43000"
pts [
"41000,43000"
"50250,43000"
]
)
start &22
end &240
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12836,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "46000,41600,51100,43000"
st "Data_I"
blo "46000,42800"
tm "WireNameMgr"
)
)
on &23
)
*288 (Wire
uid 12846,0
shape (OrthoPolyLine
uid 12847,0
va (VaSet
vasetType 3
)
xt "41000,39000,50250,39000"
pts [
"41000,39000"
"50250,39000"
]
)
start &24
end &238
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12851,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "43000,37600,46600,39000"
st "LR_I"
blo "43000,38800"
tm "WireNameMgr"
)
)
on &25
)
*289 (Wire
uid 12861,0
shape (OrthoPolyLine
uid 12862,0
va (VaSet
vasetType 3
)
xt "292750,38000,305000,38000"
pts [
"292750,38000"
"305000,38000"
]
)
start &164
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12866,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "302000,36600,306100,38000"
st "LR_O"
blo "302000,37800"
tm "WireNameMgr"
)
)
on &27
)
*290 (Wire
uid 13960,0
shape (OrthoPolyLine
uid 13961,0
va (VaSet
vasetType 3
)
xt "94000,46000,98250,46000"
pts [
"94000,46000"
"98250,46000"
]
)
end &108
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13963,0
va (VaSet
font "Verdana,12,0"
)
xt "96000,46600,100100,48000"
st "reset"
blo "96000,47800"
tm "WireNameMgr"
)
)
on &3
)
*291 (Wire
uid 13972,0
shape (OrthoPolyLine
uid 13973,0
va (VaSet
vasetType 3
)
xt "94000,45000,98250,45000"
pts [
"94000,45000"
"98250,45000"
]
)
end &107
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13975,0
va (VaSet
font "Verdana,12,0"
)
xt "93250,43600,97050,45000"
st "clock"
blo "93250,44800"
tm "WireNameMgr"
)
)
on &4
)
*292 (Wire
uid 14049,0
shape (OrthoPolyLine
uid 14050,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,39000,98250,39000"
pts [
"73750,39000"
"98250,39000"
]
)
start &242
end &103
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 14051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14052,0
va (VaSet
font "Verdana,12,0"
)
xt "75750,37600,82450,39000"
st "audioLeft"
blo "75750,38800"
tm "WireNameMgr"
)
)
on &28
)
*293 (Wire
uid 14616,0
shape (OrthoPolyLine
uid 14617,0
va (VaSet
vasetType 3
)
xt "234000,34000,242250,34000"
pts [
"234000,34000"
"242250,34000"
]
)
end &205
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14619,0
va (VaSet
font "Verdana,12,0"
)
xt "236000,32600,240500,34000"
st "CLK_I"
blo "236000,33800"
tm "WireNameMgr"
)
)
on &19
)
*294 (Wire
uid 15732,0
shape (OrthoPolyLine
uid 15733,0
va (VaSet
vasetType 3
)
xt "238000,47000,242250,47000"
pts [
"238000,47000"
"242250,47000"
]
)
end &200
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15739,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,45600,242800,47000"
st "clock"
blo "239000,46800"
tm "WireNameMgr"
)
)
on &4
)
*295 (Wire
uid 15740,0
shape (OrthoPolyLine
uid 15741,0
va (VaSet
vasetType 3
)
xt "238000,48000,242250,48000"
pts [
"238000,48000"
"242250,48000"
]
)
end &203
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15747,0
va (VaSet
font "Verdana,12,0"
)
xt "239000,46600,243100,48000"
st "reset"
blo "239000,47800"
tm "WireNameMgr"
)
)
on &3
)
*296 (Wire
uid 17500,0
shape (OrthoPolyLine
uid 17501,0
va (VaSet
vasetType 3
)
xt "72000,52000,76250,52000"
pts [
"72000,52000"
"76250,52000"
]
)
end &33
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17507,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,51600,77100,53000"
st "reset"
blo "73000,52800"
tm "WireNameMgr"
)
)
on &3
)
*297 (Wire
uid 17508,0
shape (OrthoPolyLine
uid 17509,0
va (VaSet
vasetType 3
)
xt "72000,51000,76250,51000"
pts [
"72000,51000"
"76250,51000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17515,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,49600,76800,51000"
st "clock"
blo "73000,50800"
tm "WireNameMgr"
)
)
on &4
)
*298 (Wire
uid 17991,0
shape (OrthoPolyLine
uid 17992,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "73750,42000,98250,42000"
pts [
"73750,42000"
"98250,42000"
]
)
start &243
end &104
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 17993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17994,0
va (VaSet
font "Verdana,12,0"
)
xt "75750,40600,84050,42000"
st "audioRight"
blo "75750,41800"
tm "WireNameMgr"
)
)
on &29
)
*299 (Wire
uid 18501,0
shape (OrthoPolyLine
uid 18502,0
va (VaSet
vasetType 3
)
xt "73750,46000,76250,46000"
pts [
"73750,46000"
"76250,46000"
]
)
start &241
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18504,0
va (VaSet
font "Verdana,12,0"
)
xt "71250,42600,77950,44000"
st "dataValid"
blo "71250,43800"
tm "WireNameMgr"
)
)
on &30
)
*300 (Wire
uid 23574,0
shape (OrthoPolyLine
uid 23575,0
va (VaSet
vasetType 3
)
xt "38000,51000,48000,51000"
pts [
"38000,51000"
"48000,51000"
]
)
start &40
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23579,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,49600,43200,51000"
st "S22"
blo "40000,50800"
tm "WireNameMgr"
)
)
on &41
)
*301 (Wire
uid 23589,0
shape (OrthoPolyLine
uid 23590,0
va (VaSet
vasetType 3
)
xt "38000,53000,48000,53000"
pts [
"38000,53000"
"48000,53000"
]
)
start &42
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23594,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,51600,43200,53000"
st "S23"
blo "40000,52800"
tm "WireNameMgr"
)
)
on &43
)
*302 (Wire
uid 25065,0
shape (OrthoPolyLine
uid 25066,0
va (VaSet
vasetType 3
)
xt "38000,55000,48000,55000"
pts [
"38000,55000"
"48000,55000"
]
)
start &39
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 25067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25068,0
va (VaSet
font "Verdana,12,0"
)
xt "40000,53600,43200,55000"
st "S21"
blo "40000,54800"
tm "WireNameMgr"
)
)
on &45
)
*303 (Wire
uid 27629,0
shape (OrthoPolyLine
uid 27630,0
va (VaSet
vasetType 3
)
xt "267750,36000,278250,36000"
pts [
"267750,36000"
"278250,36000"
]
)
start &201
end &163
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27632,0
va (VaSet
font "Verdana,12,0"
)
xt "271000,34600,275300,36000"
st "DOUT"
blo "271000,35800"
tm "WireNameMgr"
)
)
on &46
)
*304 (Wire
uid 27635,0
shape (OrthoPolyLine
uid 27636,0
va (VaSet
vasetType 3
)
xt "267750,38000,278250,38000"
pts [
"267750,38000"
"278250,38000"
]
)
start &202
end &165
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27638,0
va (VaSet
font "Verdana,12,0"
)
xt "271000,36600,275000,38000"
st "LRCK"
blo "271000,37800"
tm "WireNameMgr"
)
)
on &47
)
*305 (Wire
uid 27641,0
shape (OrthoPolyLine
uid 27642,0
va (VaSet
vasetType 3
)
xt "267750,40000,278250,40000"
pts [
"267750,40000"
"278250,40000"
]
)
start &204
end &167
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 27643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27644,0
va (VaSet
font "Verdana,12,0"
)
xt "271000,38600,274300,40000"
st "SCK"
blo "271000,39800"
tm "WireNameMgr"
)
)
on &48
)
*306 (Wire
uid 29395,0
shape (OrthoPolyLine
uid 29396,0
va (VaSet
vasetType 3
)
xt "234000,35000,242250,35000"
pts [
"234000,35000"
"242250,35000"
]
)
end &206
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29402,0
va (VaSet
font "Verdana,12,0"
)
xt "236000,33600,239600,35000"
st "LR_I"
blo "236000,34800"
tm "WireNameMgr"
)
)
on &25
)
*307 (Wire
uid 29561,0
shape (OrthoPolyLine
uid 29562,0
va (VaSet
vasetType 3
)
xt "133000,44000,137250,44000"
pts [
"133000,44000"
"137250,44000"
]
)
end &262
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29568,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,42600,137800,44000"
st "clock"
blo "134000,43800"
tm "WireNameMgr"
)
)
on &4
)
*308 (Wire
uid 29569,0
shape (OrthoPolyLine
uid 29570,0
va (VaSet
vasetType 3
)
xt "133000,46000,137250,46000"
pts [
"133000,46000"
"137250,46000"
]
)
end &272
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29576,0
va (VaSet
font "Verdana,12,0"
)
xt "134000,45600,138100,47000"
st "reset"
blo "134000,46800"
tm "WireNameMgr"
)
)
on &3
)
*309 (Wire
uid 29577,0
shape (OrthoPolyLine
uid 29578,0
va (VaSet
vasetType 3
)
xt "198000,49000,202250,49000"
pts [
"198000,49000"
"202250,49000"
]
)
end &63
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29584,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,47600,202800,49000"
st "clock"
blo "199000,48800"
tm "WireNameMgr"
)
)
on &4
)
*310 (Wire
uid 29585,0
shape (OrthoPolyLine
uid 29586,0
va (VaSet
vasetType 3
)
xt "198000,50000,202250,50000"
pts [
"198000,50000"
"202250,50000"
]
)
end &62
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29592,0
va (VaSet
font "Verdana,12,0"
)
xt "199000,49600,203100,51000"
st "reset"
blo "199000,50800"
tm "WireNameMgr"
)
)
on &3
)
*311 (Wire
uid 29601,0
shape (OrthoPolyLine
uid 29602,0
va (VaSet
vasetType 3
)
xt "210000,28000,210000,35250"
pts [
"210000,29000"
"210000,28000"
"210000,35250"
]
)
end &64
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29604,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "208600,30250,210000,33850"
st "LR_I"
blo "209800,33850"
tm "WireNameMgr"
)
)
on &25
)
*312 (Wire
uid 29667,0
shape (OrthoPolyLine
uid 29668,0
va (VaSet
vasetType 3
)
xt "178000,32000,182250,32000"
pts [
"178000,32000"
"182250,32000"
]
)
end &55
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29672,0
va (VaSet
font "Verdana,12,0"
)
xt "179000,30600,182800,32000"
st "clock"
blo "179000,31800"
tm "WireNameMgr"
)
)
on &4
)
*313 (Wire
uid 29673,0
shape (OrthoPolyLine
uid 29674,0
va (VaSet
vasetType 3
)
xt "178000,33000,182250,33000"
pts [
"178000,33000"
"182250,33000"
]
)
end &54
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29678,0
va (VaSet
font "Verdana,12,0"
)
xt "179000,32600,183100,34000"
st "reset"
blo "179000,33800"
tm "WireNameMgr"
)
)
on &3
)
*314 (Wire
uid 29923,0
shape (OrthoPolyLine
uid 29924,0
va (VaSet
vasetType 3
)
xt "214000,62000,218250,62000"
pts [
"214000,62000"
"218250,62000"
]
)
end &74
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29928,0
va (VaSet
font "Verdana,12,0"
)
xt "215000,60600,218800,62000"
st "clock"
blo "215000,61800"
tm "WireNameMgr"
)
)
on &4
)
*315 (Wire
uid 29929,0
shape (OrthoPolyLine
uid 29930,0
va (VaSet
vasetType 3
)
xt "214000,63000,218250,63000"
pts [
"214000,63000"
"218250,63000"
]
)
end &75
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29934,0
va (VaSet
font "Verdana,12,0"
)
xt "215000,62600,219100,64000"
st "reset"
blo "215000,63800"
tm "WireNameMgr"
)
)
on &3
)
*316 (Wire
uid 29937,0
shape (OrthoPolyLine
uid 29938,0
va (VaSet
vasetType 3
)
xt "231750,45000,242250,58000"
pts [
"242250,45000"
"237000,45000"
"237000,58000"
"231750,58000"
]
)
start &207
end &76
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 29939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29940,0
va (VaSet
font "Verdana,12,0"
)
xt "234250,43600,240850,45000"
st "NewData"
blo "234250,44800"
tm "WireNameMgr"
)
)
on &81
)
*317 (Wire
uid 30035,0
optionalChildren [
*318 (BdJunction
uid 30077,0
ps "OnConnectorStrategy"
shape (Circle
uid 30078,0
va (VaSet
vasetType 1
)
xt "90600,44600,91400,45400"
radius 400
)
)
*319 (BdJunction
uid 30846,0
ps "OnConnectorStrategy"
shape (Circle
uid 30847,0
va (VaSet
vasetType 1
)
xt "100600,57600,101400,58400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30036,0
va (VaSet
vasetType 3
)
xt "89750,45000,111000,66000"
pts [
"89750,45000"
"91000,45000"
"91000,58000"
"101000,58000"
"101000,66000"
"111000,66000"
]
)
start &35
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30040,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,42600,94800,44000"
st "Data"
blo "91000,43800"
tm "WireNameMgr"
)
)
on &93
)
*320 (Wire
uid 30050,0
optionalChildren [
*321 (BdJunction
uid 30109,0
ps "OnConnectorStrategy"
shape (Circle
uid 30110,0
va (VaSet
vasetType 1
)
xt "214600,57600,215400,58400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30051,0
va (VaSet
vasetType 3
)
xt "210000,58000,218250,72000"
pts [
"218250,58000"
"210000,58000"
"210000,72000"
]
)
start &77
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30055,0
va (VaSet
font "Verdana,12,0"
)
xt "200000,70600,207400,72000"
st "Next_data"
blo "200000,71800"
tm "WireNameMgr"
)
)
on &82
)
*322 (Wire
uid 30065,0
optionalChildren [
*323 (BdJunction
uid 30103,0
ps "OnConnectorStrategy"
shape (Circle
uid 30104,0
va (VaSet
vasetType 1
)
xt "198600,25600,199400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30066,0
va (VaSet
vasetType 3
)
xt "199000,26000,213000,41000"
pts [
"202250,41000"
"199000,41000"
"199000,26000"
"213000,26000"
]
)
start &67
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30070,0
va (VaSet
font "Verdana,12,0"
)
xt "204000,24600,210600,26000"
st "end_Calc"
blo "204000,25800"
tm "WireNameMgr"
)
)
on &83
)
*324 (Wire
uid 30073,0
shape (OrthoPolyLine
uid 30074,0
va (VaSet
vasetType 3
)
xt "91000,44000,98250,45000"
pts [
"91000,45000"
"91000,44000"
"98250,44000"
]
)
start &318
end &109
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30076,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,48600,94800,50000"
st "Data"
blo "91000,49800"
tm "WireNameMgr"
)
)
on &93
)
*325 (Wire
uid 30099,0
shape (OrthoPolyLine
uid 30100,0
va (VaSet
vasetType 3
)
xt "195750,26000,199000,26000"
pts [
"195750,26000"
"199000,26000"
]
)
start &52
end &323
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30102,0
va (VaSet
font "Verdana,12,0"
)
xt "192000,22600,198600,24000"
st "end_Calc"
blo "192000,23800"
tm "WireNameMgr"
)
)
on &83
)
*326 (Wire
uid 30105,0
shape (OrthoPolyLine
uid 30106,0
va (VaSet
vasetType 3
)
xt "215000,52750,215000,58000"
pts [
"215000,58000"
"215000,52750"
]
)
start &321
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30108,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "215600,50600,217000,58000"
st "Next_data"
blo "216800,58000"
tm "WireNameMgr"
)
)
on &82
)
*327 (Wire
uid 30125,0
shape (OrthoPolyLine
uid 30126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,38000,242250,38000"
pts [
"223750,38000"
"242250,38000"
]
)
start &68
end &199
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 30127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30128,0
va (VaSet
font "Verdana,12,0"
)
xt "235750,36600,244850,38000"
st "audioRight1"
blo "235750,37800"
tm "WireNameMgr"
)
)
on &84
)
*328 (Wire
uid 30131,0
shape (OrthoPolyLine
uid 30132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "223750,42000,242250,42000"
pts [
"223750,42000"
"242250,42000"
]
)
start &69
end &198
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 30133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30134,0
va (VaSet
font "Verdana,12,0"
)
xt "221750,40600,230050,42000"
st "audioLeft1"
blo "221750,41800"
tm "WireNameMgr"
)
)
on &85
)
*329 (Wire
uid 30272,0
shape (OrthoPolyLine
uid 30273,0
va (VaSet
vasetType 3
)
xt "267750,43000,278000,47000"
pts [
"267750,43000"
"274000,43000"
"274000,47000"
"278000,47000"
]
)
start &208
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 30274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30275,0
va (VaSet
font "Verdana,12,0"
)
xt "270000,45600,277600,47000"
st "Frameout0"
blo "270000,46800"
tm "WireNameMgr"
)
)
on &86
)
*330 (Wire
uid 30453,0
shape (OrthoPolyLine
uid 30454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "289000,69000,299000,69000"
pts [
"289000,69000"
"299000,69000"
]
)
end &87
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30458,0
va (VaSet
font "Verdana,12,0"
)
xt "291000,67600,296600,69000"
st "testOut"
blo "291000,68800"
tm "WireNameMgr"
)
)
on &88
)
*331 (Wire
uid 30840,0
shape (OrthoPolyLine
uid 30841,0
va (VaSet
vasetType 3
)
xt "101000,58000,117250,58000"
pts [
"101000,58000"
"117250,58000"
]
)
start &319
end &96
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30845,0
va (VaSet
font "Verdana,12,0"
)
xt "108000,56600,111800,58000"
st "Data"
blo "108000,57800"
tm "WireNameMgr"
)
)
on &93
)
*332 (Wire
uid 30860,0
shape (OrthoPolyLine
uid 30861,0
va (VaSet
vasetType 3
)
xt "113000,62000,117250,62000"
pts [
"113000,62000"
"117250,62000"
]
)
end &98
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30867,0
va (VaSet
font "Verdana,12,0"
)
xt "114000,61600,118100,63000"
st "reset"
blo "114000,62800"
tm "WireNameMgr"
)
)
on &3
)
*333 (Wire
uid 30868,0
shape (OrthoPolyLine
uid 30869,0
va (VaSet
vasetType 3
)
xt "113000,61000,117250,61000"
pts [
"113000,61000"
"117250,61000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30875,0
va (VaSet
font "Verdana,12,0"
)
xt "114000,59600,117800,61000"
st "clock"
blo "114000,60800"
tm "WireNameMgr"
)
)
on &4
)
*334 (Wire
uid 31885,0
shape (OrthoPolyLine
uid 31886,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,38000,202250,38000"
pts [
"161750,38000"
"202250,38000"
]
)
start &269
end &65
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31892,0
va (VaSet
font "Verdana,12,0"
)
xt "164000,36600,170000,38000"
st "lowPass"
blo "164000,37800"
tm "WireNameMgr"
)
)
on &49
)
*335 (Wire
uid 31893,0
shape (OrthoPolyLine
uid 31894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,44000,202250,44000"
pts [
"161750,44000"
"202250,44000"
]
)
start &268
end &66
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31900,0
va (VaSet
font "Verdana,12,0"
)
xt "163750,42600,170250,44000"
st "highPass"
blo "163750,43800"
tm "WireNameMgr"
)
)
on &50
)
*336 (Wire
uid 31901,0
shape (OrthoPolyLine
uid 31902,0
va (VaSet
vasetType 3
)
xt "161750,27000,182250,41000"
pts [
"161750,41000"
"177000,41000"
"177000,27000"
"182250,27000"
]
)
start &263
end &53
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 31907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31908,0
va (VaSet
font "Verdana,12,0"
)
xt "163750,39600,171450,41000"
st "DataReady"
blo "163750,40800"
tm "WireNameMgr"
)
)
on &59
)
*337 (Wire
uid 31909,0
shape (OrthoPolyLine
uid 31910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,47000,175000,47000"
pts [
"161750,47000"
"175000,47000"
]
)
start &264
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 31915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31916,0
va (VaSet
font "Verdana,12,0"
)
xt "168750,45600,176650,47000"
st "DebugData"
blo "168750,46800"
tm "WireNameMgr"
)
)
on &113
)
*338 (Wire
uid 32069,0
shape (OrthoPolyLine
uid 32070,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,42000,137250,42000"
pts [
"120750,42000"
"137250,42000"
]
)
start &106
end &261
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 32071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32072,0
va (VaSet
font "Verdana,12,0"
)
xt "124000,40600,133600,42000"
st "audio_R_out"
blo "124000,41800"
tm "WireNameMgr"
)
)
on &114
)
*339 (Wire
uid 32920,0
shape (OrthoPolyLine
uid 32921,0
va (VaSet
vasetType 3
)
xt "130000,15000,137250,30000"
pts [
"137250,30000"
"130000,30000"
"130000,15000"
"134250,15000"
]
)
start &273
end &118
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 32922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32923,0
va (VaSet
font "Verdana,12,0"
)
xt "133250,28600,135950,30000"
st "we"
blo "133250,29800"
tm "WireNameMgr"
)
)
on &115
)
*340 (Wire
uid 32930,0
shape (OrthoPolyLine
uid 32931,0
va (VaSet
vasetType 3
)
xt "151750,17000,154000,17000"
pts [
"151750,17000"
"154000,17000"
]
)
start &123
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32937,0
va (VaSet
font "Verdana,12,0"
)
xt "151000,15600,154800,17000"
st "clock"
blo "151000,16800"
tm "WireNameMgr"
)
)
on &4
)
*341 (Wire
uid 32938,0
shape (OrthoPolyLine
uid 32939,0
va (VaSet
vasetType 3
)
xt "132000,17000,134250,17000"
pts [
"134250,17000"
"132000,17000"
]
)
start &117
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32945,0
va (VaSet
font "Verdana,12,0"
)
xt "132000,15600,135800,17000"
st "clock"
blo "132000,16800"
tm "WireNameMgr"
)
)
on &4
)
*342 (Wire
uid 33635,0
shape (OrthoPolyLine
uid 33636,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "124000,5000,137250,36000"
pts [
"137250,36000"
"124000,36000"
"124000,5000"
"134250,5000"
]
)
start &274
end &120
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33638,0
va (VaSet
font "Verdana,12,0"
)
xt "131250,34600,136550,36000"
st "wraddr"
blo "131250,35800"
tm "WireNameMgr"
)
)
on &132
)
*343 (Wire
uid 33647,0
shape (OrthoPolyLine
uid 33648,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,9000,137250,32000"
pts [
"137250,32000"
"128000,32000"
"128000,9000"
"134250,9000"
]
)
start &265
end &121
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33650,0
va (VaSet
font "Verdana,12,0"
)
xt "133250,30600,135950,32000"
st "din"
blo "133250,31800"
tm "WireNameMgr"
)
)
on &133
)
*344 (Wire
uid 33888,0
shape (OrthoPolyLine
uid 33889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "126000,7000,137250,34000"
pts [
"134250,7000"
"126000,7000"
"126000,34000"
"137250,34000"
]
)
start &122
end &266
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 33890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33891,0
va (VaSet
font "Verdana,12,0"
)
xt "126250,5600,133050,7000"
st "dataOutA"
blo "126250,6800"
tm "WireNameMgr"
)
)
on &134
)
*345 (Wire
uid 34006,0
shape (OrthoPolyLine
uid 34007,0
va (VaSet
vasetType 3
)
xt "122000,3000,137250,38000"
pts [
"137250,38000"
"122000,38000"
"122000,3000"
"134250,3000"
]
)
start &275
end &119
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 34008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34009,0
va (VaSet
font "Verdana,12,0"
)
xt "130250,36600,136650,38000"
st "writeEnA"
blo "130250,37800"
tm "WireNameMgr"
)
)
on &135
)
*346 (Wire
uid 34440,0
shape (OrthoPolyLine
uid 34441,0
va (VaSet
vasetType 3
)
xt "182000,-10000,186250,-10000"
pts [
"182000,-10000"
"186250,-10000"
]
)
end &230
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34447,0
va (VaSet
font "Verdana,12,0"
)
xt "183000,-11400,186800,-10000"
st "clock"
blo "183000,-10200"
tm "WireNameMgr"
)
)
on &4
)
*347 (Wire
uid 34448,0
shape (OrthoPolyLine
uid 34449,0
va (VaSet
vasetType 3
)
xt "182000,-9000,186250,-9000"
pts [
"182000,-9000"
"186250,-9000"
]
)
end &231
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34455,0
va (VaSet
font "Verdana,12,0"
)
xt "183000,-9400,187100,-8000"
st "reset"
blo "183000,-8200"
tm "WireNameMgr"
)
)
on &3
)
*348 (Wire
uid 34532,0
shape (OrthoPolyLine
uid 34533,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161750,14750,177000,34000"
pts [
"161750,34000"
"177000,34000"
"177000,14750"
]
)
start &270
end &189
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 34536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34537,0
va (VaSet
font "Verdana,12,0"
)
xt "163750,32600,168750,34000"
st "rdaddr"
blo "163750,33800"
tm "WireNameMgr"
)
)
on &136
)
*349 (Wire
uid 34540,0
shape (OrthoPolyLine
uid 34541,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179000,-15000,186250,-4750"
pts [
"186250,-15000"
"179000,-15000"
"179000,-4750"
]
)
start &226
end &180
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 34544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34545,0
va (VaSet
font "Verdana,12,0"
)
xt "178250,-15000,184950,-13600"
st "addressB"
blo "178250,-13800"
tm "WireNameMgr"
)
)
on &137
)
*350 (Wire
uid 34548,0
shape (OrthoPolyLine
uid 34549,0
va (VaSet
vasetType 3
)
xt "177000,-17000,186250,-4750"
pts [
"186250,-17000"
"177000,-17000"
"177000,-4750"
]
)
start &228
end &191
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 34552,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34553,0
va (VaSet
font "Verdana,12,0"
)
xt "179250,-17000,185650,-15600"
st "writeEnB"
blo "179250,-15800"
tm "WireNameMgr"
)
)
on &138
)
*351 (Wire
uid 34556,0
shape (OrthoPolyLine
uid 34557,0
va (VaSet
vasetType 3
)
xt "161750,14750,175000,30000"
pts [
"161750,30000"
"175000,30000"
"175000,14750"
]
)
start &271
end &190
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 34560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34561,0
va (VaSet
font "Verdana,12,0"
)
xt "163750,28600,165850,30000"
st "re"
blo "163750,29800"
tm "WireNameMgr"
)
)
on &139
)
*352 (Wire
uid 34564,0
shape (OrthoPolyLine
uid 34565,0
va (VaSet
vasetType 3
)
xt "151750,5000,168250,5000"
pts [
"151750,5000"
"168250,5000"
]
)
start &125
end &192
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 34568,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34569,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,3600,160950,5000"
st "writeEnB1"
blo "153750,4800"
tm "WireNameMgr"
)
)
on &140
)
*353 (Wire
uid 34572,0
shape (OrthoPolyLine
uid 34573,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,7000,168250,7000"
pts [
"151750,7000"
"168250,7000"
]
)
start &126
end &181
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 34576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34577,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,5600,161250,7000"
st "addressB1"
blo "153750,6800"
tm "WireNameMgr"
)
)
on &141
)
*354 (Wire
uid 35070,0
shape (OrthoPolyLine
uid 35071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,9000,166000,32000"
pts [
"151750,9000"
"166000,9000"
"166000,32000"
"161750,32000"
]
)
start &128
end &276
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 35072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35073,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,7600,160550,9000"
st "dataOutB"
blo "153750,8800"
tm "WireNameMgr"
)
)
on &142
)
*355 (Wire
uid 36089,0
shape (OrthoPolyLine
uid 36090,0
va (VaSet
vasetType 3
)
xt "253000,18000,258250,18000"
pts [
"253000,18000"
"258250,18000"
]
)
end &148
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36096,0
va (VaSet
font "Verdana,12,0"
)
xt "254000,16600,257800,18000"
st "clock"
blo "254000,17800"
tm "WireNameMgr"
)
)
on &4
)
*356 (Wire
uid 36097,0
shape (OrthoPolyLine
uid 36098,0
va (VaSet
vasetType 3
)
xt "253000,20000,258250,20000"
pts [
"253000,20000"
"258250,20000"
]
)
end &149
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36104,0
va (VaSet
font "Verdana,12,0"
)
xt "253000,18600,257100,20000"
st "reset"
blo "253000,19800"
tm "WireNameMgr"
)
)
on &3
)
*357 (Wire
uid 36109,0
shape (OrthoPolyLine
uid 36110,0
va (VaSet
vasetType 3
)
xt "252750,12000,258250,12000"
pts [
"258250,12000"
"252750,12000"
]
)
start &151
end &216
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36116,0
va (VaSet
font "Verdana,12,0"
)
xt "250000,10600,258600,12000"
st "RS232Valid"
blo "250000,11800"
tm "WireNameMgr"
)
)
on &143
)
*358 (Wire
uid 36194,0
shape (OrthoPolyLine
uid 36195,0
va (VaSet
vasetType 3
)
xt "245000,-6000,281000,7000"
pts [
"245000,-6000"
"281000,-6000"
"281000,7000"
"279750,7000"
]
)
start &144
end &152
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36199,0
va (VaSet
font "Verdana,12,0"
)
xt "247000,-7400,254600,-6000"
st "RxD_synch"
blo "247000,-6200"
tm "WireNameMgr"
)
)
on &145
)
*359 (Wire
uid 37169,0
shape (OrthoPolyLine
uid 37170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "252750,7000,258250,7000"
pts [
"258250,7000"
"252750,7000"
]
)
start &150
end &215
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 37171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37172,0
va (VaSet
font "Verdana,12,0"
)
xt "253000,5600,260800,7000"
st "RS232Data"
blo "253000,6800"
tm "WireNameMgr"
)
)
on &146
)
*360 (Wire
uid 37340,0
shape (OrthoPolyLine
uid 37341,0
va (VaSet
vasetType 3
)
xt "279750,13000,285000,13000"
pts [
"279750,13000"
"285000,13000"
]
)
start &153
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 37344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37345,0
va (VaSet
font "Verdana,12,0"
)
xt "281750,11600,287350,13000"
st "debug0"
blo "281750,12800"
tm "WireNameMgr"
)
)
on &157
)
*361 (Wire
uid 37479,0
shape (OrthoPolyLine
uid 37480,0
va (VaSet
vasetType 3
)
xt "222000,15000,227250,15000"
pts [
"222000,15000"
"227250,15000"
]
)
end &217
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 37485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37486,0
va (VaSet
font "Verdana,12,0"
)
xt "223000,13600,226800,15000"
st "clock"
blo "223000,14800"
tm "WireNameMgr"
)
)
on &4
)
*362 (Wire
uid 37487,0
shape (OrthoPolyLine
uid 37488,0
va (VaSet
vasetType 3
)
xt "222000,16000,227250,16000"
pts [
"222000,16000"
"227250,16000"
]
)
end &218
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 37493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37494,0
va (VaSet
font "Verdana,12,0"
)
xt "222000,14600,226100,16000"
st "reset"
blo "222000,15800"
tm "WireNameMgr"
)
)
on &3
)
*363 (Wire
uid 38111,0
shape (OrthoPolyLine
uid 38112,0
va (VaSet
vasetType 3
)
xt "217750,6000,227250,6000"
pts [
"227250,6000"
"217750,6000"
]
)
start &214
end &252
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 38115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38116,0
va (VaSet
font "Verdana,12,0"
)
xt "219000,4600,225900,6000"
st "NewCoeff"
blo "219000,5800"
tm "WireNameMgr"
)
)
on &158
)
*364 (Wire
uid 38119,0
shape (OrthoPolyLine
uid 38120,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "217750,10000,227250,10000"
pts [
"227250,10000"
"217750,10000"
]
)
start &219
end &254
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 38123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38124,0
va (VaSet
font "Verdana,12,0"
)
xt "218000,8600,226900,10000"
st "RS232Coeff"
blo "218000,9800"
tm "WireNameMgr"
)
)
on &159
)
*365 (Wire
uid 38734,0
optionalChildren [
*366 (BdJunction
uid 38878,0
ps "OnConnectorStrategy"
shape (Circle
uid 38879,0
va (VaSet
vasetType 1
)
xt "237600,-1398,238400,-598"
radius 400
)
)
]
shape (OrthoPolyLine
uid 38735,0
va (VaSet
vasetType 3
)
xt "238000,-8000,285000,33250"
pts [
"238000,3250"
"238000,-8000"
"285000,-8000"
"285000,33250"
]
)
start &220
end &166
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 38736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38737,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "236600,-4750,238000,1850"
st "outputEn"
blo "237800,1850"
tm "WireNameMgr"
)
)
on &171
)
*367 (Wire
uid 38776,0
shape (OrthoPolyLine
uid 38777,0
va (VaSet
vasetType 3
)
xt "191000,11000,195250,11000"
pts [
"191000,11000"
"195250,11000"
]
)
end &250
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38783,0
va (VaSet
font "Verdana,12,0"
)
xt "191000,9600,194800,11000"
st "clock"
blo "191000,10800"
tm "WireNameMgr"
)
)
on &4
)
*368 (Wire
uid 38784,0
shape (OrthoPolyLine
uid 38785,0
va (VaSet
vasetType 3
)
xt "191000,12000,195250,12000"
pts [
"191000,12000"
"195250,12000"
]
)
end &253
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38791,0
va (VaSet
font "Verdana,12,0"
)
xt "191000,10600,195100,12000"
st "reset"
blo "191000,11800"
tm "WireNameMgr"
)
)
on &3
)
*369 (Wire
uid 38792,0
shape (OrthoPolyLine
uid 38793,0
va (VaSet
vasetType 3
)
xt "187750,6000,195250,6000"
pts [
"195250,6000"
"187750,6000"
]
)
start &255
end &193
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 38798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38799,0
va (VaSet
font "Verdana,12,0"
)
xt "188250,4600,195350,6000"
st "writeEnRs"
blo "188250,5800"
tm "WireNameMgr"
)
)
on &172
)
*370 (Wire
uid 38802,0
shape (OrthoPolyLine
uid 38803,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "187750,4000,195250,4000"
pts [
"195250,4000"
"187750,4000"
]
)
start &249
end &182
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 38808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38809,0
va (VaSet
font "Verdana,12,0"
)
xt "187250,2600,196250,4000"
st "addressBRs"
blo "187250,3800"
tm "WireNameMgr"
)
)
on &173
)
*371 (Wire
uid 38814,0
shape (OrthoPolyLine
uid 38815,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "175000,-19000,186250,-4750"
pts [
"186250,-19000"
"175000,-19000"
"175000,-4750"
]
)
start &227
end &183
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 38818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38819,0
va (VaSet
font "Verdana,12,0"
)
xt "179250,-19000,185050,-17600"
st "dataInB"
blo "179250,-17800"
tm "WireNameMgr"
)
)
on &174
)
*372 (Wire
uid 38820,0
shape (OrthoPolyLine
uid 38821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "187750,8000,195250,8000"
pts [
"195250,8000"
"187750,8000"
]
)
start &251
end &185
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 38826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38827,0
va (VaSet
font "Verdana,12,0"
)
xt "188250,6600,195550,8000"
st "dataInBRs"
blo "188250,7800"
tm "WireNameMgr"
)
)
on &175
)
*373 (Wire
uid 38842,0
shape (OrthoPolyLine
uid 38843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151750,3000,168250,3000"
pts [
"151750,3000"
"168250,3000"
]
)
start &127
end &184
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 38846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38847,0
va (VaSet
font "Verdana,12,0"
)
xt "153750,1600,160350,3000"
st "dataInB1"
blo "153750,2800"
tm "WireNameMgr"
)
)
on &176
)
*374 (Wire
uid 38858,0
shape (OrthoPolyLine
uid 38859,0
va (VaSet
vasetType 3
)
xt "151750,12000,168250,12000"
pts [
"168250,12000"
"151750,12000"
]
)
start &186
end &124
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 38862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38863,0
va (VaSet
font "Verdana,12,0"
)
xt "157000,10600,160200,12000"
st "enB"
blo "157000,11800"
tm "WireNameMgr"
)
)
on &177
)
*375 (Wire
uid 38866,0
shape (OrthoPolyLine
uid 38867,0
va (VaSet
vasetType 3
)
xt "173000,-28000,194000,-4750"
pts [
"194000,-23750"
"194000,-28000"
"173000,-28000"
"173000,-4750"
]
)
start &229
end &187
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 38870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38871,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "192600,-28750,194000,-24750"
st "enB1"
blo "193800,-24750"
tm "WireNameMgr"
)
)
on &178
)
*376 (Wire
uid 38872,0
optionalChildren [
*377 (BdJunction
uid 39984,0
ps "OnConnectorStrategy"
shape (Circle
uid 39985,0
va (VaSet
vasetType 1
)
xt "206600,-1397,207400,-597"
radius 400
)
)
]
shape (OrthoPolyLine
uid 38873,0
va (VaSet
vasetType 3
)
xt "187750,-1000,238000,-998"
pts [
"238000,-998"
"193000,-998"
"193000,-1000"
"187750,-1000"
]
)
start &366
end &188
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38877,0
va (VaSet
font "Verdana,12,0"
)
xt "190000,-2400,196600,-1000"
st "outputEn"
blo "190000,-1200"
tm "WireNameMgr"
)
)
on &171
)
*378 (Wire
uid 39830,0
shape (OrthoPolyLine
uid 39831,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "240000,-3000,240000,3250"
pts [
"240000,3250"
"240000,-3000"
]
)
start &221
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 39834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39835,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "238600,-6750,240000,1950"
st "FilterTapNb"
blo "239800,1950"
tm "WireNameMgr"
)
)
on &212
)
*379 (Wire
uid 39836,0
shape (OrthoPolyLine
uid 39837,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "151000,49750,151000,56250"
pts [
"151000,56250"
"151000,49750"
]
)
end &277
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 39842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39843,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "149600,46250,151000,54950"
st "FilterTapNb"
blo "150800,54950"
tm "WireNameMgr"
)
)
on &212
)
*380 (Wire
uid 39980,0
shape (OrthoPolyLine
uid 39981,0
va (VaSet
vasetType 3
)
xt "207000,-996,207000,250"
pts [
"207000,250"
"207000,-996"
]
)
start &256
end &377
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 39982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39983,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "205600,-7750,207000,-1150"
st "outputEn"
blo "206800,-1150"
tm "WireNameMgr"
)
)
on &171
)
*381 (Wire
uid 40561,0
shape (OrthoPolyLine
uid 40562,0
va (VaSet
vasetType 3
)
xt "129750,49750,147000,57000"
pts [
"147000,49750"
"147000,57000"
"129750,57000"
]
)
start &267
end &97
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 40563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40564,0
va (VaSet
font "Verdana,12,0"
)
xt "132000,55600,140100,57000"
st "newSample"
blo "132000,56800"
tm "WireNameMgr"
)
)
on &281
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *382 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*383 (Text
uid 573,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-11600,31600,-10400"
st "Package List"
blo "24000,-10600"
)
*384 (MLText
uid 574,0
va (VaSet
)
xt "24000,-10400,41700,-2000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;
LIBRARY Common;
  USE Common.CommonLib.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*385 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*386 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*387 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*388 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*389 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*390 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*391 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1066"
viewArea "64056,-58187,324454,81779"
cachedDiagramExtent "0,-28750,307600,112000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 40
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "24000,-136000"
lastUid 40566,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "700,1000,4700,2200"
st "Panel0"
blo "700,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*392 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,3000,7500,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*393 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,4200,6900,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*394 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2100,5400,3800,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*395 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*396 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,8600,5400"
st "MWComponent"
blo "-100,5200"
)
*397 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*398 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,3000,5000,4200"
st "Library"
blo "900,4000"
tm "BdLibraryNameMgr"
)
*399 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,4200,8900,5400"
st "SaComponent"
blo "900,5200"
tm "CptNameMgr"
)
*400 (Text
va (VaSet
font "Verdana,9,1"
)
xt "900,5400,2600,6600"
st "I0"
blo "900,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*401 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,3000,4500,4200"
st "Library"
blo "400,4000"
)
*402 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,4200,9400,5400"
st "VhdlComponent"
blo "400,5200"
)
*403 (Text
va (VaSet
font "Verdana,9,1"
)
xt "400,5400,2100,6600"
st "I0"
blo "400,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*404 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,3000,4000,4200"
st "Library"
blo "-100,4000"
)
*405 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,4200,10200,5400"
st "VerilogComponent"
blo "-100,5200"
)
*406 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-100,5400,1600,6600"
st "I0"
blo "-100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*407 (Text
va (VaSet
font "Verdana,9,1"
)
xt "3300,3700,5700,4900"
st "eb1"
blo "3300,4700"
tm "HdlTextNameMgr"
)
*408 (Text
va (VaSet
font "Verdana,9,1"
)
xt "3300,4900,4500,6100"
st "1"
blo "3300,5900"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,-200,4700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1200,9600,2400"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-2950,-1400,15550,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "-150,250,1250,1450"
st "1"
blo "-150,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*409 (Text
va (VaSet
font "Verdana,9,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*410 (MLText
va (VaSet
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "-1800,-1400,9200,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "-150,250,1250,1450"
st "1"
blo "-150,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*411 (Text
va (VaSet
font "Verdana,9,1"
)
xt "13200,20000,24000,21200"
st "Frame Declarations"
blo "13200,21000"
)
*412 (MLText
va (VaSet
)
xt "13200,21200,13200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,-1200,31400,0"
st "Declarations"
blo "24000,-200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,300,27700,1500"
st "Ports:"
blo "24000,1300"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "24000,0,29200,1200"
st "Pre User:"
blo "24000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "26000,1200,51400,13200"
st "constant DATA_WIDTH : positive := 32;
constant COEFF_BIT_NB : positive := 32;
constant FILTER_TAP_NB : positive := 649;
constant DATA_IN_WIDTH : positive := 32;
constant addressBitNb :positive := 12;
constant dataBitNb :positive := 16;
constant initFile : string := \"bramInit.txt\";
constant uartDataBitNb : positive := 7;
constant uartBaudRate: real := 57.6E3;
constant clockFrequency: real := 66.0E6;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,300,33500,1500"
st "Diagram Signals:"
blo "24000,1300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "24000,-1200,30400,0"
st "Post User:"
blo "24000,-200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "24000,-1200,24000,-1200"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 499,0
usingSuid 1
emptyRow *413 (LEmptyRow
)
uid 3255,0
optionalChildren [
*414 (RefLabelRowHdr
)
*415 (TitleRowHdr
)
*416 (FilterRowHdr
)
*417 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*418 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*419 (GroupColHdr
tm "GroupColHdrMgr"
)
*420 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*421 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*422 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*423 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*424 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*425 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*426 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 1,0
)
)
uid 3214,0
)
*427 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2,0
)
)
uid 3216,0
)
*428 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Data_O"
t "std_uLogic"
o 12
suid 87,0
)
)
uid 12768,0
)
*429 (LeafLogPort
port (LogicalPort
decl (Decl
n "CLK_I"
t "std_uLogic"
o 1
suid 88,0
)
)
uid 12770,0
)
*430 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CLK_O"
t "std_uLogic"
o 11
suid 89,0
)
)
uid 12772,0
)
*431 (LeafLogPort
port (LogicalPort
decl (Decl
n "Data_I"
t "std_uLogic"
o 2
suid 90,0
)
)
uid 12774,0
)
*432 (LeafLogPort
port (LogicalPort
decl (Decl
n "LR_I"
t "std_uLogic"
o 3
suid 91,0
)
)
uid 12776,0
)
*433 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LR_O"
t "std_ulogic"
o 13
suid 92,0
)
)
uid 12778,0
)
*434 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioLeft"
t "signed"
b "(DATA_IN_WIDTH-1 downto 0)"
o 29
suid 117,0
)
)
uid 14065,0
)
*435 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "audioRight"
t "signed"
b "(DATA_IN_WIDTH-1 DOWNTO 0)"
o 31
suid 146,0
)
)
uid 17995,0
)
*436 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataValid"
t "std_ulogic"
o 37
suid 149,0
)
)
uid 18452,0
)
*437 (LeafLogPort
port (LogicalPort
decl (Decl
n "S22"
t "std_ulogic"
o 7
suid 246,0
)
)
uid 23534,0
)
*438 (LeafLogPort
port (LogicalPort
decl (Decl
n "S23"
t "std_ulogic"
o 8
suid 247,0
)
)
uid 23536,0
)
*439 (LeafLogPort
port (LogicalPort
decl (Decl
n "S21"
t "std_ulogic"
o 6
suid 283,0
)
)
uid 25139,0
)
*440 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DOUT"
t "std_ulogic"
o 15
suid 360,0
)
)
uid 27645,0
)
*441 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "LRCK"
t "std_ulogic"
o 21
suid 361,0
)
)
uid 27647,0
)
*442 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SCK"
t "std_ulogic"
o 26
suid 362,0
)
)
uid 27649,0
)
*443 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lowPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 44
suid 388,0
)
)
uid 29615,0
)
*444 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "highPass"
t "signed"
b "(DATA_WIDTH-1  DOWNTO  0)"
o 43
suid 389,0
)
)
uid 29617,0
)
*445 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DataReady"
t "std_ulogic"
o 17
suid 393,0
)
)
uid 29691,0
)
*446 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "NewData"
t "std_uLogic"
o 22
suid 396,0
)
)
uid 29947,0
)
*447 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Next_data"
t "std_ulogic"
o 23
suid 399,0
)
)
uid 30025,0
)
*448 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "end_Calc"
t "std_ulogic"
o 42
suid 400,0
)
)
uid 30027,0
)
*449 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioRight1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 32
suid 402,0
)
)
uid 30141,0
)
*450 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audioLeft1"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 30
suid 403,0
)
)
uid 30143,0
)
*451 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Frameout0"
t "std_uLogic"
o 20
suid 405,0
)
)
uid 30276,0
)
*452 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(6 downto 0)"
o 14
suid 406,0
)
)
uid 30445,0
)
*453 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Data"
t "std_ulogic"
o 16
suid 409,0
)
)
uid 30876,0
)
*454 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DebugData"
t "unsigned"
b "(1 DOWNTO 0)"
o 19
suid 411,0
)
)
uid 31083,0
)
*455 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "audio_R_out"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 33
suid 420,0
)
)
uid 32073,0
)
*456 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "we"
t "std_ulogic"
o 47
suid 425,0
)
)
uid 32970,0
)
*457 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wraddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 48
suid 440,0
)
)
uid 33657,0
)
*458 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "din"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 38
suid 442,0
)
)
uid 33661,0
)
*459 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataOutA"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
posAdd 0
o 35
suid 444,0
)
)
uid 33924,0
)
*460 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnA"
t "std_ulogic"
o 49
suid 446,0
)
)
uid 34010,0
)
*461 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rdaddr"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 45
suid 461,0
)
)
uid 34602,0
)
*462 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addressB"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 27
suid 462,0
)
)
uid 34604,0
)
*463 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnB"
t "std_ulogic"
o 50
suid 463,0
)
)
uid 34606,0
)
*464 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "re"
t "std_ulogic"
o 46
suid 464,0
)
)
uid 34608,0
)
*465 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnB1"
t "std_ulogic"
o 51
suid 465,0
)
)
uid 34610,0
)
*466 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addressB1"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 28
suid 466,0
)
)
uid 34612,0
)
*467 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataOutB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 36
suid 470,0
)
)
uid 35074,0
)
*468 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RS232Valid"
t "std_ulogic"
o 25
suid 476,0
)
)
uid 36123,0
)
*469 (LeafLogPort
port (LogicalPort
decl (Decl
n "RxD_synch"
t "std_ulogic"
o 4
suid 477,0
)
)
uid 36186,0
)
*470 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RS232Data"
t "std_ulogic_vector"
b "(uartDataBitNb-1 DOWNTO 0)"
o 51
suid 483,0
)
)
uid 37173,0
)
*471 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "debug0"
t "std_ulogic"
o 52
suid 484,0
)
)
uid 37346,0
)
*472 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "NewCoeff"
t "std_ulogic"
o 53
suid 486,0
)
)
uid 38125,0
)
*473 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RS232Coeff"
t "signed"
b "(DATA_WIDTH-1 DOWNTO 0)"
o 54
suid 487,0
)
)
uid 38127,0
)
*474 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "outputEn"
t "std_ulogic"
o 53
suid 489,0
)
)
uid 38738,0
)
*475 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "writeEnRs"
t "std_ulogic"
o 50
suid 490,0
)
)
uid 38880,0
)
*476 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addressBRs"
t "std_ulogic_vector"
b "(addressBitNb-1 DOWNTO 0)"
o 27
suid 491,0
)
)
uid 38882,0
)
*477 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataInB"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 55
suid 492,0
)
)
uid 38884,0
)
*478 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataInBRs"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 55
suid 493,0
)
)
uid 38886,0
)
*479 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dataInB1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 57
suid 494,0
)
)
uid 38888,0
)
*480 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "enB"
t "std_ulogic"
o 57
suid 495,0
)
)
uid 38890,0
)
*481 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "enB1"
t "std_ulogic"
o 58
suid 496,0
)
)
uid 38892,0
)
*482 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "FilterTapNb"
t "integer"
b "RANGE 15 DOWNTO 0"
o 59
suid 498,0
)
)
uid 39844,0
)
*483 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "newSample"
t "std_logic"
o 58
suid 499,0
)
)
uid 40565,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3268,0
optionalChildren [
*484 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *485 (MRCItem
litem &413
pos 58
dimension 20
)
uid 3270,0
optionalChildren [
*486 (MRCItem
litem &414
pos 0
dimension 20
uid 3271,0
)
*487 (MRCItem
litem &415
pos 1
dimension 23
uid 3272,0
)
*488 (MRCItem
litem &416
pos 2
hidden 1
dimension 20
uid 3273,0
)
*489 (MRCItem
litem &426
pos 0
dimension 20
uid 3215,0
)
*490 (MRCItem
litem &427
pos 1
dimension 20
uid 3217,0
)
*491 (MRCItem
litem &428
pos 2
dimension 20
uid 12767,0
)
*492 (MRCItem
litem &429
pos 4
dimension 20
uid 12769,0
)
*493 (MRCItem
litem &430
pos 3
dimension 20
uid 12771,0
)
*494 (MRCItem
litem &431
pos 5
dimension 20
uid 12773,0
)
*495 (MRCItem
litem &432
pos 6
dimension 20
uid 12775,0
)
*496 (MRCItem
litem &433
pos 7
dimension 20
uid 12777,0
)
*497 (MRCItem
litem &434
pos 15
dimension 20
uid 14066,0
)
*498 (MRCItem
litem &435
pos 16
dimension 20
uid 17996,0
)
*499 (MRCItem
litem &436
pos 17
dimension 20
uid 18453,0
)
*500 (MRCItem
litem &437
pos 9
dimension 20
uid 23533,0
)
*501 (MRCItem
litem &438
pos 10
dimension 20
uid 23535,0
)
*502 (MRCItem
litem &439
pos 8
dimension 20
uid 25140,0
)
*503 (MRCItem
litem &440
pos 18
dimension 20
uid 27646,0
)
*504 (MRCItem
litem &441
pos 19
dimension 20
uid 27648,0
)
*505 (MRCItem
litem &442
pos 20
dimension 20
uid 27650,0
)
*506 (MRCItem
litem &443
pos 21
dimension 20
uid 29616,0
)
*507 (MRCItem
litem &444
pos 22
dimension 20
uid 29618,0
)
*508 (MRCItem
litem &445
pos 23
dimension 20
uid 29692,0
)
*509 (MRCItem
litem &446
pos 24
dimension 20
uid 29948,0
)
*510 (MRCItem
litem &447
pos 13
dimension 20
uid 30024,0
)
*511 (MRCItem
litem &448
pos 14
dimension 20
uid 30026,0
)
*512 (MRCItem
litem &449
pos 25
dimension 20
uid 30142,0
)
*513 (MRCItem
litem &450
pos 26
dimension 20
uid 30144,0
)
*514 (MRCItem
litem &451
pos 27
dimension 20
uid 30277,0
)
*515 (MRCItem
litem &452
pos 11
dimension 20
uid 30444,0
)
*516 (MRCItem
litem &453
pos 28
dimension 20
uid 30877,0
)
*517 (MRCItem
litem &454
pos 29
dimension 20
uid 31084,0
)
*518 (MRCItem
litem &455
pos 30
dimension 20
uid 32074,0
)
*519 (MRCItem
litem &456
pos 31
dimension 20
uid 32971,0
)
*520 (MRCItem
litem &457
pos 32
dimension 20
uid 33658,0
)
*521 (MRCItem
litem &458
pos 33
dimension 20
uid 33662,0
)
*522 (MRCItem
litem &459
pos 34
dimension 20
uid 33925,0
)
*523 (MRCItem
litem &460
pos 35
dimension 20
uid 34011,0
)
*524 (MRCItem
litem &461
pos 36
dimension 20
uid 34603,0
)
*525 (MRCItem
litem &462
pos 37
dimension 20
uid 34605,0
)
*526 (MRCItem
litem &463
pos 38
dimension 20
uid 34607,0
)
*527 (MRCItem
litem &464
pos 39
dimension 20
uid 34609,0
)
*528 (MRCItem
litem &465
pos 40
dimension 20
uid 34611,0
)
*529 (MRCItem
litem &466
pos 41
dimension 20
uid 34613,0
)
*530 (MRCItem
litem &467
pos 42
dimension 20
uid 35075,0
)
*531 (MRCItem
litem &468
pos 43
dimension 20
uid 36124,0
)
*532 (MRCItem
litem &469
pos 12
dimension 20
uid 36185,0
)
*533 (MRCItem
litem &470
pos 44
dimension 20
uid 37174,0
)
*534 (MRCItem
litem &471
pos 45
dimension 20
uid 37347,0
)
*535 (MRCItem
litem &472
pos 46
dimension 20
uid 38126,0
)
*536 (MRCItem
litem &473
pos 47
dimension 20
uid 38128,0
)
*537 (MRCItem
litem &474
pos 48
dimension 20
uid 38739,0
)
*538 (MRCItem
litem &475
pos 49
dimension 20
uid 38881,0
)
*539 (MRCItem
litem &476
pos 50
dimension 20
uid 38883,0
)
*540 (MRCItem
litem &477
pos 51
dimension 20
uid 38885,0
)
*541 (MRCItem
litem &478
pos 52
dimension 20
uid 38887,0
)
*542 (MRCItem
litem &479
pos 53
dimension 20
uid 38889,0
)
*543 (MRCItem
litem &480
pos 54
dimension 20
uid 38891,0
)
*544 (MRCItem
litem &481
pos 55
dimension 20
uid 38893,0
)
*545 (MRCItem
litem &482
pos 56
dimension 20
uid 39845,0
)
*546 (MRCItem
litem &483
pos 57
dimension 20
uid 40566,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3274,0
optionalChildren [
*547 (MRCItem
litem &417
pos 0
dimension 20
uid 3275,0
)
*548 (MRCItem
litem &419
pos 1
dimension 50
uid 3276,0
)
*549 (MRCItem
litem &420
pos 2
dimension 100
uid 3277,0
)
*550 (MRCItem
litem &421
pos 3
dimension 50
uid 3278,0
)
*551 (MRCItem
litem &422
pos 4
dimension 100
uid 3279,0
)
*552 (MRCItem
litem &423
pos 5
dimension 100
uid 3280,0
)
*553 (MRCItem
litem &424
pos 6
dimension 50
uid 3281,0
)
*554 (MRCItem
litem &425
pos 7
dimension 80
uid 3282,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3269,0
vaOverrides [
]
)
]
)
uid 3254,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *555 (LEmptyRow
)
uid 3284,0
optionalChildren [
*556 (RefLabelRowHdr
)
*557 (TitleRowHdr
)
*558 (FilterRowHdr
)
*559 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*560 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*561 (GroupColHdr
tm "GroupColHdrMgr"
)
*562 (NameColHdr
tm "GenericNameColHdrMgr"
)
*563 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*564 (InitColHdr
tm "GenericValueColHdrMgr"
)
*565 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*566 (EolColHdr
tm "GenericEolColHdrMgr"
)
*567 (LogGeneric
generic (GiElement
name "signalBitNb"
type "positive"
value "24"
)
uid 13840,0
)
*568 (LogGeneric
generic (GiElement
name "signalOBitNb"
type "positive"
value "32"
)
uid 13865,0
)
]
)
pdm (PhysicalDM
uid 3296,0
optionalChildren [
*569 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *570 (MRCItem
litem &555
pos 2
dimension 20
)
uid 3298,0
optionalChildren [
*571 (MRCItem
litem &556
pos 0
dimension 20
uid 3299,0
)
*572 (MRCItem
litem &557
pos 1
dimension 23
uid 3300,0
)
*573 (MRCItem
litem &558
pos 2
hidden 1
dimension 20
uid 3301,0
)
*574 (MRCItem
litem &567
pos 0
dimension 20
uid 13839,0
)
*575 (MRCItem
litem &568
pos 1
dimension 20
uid 13864,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3302,0
optionalChildren [
*576 (MRCItem
litem &559
pos 0
dimension 20
uid 3303,0
)
*577 (MRCItem
litem &561
pos 1
dimension 50
uid 3304,0
)
*578 (MRCItem
litem &562
pos 2
dimension 100
uid 3305,0
)
*579 (MRCItem
litem &563
pos 3
dimension 100
uid 3306,0
)
*580 (MRCItem
litem &564
pos 4
dimension 50
uid 3307,0
)
*581 (MRCItem
litem &565
pos 5
dimension 50
uid 3308,0
)
*582 (MRCItem
litem &566
pos 6
dimension 80
uid 3309,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3297,0
vaOverrides [
]
)
]
)
uid 3283,0
type 1
)
activeModelName "BlockDiag"
)
