<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: Reordered_UF1 Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_transf__round_1_1_reordered___u_f1.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Signals">Signals</a> &#124;
<a href="#Aliases">Aliases</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">Reordered_UF1 Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Spatially-reordered, non-unrolled architecture of the transformation round block.  
 <a href="class_transf__round_1_1_reordered___u_f1.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
<tr class="memitem:a438d5c7e1cb7cfaddb9183ef75e889ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a438d5c7e1cb7cfaddb9183ef75e889ba">shacomps</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a438d5c7e1cb7cfaddb9183ef75e889ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic SHA components library.  <a href="#a438d5c7e1cb7cfaddb9183ef75e889ba"></a><br /></td></tr>
<tr class="memitem:a6b28ffcbce6e4193e650ee0571f6e51a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a6b28ffcbce6e4193e650ee0571f6e51a">components</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6b28ffcbce6e4193e650ee0571f6e51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic integrated circuits components library.  <a href="#a6b28ffcbce6e4193e650ee0571f6e51a"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2edc34402b573437d5f25fa90ba4013e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arithmetic library, included for the unsigned modulo addition.  <a href="#a2edc34402b573437d5f25fa90ba4013e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:afbafcbd97c8f7de307ffcd8bf28a3256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afbafcbd97c8f7de307ffcd8bf28a3256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal output signal, to be used as feedback input.  <a href="#afbafcbd97c8f7de307ffcd8bf28a3256"></a><br /></td></tr>
<tr class="memitem:ae94317ba0de373ba62e0810da422540d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae94317ba0de373ba62e0810da422540d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the multiplexer, and input of the precomputation stage.  <a href="#ae94317ba0de373ba62e0810da422540d"></a><br /></td></tr>
<tr class="memitem:a105fcaeea5d6bf5747cc601a74f91224"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a105fcaeea5d6bf5747cc601a74f91224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input of the compressor pipeline register.  <a href="#a105fcaeea5d6bf5747cc601a74f91224"></a><br /></td></tr>
<tr class="memitem:ab66af20c55f3997d35f84b78c3daa1bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab66af20c55f3997d35f84b78c3daa1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the compressor pipeline register.  <a href="#ab66af20c55f3997d35f84b78c3daa1bf"></a><br /></td></tr>
<tr class="memitem:add7d19d80ec59f76c0fa6e6c1a7820fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#add7d19d80ec59f76c0fa6e6c1a7820fe">sigma_0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:add7d19d80ec59f76c0fa6e6c1a7820fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\Sigma_0\) functional block.  <a href="#add7d19d80ec59f76c0fa6e6c1a7820fe"></a><br /></td></tr>
<tr class="memitem:a08bd54014175cc8351203611b03922ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a08bd54014175cc8351203611b03922ba">maj_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a08bd54014175cc8351203611b03922ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(Majority\) functional block.  <a href="#a08bd54014175cc8351203611b03922ba"></a><br /></td></tr>
<tr class="memitem:a43844fade6ed59315ae97cd30f25d760"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a43844fade6ed59315ae97cd30f25d760">sigma_1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a43844fade6ed59315ae97cd30f25d760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\Sigma_1\) functional block.  <a href="#a43844fade6ed59315ae97cd30f25d760"></a><br /></td></tr>
<tr class="memitem:a74905ac23db64cef956bd53b1b32e90c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a74905ac23db64cef956bd53b1b32e90c">ch_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a74905ac23db64cef956bd53b1b32e90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(Choose\) functional block.  <a href="#a74905ac23db64cef956bd53b1b32e90c"></a><br /></td></tr>
<tr class="memitem:a5a3e39c36ed4e38edec37cc71b226efa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a5a3e39c36ed4e38edec37cc71b226efa">t1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5a3e39c36ed4e38edec37cc71b226efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the \(T_1\) step function, computed during the final computation phase.  <a href="#a5a3e39c36ed4e38edec37cc71b226efa"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:aa09d454956f5debb80064eef8a3f8bca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aa09d454956f5debb80064eef8a3f8bca">sigma0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sigma_0</b>  <em><a class="el" href="class_sigma__0.html">&lt;Entity Sigma_0&gt;</a></em></td></tr>
<tr class="memdesc:aa09d454956f5debb80064eef8a3f8bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Sigma_0\) component  <a href="#aa09d454956f5debb80064eef8a3f8bca"></a><br /></td></tr>
<tr class="memitem:a81f455e992bb37f5fdbdd17b5b498a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a81f455e992bb37f5fdbdd17b5b498a37">maj</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Majority</b>  <em><a class="el" href="class_majority.html">&lt;Entity Majority&gt;</a></em></td></tr>
<tr class="memdesc:a81f455e992bb37f5fdbdd17b5b498a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Majority\) component  <a href="#a81f455e992bb37f5fdbdd17b5b498a37"></a><br /></td></tr>
<tr class="memitem:aee4e781c2f64daa07253abdbb9b604d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aee4e781c2f64daa07253abdbb9b604d0">sigma1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sigma_1</b>  <em><a class="el" href="class_sigma__1.html">&lt;Entity Sigma_1&gt;</a></em></td></tr>
<tr class="memdesc:aee4e781c2f64daa07253abdbb9b604d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Sigma_1\) component  <a href="#aee4e781c2f64daa07253abdbb9b604d0"></a><br /></td></tr>
<tr class="memitem:a406be6ce6b0a2c4a450108496228bd6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a406be6ce6b0a2c4a450108496228bd6d">ch</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Choose</b>  <em><a class="el" href="class_choose.html">&lt;Entity Choose&gt;</a></em></td></tr>
<tr class="memdesc:a406be6ce6b0a2c4a450108496228bd6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Choose\) component  <a href="#a406be6ce6b0a2c4a450108496228bd6d"></a><br /></td></tr>
<tr class="memitem:ad63b7ec8c8b3f0fedee47b33a2a8c539"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad63b7ec8c8b3f0fedee47b33a2a8c539">pipeline_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg</b>  <em><a class="el" href="classreg.html">&lt;Entity reg&gt;</a></em></td></tr>
<tr class="memdesc:ad63b7ec8c8b3f0fedee47b33a2a8c539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pipeline register of the compressor pipeline.  <a href="#ad63b7ec8c8b3f0fedee47b33a2a8c539"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Aliases"></a>
Aliases</h2></td></tr>
 <tr class="memitem:a42243ed39b85ef3a86ff16eb58261abb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a42243ed39b85ef3a86ff16eb58261abb">a_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a42243ed39b85ef3a86ff16eb58261abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) input for the stage.  <a href="#a42243ed39b85ef3a86ff16eb58261abb"></a><br /></td></tr>
<tr class="memitem:a12463ce191e3a78b88551aae1f6fc5a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a12463ce191e3a78b88551aae1f6fc5a5">b_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a12463ce191e3a78b88551aae1f6fc5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) input for the stage.  <a href="#a12463ce191e3a78b88551aae1f6fc5a5"></a><br /></td></tr>
<tr class="memitem:a828086ad15a2dc6642dfbf96d4735316"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a828086ad15a2dc6642dfbf96d4735316">c_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a828086ad15a2dc6642dfbf96d4735316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) input for the stage.  <a href="#a828086ad15a2dc6642dfbf96d4735316"></a><br /></td></tr>
<tr class="memitem:a37a03068b047170d3ef5d56712a82c1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a37a03068b047170d3ef5d56712a82c1c">d_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a37a03068b047170d3ef5d56712a82c1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) input for the stage.  <a href="#a37a03068b047170d3ef5d56712a82c1c"></a><br /></td></tr>
<tr class="memitem:ad810a07999f5640bcc30e4bac2a969a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad810a07999f5640bcc30e4bac2a969a9">e_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad810a07999f5640bcc30e4bac2a969a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) input for the stage.  <a href="#ad810a07999f5640bcc30e4bac2a969a9"></a><br /></td></tr>
<tr class="memitem:a2f441d6517a20f2b6b181e7c5c14755f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a2f441d6517a20f2b6b181e7c5c14755f">f_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2f441d6517a20f2b6b181e7c5c14755f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) input for the stage.  <a href="#a2f441d6517a20f2b6b181e7c5c14755f"></a><br /></td></tr>
<tr class="memitem:aa25287621d56c86b64687eb4d3580c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aa25287621d56c86b64687eb4d3580c0f">g_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa25287621d56c86b64687eb4d3580c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) input for the stage.  <a href="#aa25287621d56c86b64687eb4d3580c0f"></a><br /></td></tr>
<tr class="memitem:ad146ec976254a152a9c3b1e6cfdd9c31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad146ec976254a152a9c3b1e6cfdd9c31">h_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad146ec976254a152a9c3b1e6cfdd9c31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(H\) input for the stage.  <a href="#ad146ec976254a152a9c3b1e6cfdd9c31"></a><br /></td></tr>
<tr class="memitem:a6475cd6af6b0c89161cba707b0b5e7d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a6475cd6af6b0c89161cba707b0b5e7d5">a_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6475cd6af6b0c89161cba707b0b5e7d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(A\) input to the pipeline register.  <a href="#a6475cd6af6b0c89161cba707b0b5e7d5"></a><br /></td></tr>
<tr class="memitem:a03b8cf90846c6f1d9f99e992c264177e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a03b8cf90846c6f1d9f99e992c264177e">p1_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a03b8cf90846c6f1d9f99e992c264177e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the parameter \(P^*_1\) input to the pipeline register.  <a href="#a03b8cf90846c6f1d9f99e992c264177e"></a><br /></td></tr>
<tr class="memitem:aaf37252e3b5c98f20db3ed7dd89e9678"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aaf37252e3b5c98f20db3ed7dd89e9678">b_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aaf37252e3b5c98f20db3ed7dd89e9678"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(B\) input to the pipeline register.  <a href="#aaf37252e3b5c98f20db3ed7dd89e9678"></a><br /></td></tr>
<tr class="memitem:a03118105ada2336e8ceb3c068741b0e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a03118105ada2336e8ceb3c068741b0e1">c_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a03118105ada2336e8ceb3c068741b0e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(C\) input to the pipeline register.  <a href="#a03118105ada2336e8ceb3c068741b0e1"></a><br /></td></tr>
<tr class="memitem:ad9b2f82fb61e771111f39df3c0dc2e57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad9b2f82fb61e771111f39df3c0dc2e57">d_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad9b2f82fb61e771111f39df3c0dc2e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(D\) input to the pipeline register.  <a href="#ad9b2f82fb61e771111f39df3c0dc2e57"></a><br /></td></tr>
<tr class="memitem:a329eb2c12149bbc5322d2b4d9faf38fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a329eb2c12149bbc5322d2b4d9faf38fd">p2_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a329eb2c12149bbc5322d2b4d9faf38fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the parameter \(P^*_2\) input to the pipeline register.  <a href="#a329eb2c12149bbc5322d2b4d9faf38fd"></a><br /></td></tr>
<tr class="memitem:ad5948497277eb7c7288e4bcf4b4645de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad5948497277eb7c7288e4bcf4b4645de">e_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad5948497277eb7c7288e4bcf4b4645de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(E\) input to the pipeline register.  <a href="#ad5948497277eb7c7288e4bcf4b4645de"></a><br /></td></tr>
<tr class="memitem:ae3b87a0c7515819c6d744a94cfad9c86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae3b87a0c7515819c6d744a94cfad9c86">f_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae3b87a0c7515819c6d744a94cfad9c86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(F\) input to the pipeline register.  <a href="#ae3b87a0c7515819c6d744a94cfad9c86"></a><br /></td></tr>
<tr class="memitem:a71e9e4ce3edd97cc74486a4403a7f7e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a71e9e4ce3edd97cc74486a4403a7f7e5">g_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a71e9e4ce3edd97cc74486a4403a7f7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(G\) input to the pipeline register.  <a href="#a71e9e4ce3edd97cc74486a4403a7f7e5"></a><br /></td></tr>
<tr class="memitem:ab36c2c15f02c46fd04bf1f41cd6ce6a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab36c2c15f02c46fd04bf1f41cd6ce6a6">h_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab36c2c15f02c46fd04bf1f41cd6ce6a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the parameter \(H^*\) input to the pipeline register.  <a href="#ab36c2c15f02c46fd04bf1f41cd6ce6a6"></a><br /></td></tr>
<tr class="memitem:a66f78557f77d51bef60574f1ba7ff4b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a66f78557f77d51bef60574f1ba7ff4b4">valid_reg</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a66f78557f77d51bef60574f1ba7ff4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag of validity for the register.  <a href="#a66f78557f77d51bef60574f1ba7ff4b4"></a><br /></td></tr>
<tr class="memitem:a7612b6be0d50a3ed622c964a25eba4de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a7612b6be0d50a3ed622c964a25eba4de">a_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7612b6be0d50a3ed622c964a25eba4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) input to the final calculation phase.  <a href="#a7612b6be0d50a3ed622c964a25eba4de"></a><br /></td></tr>
<tr class="memitem:a8f165201f82885e7745d7aa37fc440e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a8f165201f82885e7745d7aa37fc440e3">p1_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8f165201f82885e7745d7aa37fc440e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(P^*_1\) input to the final calculation phase.  <a href="#a8f165201f82885e7745d7aa37fc440e3"></a><br /></td></tr>
<tr class="memitem:a356f34a30d2e6781d8de698e28782ba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a356f34a30d2e6781d8de698e28782ba4">b_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a356f34a30d2e6781d8de698e28782ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) input to the final calculation phase.  <a href="#a356f34a30d2e6781d8de698e28782ba4"></a><br /></td></tr>
<tr class="memitem:a949454374e2fb9ba39956f23811a4cb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a949454374e2fb9ba39956f23811a4cb4">c_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a949454374e2fb9ba39956f23811a4cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) input to the final calculation phase.  <a href="#a949454374e2fb9ba39956f23811a4cb4"></a><br /></td></tr>
<tr class="memitem:ab716b41aa4ae1b0a252857b40176b597"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab716b41aa4ae1b0a252857b40176b597">d_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab716b41aa4ae1b0a252857b40176b597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) input to the final calculation phase.  <a href="#ab716b41aa4ae1b0a252857b40176b597"></a><br /></td></tr>
<tr class="memitem:abbbf32b2e43999cd24a88c37320b5eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#abbbf32b2e43999cd24a88c37320b5eb4">p2_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abbbf32b2e43999cd24a88c37320b5eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(P^*_2\) input to the final calculation phase.  <a href="#abbbf32b2e43999cd24a88c37320b5eb4"></a><br /></td></tr>
<tr class="memitem:a4a6fdc456bc3df3fa88c2f17b1aed4c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a4a6fdc456bc3df3fa88c2f17b1aed4c9">e_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4a6fdc456bc3df3fa88c2f17b1aed4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) input to the final calculation phase.  <a href="#a4a6fdc456bc3df3fa88c2f17b1aed4c9"></a><br /></td></tr>
<tr class="memitem:ae332c559deeeb3ca4c9a7fd7126ab75b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae332c559deeeb3ca4c9a7fd7126ab75b">f_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae332c559deeeb3ca4c9a7fd7126ab75b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) input to the final calculation phase.  <a href="#ae332c559deeeb3ca4c9a7fd7126ab75b"></a><br /></td></tr>
<tr class="memitem:adc9bd74abd9c24395b3c2fdf972afe48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#adc9bd74abd9c24395b3c2fdf972afe48">g_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adc9bd74abd9c24395b3c2fdf972afe48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) input to the final calculation phase.  <a href="#adc9bd74abd9c24395b3c2fdf972afe48"></a><br /></td></tr>
<tr class="memitem:a07328f151c8013265dc202d5baead358"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a07328f151c8013265dc202d5baead358">h_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a07328f151c8013265dc202d5baead358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(H^*\) input to the final calculation phase.  <a href="#a07328f151c8013265dc202d5baead358"></a><br /></td></tr>
<tr class="memitem:a2c0b0b584baff502ac386ebf8f39f5d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a2c0b0b584baff502ac386ebf8f39f5d5">a_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2c0b0b584baff502ac386ebf8f39f5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) output from the compressor round.  <a href="#a2c0b0b584baff502ac386ebf8f39f5d5"></a><br /></td></tr>
<tr class="memitem:ab6afaa4f0fbabe1de8faeff94ca1600f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab6afaa4f0fbabe1de8faeff94ca1600f">b_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab6afaa4f0fbabe1de8faeff94ca1600f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) output from the compressor round.  <a href="#ab6afaa4f0fbabe1de8faeff94ca1600f"></a><br /></td></tr>
<tr class="memitem:af2c3da63abe3bb473a9bdfec7b64b0c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#af2c3da63abe3bb473a9bdfec7b64b0c8">c_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af2c3da63abe3bb473a9bdfec7b64b0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) output from the compressor round.  <a href="#af2c3da63abe3bb473a9bdfec7b64b0c8"></a><br /></td></tr>
<tr class="memitem:a935baa4d1bbaf42441b7186afbb184b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a935baa4d1bbaf42441b7186afbb184b4">d_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a935baa4d1bbaf42441b7186afbb184b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) output from the compressor round.  <a href="#a935baa4d1bbaf42441b7186afbb184b4"></a><br /></td></tr>
<tr class="memitem:abcebf29219bb9dfef2d5623dff998090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#abcebf29219bb9dfef2d5623dff998090">e_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abcebf29219bb9dfef2d5623dff998090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) output from the compressor round.  <a href="#abcebf29219bb9dfef2d5623dff998090"></a><br /></td></tr>
<tr class="memitem:a591be37e3146c55c20ce7b97aae4d68f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a591be37e3146c55c20ce7b97aae4d68f">f_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a591be37e3146c55c20ce7b97aae4d68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) output from the compressor round.  <a href="#a591be37e3146c55c20ce7b97aae4d68f"></a><br /></td></tr>
<tr class="memitem:a4f9162da6d090a3091424b270ca681fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a4f9162da6d090a3091424b270ca681fb">g_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4f9162da6d090a3091424b270ca681fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) output from the compressor round.  <a href="#a4f9162da6d090a3091424b270ca681fb"></a><br /></td></tr>
<tr class="memitem:aa210752f1bf786df89efdb3cf1dd220b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aa210752f1bf786df89efdb3cf1dd220b">h_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa210752f1bf786df89efdb3cf1dd220b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(H\) output from the compressor round.  <a href="#aa210752f1bf786df89efdb3cf1dd220b"></a><br /></td></tr>
<tr class="memitem:a334c8f1f30e803ebda58c0f1f1dc0929"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a334c8f1f30e803ebda58c0f1f1dc0929">valid_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a334c8f1f30e803ebda58c0f1f1dc0929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag of validity for the output register.  <a href="#a334c8f1f30e803ebda58c0f1f1dc0929"></a><br /></td></tr>
<tr class="memitem:a8d0649d53435fbb040d2d06904776095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a8d0649d53435fbb040d2d06904776095">a_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8d0649d53435fbb040d2d06904776095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) output from the stage.  <a href="#a8d0649d53435fbb040d2d06904776095"></a><br /></td></tr>
<tr class="memitem:a1a5eac3ca5a144b6a91cf45e8e76586e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a1a5eac3ca5a144b6a91cf45e8e76586e">b_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1a5eac3ca5a144b6a91cf45e8e76586e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) output from the stage.  <a href="#a1a5eac3ca5a144b6a91cf45e8e76586e"></a><br /></td></tr>
<tr class="memitem:af9d28adce1283e6611771b936d26516a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#af9d28adce1283e6611771b936d26516a">c_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af9d28adce1283e6611771b936d26516a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) output from the stage.  <a href="#af9d28adce1283e6611771b936d26516a"></a><br /></td></tr>
<tr class="memitem:a571d8c609d6c95543bff8e9484c2b8d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a571d8c609d6c95543bff8e9484c2b8d7">d_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a571d8c609d6c95543bff8e9484c2b8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) output from the stage.  <a href="#a571d8c609d6c95543bff8e9484c2b8d7"></a><br /></td></tr>
<tr class="memitem:ae40804f34024e945d0f2feebb24be32c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae40804f34024e945d0f2feebb24be32c">e_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae40804f34024e945d0f2feebb24be32c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) output from the stage.  <a href="#ae40804f34024e945d0f2feebb24be32c"></a><br /></td></tr>
<tr class="memitem:ad89b6d2c95dcd8abdbebbdf52790c7d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad89b6d2c95dcd8abdbebbdf52790c7d2">f_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad89b6d2c95dcd8abdbebbdf52790c7d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) output from the stage.  <a href="#ad89b6d2c95dcd8abdbebbdf52790c7d2"></a><br /></td></tr>
<tr class="memitem:a363790b84a7a23a71888980cba3127d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a363790b84a7a23a71888980cba3127d4">g_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a363790b84a7a23a71888980cba3127d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) output from the stage.  <a href="#a363790b84a7a23a71888980cba3127d4"></a><br /></td></tr>
<tr class="memitem:a3793ad158d8026b24d940df43c698a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a3793ad158d8026b24d940df43c698a38">h_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3793ad158d8026b24d940df43c698a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(H\) output from the stage.  <a href="#a3793ad158d8026b24d940df43c698a38"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Spatially-reordered, non-unrolled architecture of the transformation round block. </p>
<p>Implementation of the architecture originally proposed in <a href="http://ieeexplore.ieee.org/document/4633433/">H. Michail, A. Milidonis, A. Kakarountas, and C. Goutis, "Novel high throughput implementation of SHA-256 hash function through pre-computation technique", in ICECS 2005 - 12th IEEE International Conference on Electronics, Circuits, and Systems, 2005.</a> </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a2c0b0b584baff502ac386ebf8f39f5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0b0b584baff502ac386ebf8f39f5d5">&#9670;&nbsp;</a></span>a_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a2c0b0b584baff502ac386ebf8f39f5d5">a_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a42243ed39b85ef3a86ff16eb58261abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42243ed39b85ef3a86ff16eb58261abb">&#9670;&nbsp;</a></span>a_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a42243ed39b85ef3a86ff16eb58261abb">a_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) input for the stage. </p>

</div>
</div>
<a id="a8d0649d53435fbb040d2d06904776095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0649d53435fbb040d2d06904776095">&#9670;&nbsp;</a></span>a_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a8d0649d53435fbb040d2d06904776095">a_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) output from the stage. </p>

</div>
</div>
<a id="a6475cd6af6b0c89161cba707b0b5e7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6475cd6af6b0c89161cba707b0b5e7d5">&#9670;&nbsp;</a></span>a_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a6475cd6af6b0c89161cba707b0b5e7d5">a_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(A\) input to the pipeline register. </p>

</div>
</div>
<a id="a7612b6be0d50a3ed622c964a25eba4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7612b6be0d50a3ed622c964a25eba4de">&#9670;&nbsp;</a></span>a_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a7612b6be0d50a3ed622c964a25eba4de">a_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) input to the final calculation phase. </p>

</div>
</div>
<a id="ab6afaa4f0fbabe1de8faeff94ca1600f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6afaa4f0fbabe1de8faeff94ca1600f">&#9670;&nbsp;</a></span>b_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab6afaa4f0fbabe1de8faeff94ca1600f">b_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a12463ce191e3a78b88551aae1f6fc5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12463ce191e3a78b88551aae1f6fc5a5">&#9670;&nbsp;</a></span>b_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a12463ce191e3a78b88551aae1f6fc5a5">b_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) input for the stage. </p>

</div>
</div>
<a id="a1a5eac3ca5a144b6a91cf45e8e76586e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5eac3ca5a144b6a91cf45e8e76586e">&#9670;&nbsp;</a></span>b_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a1a5eac3ca5a144b6a91cf45e8e76586e">b_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) output from the stage. </p>

</div>
</div>
<a id="aaf37252e3b5c98f20db3ed7dd89e9678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf37252e3b5c98f20db3ed7dd89e9678">&#9670;&nbsp;</a></span>b_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aaf37252e3b5c98f20db3ed7dd89e9678">b_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(B\) input to the pipeline register. </p>

</div>
</div>
<a id="a356f34a30d2e6781d8de698e28782ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356f34a30d2e6781d8de698e28782ba4">&#9670;&nbsp;</a></span>b_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a356f34a30d2e6781d8de698e28782ba4">b_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) input to the final calculation phase. </p>

</div>
</div>
<a id="af2c3da63abe3bb473a9bdfec7b64b0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c3da63abe3bb473a9bdfec7b64b0c8">&#9670;&nbsp;</a></span>c_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#af2c3da63abe3bb473a9bdfec7b64b0c8">c_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a828086ad15a2dc6642dfbf96d4735316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828086ad15a2dc6642dfbf96d4735316">&#9670;&nbsp;</a></span>c_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a828086ad15a2dc6642dfbf96d4735316">c_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) input for the stage. </p>

</div>
</div>
<a id="af9d28adce1283e6611771b936d26516a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d28adce1283e6611771b936d26516a">&#9670;&nbsp;</a></span>c_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#af9d28adce1283e6611771b936d26516a">c_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) output from the stage. </p>

</div>
</div>
<a id="a03118105ada2336e8ceb3c068741b0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03118105ada2336e8ceb3c068741b0e1">&#9670;&nbsp;</a></span>c_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a03118105ada2336e8ceb3c068741b0e1">c_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(C\) input to the pipeline register. </p>

</div>
</div>
<a id="a949454374e2fb9ba39956f23811a4cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949454374e2fb9ba39956f23811a4cb4">&#9670;&nbsp;</a></span>c_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a949454374e2fb9ba39956f23811a4cb4">c_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) input to the final calculation phase. </p>

</div>
</div>
<a id="a406be6ce6b0a2c4a450108496228bd6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406be6ce6b0a2c4a450108496228bd6d">&#9670;&nbsp;</a></span>ch</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a406be6ce6b0a2c4a450108496228bd6d">ch</a> <b><span class="vhdlchar">Choose</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Choose\) component </p>

</div>
</div>
<a id="a74905ac23db64cef956bd53b1b32e90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74905ac23db64cef956bd53b1b32e90c">&#9670;&nbsp;</a></span>ch_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a74905ac23db64cef956bd53b1b32e90c">ch_output</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(Choose\) functional block. </p>

</div>
</div>
<a id="a6b28ffcbce6e4193e650ee0571f6e51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b28ffcbce6e4193e650ee0571f6e51a">&#9670;&nbsp;</a></span>components</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a6b28ffcbce6e4193e650ee0571f6e51a">components</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Basic integrated circuits components library. </p>

</div>
</div>
<a id="a935baa4d1bbaf42441b7186afbb184b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935baa4d1bbaf42441b7186afbb184b4">&#9670;&nbsp;</a></span>d_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a935baa4d1bbaf42441b7186afbb184b4">d_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a37a03068b047170d3ef5d56712a82c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a03068b047170d3ef5d56712a82c1c">&#9670;&nbsp;</a></span>d_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a37a03068b047170d3ef5d56712a82c1c">d_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) input for the stage. </p>

</div>
</div>
<a id="a571d8c609d6c95543bff8e9484c2b8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571d8c609d6c95543bff8e9484c2b8d7">&#9670;&nbsp;</a></span>d_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a571d8c609d6c95543bff8e9484c2b8d7">d_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) output from the stage. </p>

</div>
</div>
<a id="ad9b2f82fb61e771111f39df3c0dc2e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b2f82fb61e771111f39df3c0dc2e57">&#9670;&nbsp;</a></span>d_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad9b2f82fb61e771111f39df3c0dc2e57">d_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(D\) input to the pipeline register. </p>

</div>
</div>
<a id="ab716b41aa4ae1b0a252857b40176b597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab716b41aa4ae1b0a252857b40176b597">&#9670;&nbsp;</a></span>d_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab716b41aa4ae1b0a252857b40176b597">d_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) input to the final calculation phase. </p>

</div>
</div>
<a id="abcebf29219bb9dfef2d5623dff998090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcebf29219bb9dfef2d5623dff998090">&#9670;&nbsp;</a></span>e_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#abcebf29219bb9dfef2d5623dff998090">e_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="ad810a07999f5640bcc30e4bac2a969a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad810a07999f5640bcc30e4bac2a969a9">&#9670;&nbsp;</a></span>e_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad810a07999f5640bcc30e4bac2a969a9">e_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) input for the stage. </p>

</div>
</div>
<a id="ae40804f34024e945d0f2feebb24be32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40804f34024e945d0f2feebb24be32c">&#9670;&nbsp;</a></span>e_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae40804f34024e945d0f2feebb24be32c">e_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) output from the stage. </p>

</div>
</div>
<a id="ad5948497277eb7c7288e4bcf4b4645de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5948497277eb7c7288e4bcf4b4645de">&#9670;&nbsp;</a></span>e_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad5948497277eb7c7288e4bcf4b4645de">e_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(E\) input to the pipeline register. </p>

</div>
</div>
<a id="a4a6fdc456bc3df3fa88c2f17b1aed4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6fdc456bc3df3fa88c2f17b1aed4c9">&#9670;&nbsp;</a></span>e_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a4a6fdc456bc3df3fa88c2f17b1aed4c9">e_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) input to the final calculation phase. </p>

</div>
</div>
<a id="a591be37e3146c55c20ce7b97aae4d68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591be37e3146c55c20ce7b97aae4d68f">&#9670;&nbsp;</a></span>f_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a591be37e3146c55c20ce7b97aae4d68f">f_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a2f441d6517a20f2b6b181e7c5c14755f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f441d6517a20f2b6b181e7c5c14755f">&#9670;&nbsp;</a></span>f_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a2f441d6517a20f2b6b181e7c5c14755f">f_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) input for the stage. </p>

</div>
</div>
<a id="ad89b6d2c95dcd8abdbebbdf52790c7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89b6d2c95dcd8abdbebbdf52790c7d2">&#9670;&nbsp;</a></span>f_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad89b6d2c95dcd8abdbebbdf52790c7d2">f_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) output from the stage. </p>

</div>
</div>
<a id="ae3b87a0c7515819c6d744a94cfad9c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b87a0c7515819c6d744a94cfad9c86">&#9670;&nbsp;</a></span>f_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae3b87a0c7515819c6d744a94cfad9c86">f_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(F\) input to the pipeline register. </p>

</div>
</div>
<a id="ae332c559deeeb3ca4c9a7fd7126ab75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae332c559deeeb3ca4c9a7fd7126ab75b">&#9670;&nbsp;</a></span>f_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae332c559deeeb3ca4c9a7fd7126ab75b">f_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) input to the final calculation phase. </p>

</div>
</div>
<a id="afbafcbd97c8f7de307ffcd8bf28a3256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbafcbd97c8f7de307ffcd8bf28a3256">&#9670;&nbsp;</a></span>feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal output signal, to be used as feedback input. </p>

</div>
</div>
<a id="a4f9162da6d090a3091424b270ca681fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9162da6d090a3091424b270ca681fb">&#9670;&nbsp;</a></span>g_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a4f9162da6d090a3091424b270ca681fb">g_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="aa25287621d56c86b64687eb4d3580c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25287621d56c86b64687eb4d3580c0f">&#9670;&nbsp;</a></span>g_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aa25287621d56c86b64687eb4d3580c0f">g_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) input for the stage. </p>

</div>
</div>
<a id="a363790b84a7a23a71888980cba3127d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363790b84a7a23a71888980cba3127d4">&#9670;&nbsp;</a></span>g_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a363790b84a7a23a71888980cba3127d4">g_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) output from the stage. </p>

</div>
</div>
<a id="a71e9e4ce3edd97cc74486a4403a7f7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e9e4ce3edd97cc74486a4403a7f7e5">&#9670;&nbsp;</a></span>g_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a71e9e4ce3edd97cc74486a4403a7f7e5">g_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(G\) input to the pipeline register. </p>

</div>
</div>
<a id="adc9bd74abd9c24395b3c2fdf972afe48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc9bd74abd9c24395b3c2fdf972afe48">&#9670;&nbsp;</a></span>g_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#adc9bd74abd9c24395b3c2fdf972afe48">g_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) input to the final calculation phase. </p>

</div>
</div>
<a id="aa210752f1bf786df89efdb3cf1dd220b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa210752f1bf786df89efdb3cf1dd220b">&#9670;&nbsp;</a></span>h_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aa210752f1bf786df89efdb3cf1dd220b">h_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#afbafcbd97c8f7de307ffcd8bf28a3256">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(H\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="ad146ec976254a152a9c3b1e6cfdd9c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad146ec976254a152a9c3b1e6cfdd9c31">&#9670;&nbsp;</a></span>h_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad146ec976254a152a9c3b1e6cfdd9c31">h_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(H\) input for the stage. </p>

</div>
</div>
<a id="a3793ad158d8026b24d940df43c698a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3793ad158d8026b24d940df43c698a38">&#9670;&nbsp;</a></span>h_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a3793ad158d8026b24d940df43c698a38">h_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(H\) output from the stage. </p>

</div>
</div>
<a id="ab36c2c15f02c46fd04bf1f41cd6ce6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab36c2c15f02c46fd04bf1f41cd6ce6a6">&#9670;&nbsp;</a></span>h_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab36c2c15f02c46fd04bf1f41cd6ce6a6">h_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the parameter \(H^*\) input to the pipeline register. </p>

</div>
</div>
<a id="a07328f151c8013265dc202d5baead358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07328f151c8013265dc202d5baead358">&#9670;&nbsp;</a></span>h_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a07328f151c8013265dc202d5baead358">h_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(H^*\) input to the final calculation phase. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard library. </p>

</div>
</div>
<a id="a81f455e992bb37f5fdbdd17b5b498a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f455e992bb37f5fdbdd17b5b498a37">&#9670;&nbsp;</a></span>maj</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a81f455e992bb37f5fdbdd17b5b498a37">maj</a> <b><span class="vhdlchar">Majority</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Majority\) component </p>

</div>
</div>
<a id="a08bd54014175cc8351203611b03922ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08bd54014175cc8351203611b03922ba">&#9670;&nbsp;</a></span>maj_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a08bd54014175cc8351203611b03922ba">maj_output</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(Majority\) functional block. </p>

</div>
</div>
<a id="ae94317ba0de373ba62e0810da422540d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94317ba0de373ba62e0810da422540d">&#9670;&nbsp;</a></span>mux_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ae94317ba0de373ba62e0810da422540d">mux_output</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the multiplexer, and input of the precomputation stage. </p>

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&nbsp;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Arithmetic library, included for the unsigned modulo addition. </p>

</div>
</div>
<a id="a03b8cf90846c6f1d9f99e992c264177e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03b8cf90846c6f1d9f99e992c264177e">&#9670;&nbsp;</a></span>p1_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a03b8cf90846c6f1d9f99e992c264177e">p1_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the parameter \(P^*_1\) input to the pipeline register. </p>

</div>
</div>
<a id="a8f165201f82885e7745d7aa37fc440e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f165201f82885e7745d7aa37fc440e3">&#9670;&nbsp;</a></span>p1_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a8f165201f82885e7745d7aa37fc440e3">p1_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(P^*_1\) input to the final calculation phase. </p>

</div>
</div>
<a id="a329eb2c12149bbc5322d2b4d9faf38fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329eb2c12149bbc5322d2b4d9faf38fd">&#9670;&nbsp;</a></span>p2_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a329eb2c12149bbc5322d2b4d9faf38fd">p2_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the parameter \(P^*_2\) input to the pipeline register. </p>

</div>
</div>
<a id="abbbf32b2e43999cd24a88c37320b5eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbf32b2e43999cd24a88c37320b5eb4">&#9670;&nbsp;</a></span>p2_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#abbbf32b2e43999cd24a88c37320b5eb4">p2_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(P^*_2\) input to the final calculation phase. </p>

</div>
</div>
<a id="ad63b7ec8c8b3f0fedee47b33a2a8c539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63b7ec8c8b3f0fedee47b33a2a8c539">&#9670;&nbsp;</a></span>pipeline_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ad63b7ec8c8b3f0fedee47b33a2a8c539">pipeline_reg</a> <b><span class="vhdlchar">reg</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pipeline register of the compressor pipeline. </p>
<p>It works also as working register </p>

</div>
</div>
<a id="a105fcaeea5d6bf5747cc601a74f91224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105fcaeea5d6bf5747cc601a74f91224">&#9670;&nbsp;</a></span>reg_input</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a105fcaeea5d6bf5747cc601a74f91224">reg_input</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Input of the compressor pipeline register. </p>

</div>
</div>
<a id="ab66af20c55f3997d35f84b78c3daa1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66af20c55f3997d35f84b78c3daa1bf">&#9670;&nbsp;</a></span>reg_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the compressor pipeline register. </p>

</div>
</div>
<a id="a438d5c7e1cb7cfaddb9183ef75e889ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438d5c7e1cb7cfaddb9183ef75e889ba">&#9670;&nbsp;</a></span>shacomps</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a438d5c7e1cb7cfaddb9183ef75e889ba">shacomps</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Basic SHA components library. </p>

</div>
</div>
<a id="aa09d454956f5debb80064eef8a3f8bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09d454956f5debb80064eef8a3f8bca">&#9670;&nbsp;</a></span>sigma0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aa09d454956f5debb80064eef8a3f8bca">sigma0</a> <b><span class="vhdlchar">Sigma_0</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Sigma_0\) component </p>

</div>
</div>
<a id="aee4e781c2f64daa07253abdbb9b604d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4e781c2f64daa07253abdbb9b604d0">&#9670;&nbsp;</a></span>sigma1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#aee4e781c2f64daa07253abdbb9b604d0">sigma1</a> <b><span class="vhdlchar">Sigma_1</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Sigma_1\) component </p>

</div>
</div>
<a id="add7d19d80ec59f76c0fa6e6c1a7820fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7d19d80ec59f76c0fa6e6c1a7820fe">&#9670;&nbsp;</a></span>sigma_0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#add7d19d80ec59f76c0fa6e6c1a7820fe">sigma_0</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\Sigma_0\) functional block. </p>

</div>
</div>
<a id="a43844fade6ed59315ae97cd30f25d760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43844fade6ed59315ae97cd30f25d760">&#9670;&nbsp;</a></span>sigma_1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a43844fade6ed59315ae97cd30f25d760">sigma_1</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\Sigma_1\) functional block. </p>

</div>
</div>
<a id="a5a3e39c36ed4e38edec37cc71b226efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a3e39c36ed4e38edec37cc71b226efa">&#9670;&nbsp;</a></span>t1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a5a3e39c36ed4e38edec37cc71b226efa">t1</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the \(T_1\) step function, computed during the final computation phase. </p>

</div>
</div>
<a id="a334c8f1f30e803ebda58c0f1f1dc0929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334c8f1f30e803ebda58c0f1f1dc0929">&#9670;&nbsp;</a></span>valid_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a334c8f1f30e803ebda58c0f1f1dc0929">valid_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag of validity for the output register. </p>

</div>
</div>
<a id="a66f78557f77d51bef60574f1ba7ff4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f78557f77d51bef60574f1ba7ff4b4">&#9670;&nbsp;</a></span>valid_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#a66f78557f77d51bef60574f1ba7ff4b4">valid_reg</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f1.html#ab66af20c55f3997d35f84b78c3daa1bf">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag of validity for the register. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_transf__round.html">Transf_round</a></li><li class="navelem"><a class="el" href="class_transf__round_1_1_reordered___u_f1.html">Reordered_UF1</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
