# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do parityCheck_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {H:/DT_workDir/Lab2_Aufgabe1/parityCheck.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:37:15 on May 10,2017
# vcom -reportprogress 300 -93 -work work H:/DT_workDir/Lab2_Aufgabe1/parityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity parityCheck
# -- Compiling architecture evenParCheck of parityCheck
# End time: 16:37:15 on May 10,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# reading C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project parityCheck
