VHDL - using two components in a third entity
