Verilator Tree Dump (format 0x3900) from <e1223> to <e1301>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f9660 <e363> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5fa130 <e598> {c1ai}
    1:2:2: SCOPE 0xaaaaab5fa030 <e669> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f9660]
    1:2: VAR 0xaaaaab609220 <e921> {c2al} @dt=0xaaaaab5f2840@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab60c2a0 <e1176> {c1ai}  traceInitTop [SLOW]
    1:2:3: CCALL 0xaaaaab5ef6f0 <e694> {c1ai} traceInitSub0 => CFUNC 0xaaaaab60c430 <e1178> {c1ai}  traceInitSub0 [SLOW]
    1:2: CFUNC 0xaaaaab60c430 <e1178> {c1ai}  traceInitSub0 [SLOW]
    1:2:3: TRACEDECL 0xaaaaab60c830 <e698> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock
    1:2:3: TRACEDECL 0xaaaaab60cc30 <e705> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset
    1:2:3: TRACEDECL 0xaaaaab60cf80 <e712> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  D
    1:2:3: TRACEDECL 0xaaaaab60d2d0 <e719> {c5aw} @dt=0xaaaaab5eca10@(G/w4)  Q
    1:2:3: TRACEDECL 0xaaaaab60d620 <e726> {c2al} @dt=0xaaaaab5f2840@(G/w1)  ArithmeticRightShiftRegister_PosEdge_4Bit clock
    1:2:3: TRACEDECL 0xaaaaab60d970 <e733> {c3al} @dt=0xaaaaab5f2840@(G/w1)  ArithmeticRightShiftRegister_PosEdge_4Bit reset
    1:2:3: TRACEDECL 0xaaaaab60dd00 <e740> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  ArithmeticRightShiftRegister_PosEdge_4Bit D
    1:2:3: TRACEDECL 0xaaaaab60e110 <e747> {c5aw} @dt=0xaaaaab5eca10@(G/w4)  ArithmeticRightShiftRegister_PosEdge_4Bit Q
    1:2: CFUNC 0xaaaaab609cc0 <e1180> {c7af}  _sequent__TOP__1
    1:2:3: ASSIGNDLY 0xaaaaab5fb9a0 <e1273#> {c10ap} @dt=0xaaaaab621bd0@(G/wu32/4)
    1:2:3:1: COND 0xaaaaab5fba60 <e1271#> {c10as} @dt=0xaaaaab621bd0@(G/wu32/4)
    1:2:3:1:1: VARREF 0xaaaaab5fbb20 <e1227#> {c9an} @dt=0xaaaaab621af0@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0xaaaaab5fbc40 <e1231#> {c10as} @dt=0xaaaaab621bd0@(G/wu32/4)  4'h0
    1:2:3:1:3: CONCAT 0xaaaaab5fbd80 <e1244#> {c12ax} @dt=0xaaaaab621bd0@(G/wu32/4)
    1:2:3:1:3:1: AND 0xaaaaab605460 <e1257#> {c12au} @dt=0xaaaaab621af0@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0xaaaaab622800 <e1253#> {c12au} @dt=0xaaaaab5f8d00@(G/w32)  32'h1
    1:2:3:1:3:1:2: SEL 0xaaaaab5fbe40 <e1254#> {c12au} @dt=0xaaaaab621af0@(G/wu32/1) decl[3:0]]
    1:2:3:1:3:1:2:1: VARREF 0xaaaaab5fbf10 <e1232#> {c12at} @dt=0xaaaaab621bd0@(G/wu32/4)  D [RV] <- VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:3:1:2:2: CONST 0xaaaaab5fc030 <e1236#> {c12av} @dt=0xaaaaab621d00@(G/swu32/2)  2'h3
    1:2:3:1:3:1:2:3: CONST 0xaaaaab5fc170 <e342> {c12au} @dt=0xaaaaab5f8d00@(G/w32)  32'h1
    1:2:3:1:3:2: AND 0xaaaaab605570 <e1270#> {c12ba} @dt=0xaaaaab6226d0@(G/wu32/3)
    1:2:3:1:3:2:1: CONST 0xaaaaab622a20 <e1266#> {c12ba} @dt=0xaaaaab5f8d00@(G/w32)  32'h7
    1:2:3:1:3:2:2: SEL 0xaaaaab5fc2b0 <e1267#> {c12ba} @dt=0xaaaaab6226d0@(G/wu32/3) decl[3:0]]
    1:2:3:1:3:2:2:1: VARREF 0xaaaaab5fc380 <e1238#> {c12az} @dt=0xaaaaab621bd0@(G/wu32/4)  D [RV] <- VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:3:2:2:2: CONST 0xaaaaab5fc4a0 <e1239#> {c12bd} @dt=0xaaaaab621d00@(G/swu32/2)  2'h1
    1:2:3:1:3:2:2:3: CONST 0xaaaaab5fc5e0 <e353> {c12bb} @dt=0xaaaaab5f8d00@(G/w32)  32'h3
    1:2:3:2: VARREF 0xaaaaab604550 <e1272#> {c10an} @dt=0xaaaaab621bd0@(G/wu32/4)  Q [LV] => VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab603630 <e1182> {c1ai}  _eval
    1:2:3: IF 0xaaaaab6040f0 <e952> {c7am}
    1:2:3:1: AND 0xaaaaab604030 <e1277#> {c7ao} @dt=0xaaaaab621af0@(G/wu32/1)
    1:2:3:1:1: VARREF 0xaaaaab603d30 <e1274#> {c7ao} @dt=0xaaaaab621af0@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: NOT 0xaaaaab603f70 <e1276#> {c7ao} @dt=0xaaaaab621af0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0xaaaaab603e50 <e1275#> {c7ao} @dt=0xaaaaab621af0@(G/wu32/1)  __Vclklast__TOP__clock [RV] <- VAR 0xaaaaab609220 <e921> {c2al} @dt=0xaaaaab5f2840@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:3:2: CCALL 0xaaaaab612030 <e914> {c7af} _sequent__TOP__1 => CFUNC 0xaaaaab609cc0 <e1180> {c7af}  _sequent__TOP__1
    1:2:4: ASSIGN 0xaaaaab603c70 <e1280#> {c2al} @dt=0xaaaaab621af0@(G/wu32/1)
    1:2:4:1: VARREF 0xaaaaab603b50 <e1278#> {c2al} @dt=0xaaaaab621af0@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0xaaaaab611980 <e1279#> {c2al} @dt=0xaaaaab621af0@(G/wu32/1)  __Vclklast__TOP__clock [LV] => VAR 0xaaaaab609220 <e921> {c2al} @dt=0xaaaaab5f2840@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab6113e0 <e1184> {c1ai}  _eval_initial [SLOW]
    1:2:3: ASSIGN 0xaaaaab6097a0 <e1283#> {c2al} @dt=0xaaaaab621af0@(G/wu32/1)
    1:2:3:1: VARREF 0xaaaaab609560 <e1281#> {c2al} @dt=0xaaaaab621af0@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0xaaaaab609680 <e1282#> {c2al} @dt=0xaaaaab621af0@(G/wu32/1)  __Vclklast__TOP__clock [LV] => VAR 0xaaaaab609220 <e921> {c2al} @dt=0xaaaaab5f2840@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2: CFUNC 0xaaaaab611570 <e1186> {c1ai}  _eval_settle [SLOW]
    1:2: CFUNC 0xaaaaab611700 <e1188> {c1ai}  _final [SLOW]
    1:2: CFUNC 0xaaaaab604a20 <e1190> {c1ai}  _change_request
    1:2:3: CRETURN 0xaaaaab604e50 <e1000> {c1ai}
    1:2:3:1: CCALL 0xaaaaab604d40 <e1001> {c1ai} _change_request_1 => CFUNC 0xaaaaab604bb0 <e1192> {c1ai}  _change_request_1
    1:2: CFUNC 0xaaaaab604bb0 <e1192> {c1ai}  _change_request_1
    1:2:3: CHANGEDET 0xaaaaab604f10 <e1002> {c1ai}
    1:2: CFUNC 0xaaaaab606630 <e1194> {c1ai}  traceRegister [SLOW]
    1:2:3: TEXT 0xaaaaab606b90 <e1040> {c1ai} "tracep->addFullCb("
    1:2:3: ADDROFCFUNC 0xaaaaab606c80 <e1046> {c1ai} @dt=0xaaaaab606d50@(G/w64)
    1:2:3: TEXT 0xaaaaab606e30 <e1048> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0xaaaaab607fa0 <e1071> {c1ai} "tracep->addChgCb("
    1:2:3: ADDROFCFUNC 0xaaaaab608090 <e1074> {c1ai} @dt=0xaaaaab606d50@(G/w64)
    1:2:3: TEXT 0xaaaaab608160 <e1076> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0xaaaaab620770 <e1134> {c1ai} "tracep->addCleanupCb("
    1:2:3: ADDROFCFUNC 0xaaaaab620860 <e1137> {c1ai} @dt=0xaaaaab606d50@(G/w64)
    1:2:3: TEXT 0xaaaaab620930 <e1139> {c1ai} ", vlSelf);..."
    1:2: CFUNC 0xaaaaab6067c0 <e1196> {c1ai}  traceFullTop0 [SLOW] [STATIC]
    1:2:2: CSTMT 0xaaaaab606a10 <e1034> {c1ai}
    1:2:2:1: TEXT 0xaaaaab609060 <e1035> {c1ai} "VArithmeticRightShiftRegister_PosEdge_4Bit___024root* const __restrict vlSelf = static_cast<VArithmeticRightShiftRegister_PosEdge_4Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab606ad0 <e1038> {c1ai}
    1:2:2:1: TEXT 0xaaaaab609980 <e1037> {c1ai} "VArithmeticRightShiftRegister_PosEdge_4Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:3: CCALL 0xaaaaab6070b0 <e1051> {c1ai} traceFullSub0 => CFUNC 0xaaaaab606f20 <e1198> {c1ai}  traceFullSub0 [SLOW]
    1:2: CFUNC 0xaaaaab606f20 <e1198> {c1ai}  traceFullSub0 [SLOW]
    1:2:3: TRACEINC 0xaaaaab6071c0 <e1053> {c2al} @dt=0xaaaaab5f2840@(G/w1) -> TRACEDECL 0xaaaaab60c830 <e698> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock
    1:2:3:2: VARREF 0xaaaaab607290 <e1284#> {c2al} @dt=0xaaaaab621af0@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab6073b0 <e1056> {c3al} @dt=0xaaaaab5f2840@(G/w1) -> TRACEDECL 0xaaaaab60cc30 <e705> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset
    1:2:3:2: VARREF 0xaaaaab607480 <e1285#> {c3al} @dt=0xaaaaab621af0@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab6075a0 <e1059> {c4ar} @dt=0xaaaaab5eca10@(G/w4) -> TRACEDECL 0xaaaaab60cf80 <e712> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  D
    1:2:3:2: VARREF 0xaaaaab607670 <e1286#> {c4ar} @dt=0xaaaaab621bd0@(G/wu32/4)  D [RV] <- VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab607790 <e1062> {c5aw} @dt=0xaaaaab5eca10@(G/w4) -> TRACEDECL 0xaaaaab60d2d0 <e719> {c5aw} @dt=0xaaaaab5eca10@(G/w4)  Q
    1:2:3:2: VARREF 0xaaaaab607860 <e1287#> {c5aw} @dt=0xaaaaab621bd0@(G/wu32/4)  Q [RV] <- VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab607980 <e1200> {c1ai}  traceChgTop0 [STATIC]
    1:2:2: CSTMT 0xaaaaab607b10 <e1064> {c1ai}
    1:2:2:1: TEXT 0xaaaaab607bd0 <e1065> {c1ai} "VArithmeticRightShiftRegister_PosEdge_4Bit___024root* const __restrict vlSelf = static_cast<VArithmeticRightShiftRegister_PosEdge_4Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab607d70 <e1068> {c1ai}
    1:2:2:1: TEXT 0xaaaaab607e30 <e1067> {c1ai} "VArithmeticRightShiftRegister_PosEdge_4Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: CSTMT 0xaaaaab606950 <e1079> {c1ai}
    1:2:2:1: TEXT 0xaaaaab608250 <e1078> {c1ai} "if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;..."
    1:2:3: CCALL 0xaaaaab608500 <e1082> {c1ai} traceChgSub0 => CFUNC 0xaaaaab608340 <e1202> {c1ai}  traceChgSub0
    1:2: CFUNC 0xaaaaab608340 <e1202> {c1ai}  traceChgSub0
    1:2:3: TRACEINC 0xaaaaab608900 <e1217> {c2al} @dt=0xaaaaab5f2840@(G/w1) -> TRACEDECL 0xaaaaab60c830 <e698> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock
    1:2:3:2: VARREF 0xaaaaab6089d0 <e1288#> {c2al} @dt=0xaaaaab621af0@(G/wu32/1)  clock [RV] <- VAR 0xaaaaab5f9aa0 <e367> {c2al} @dt=0xaaaaab5f2840@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab608af0 <e1095> {c3al} @dt=0xaaaaab5f2840@(G/w1) -> TRACEDECL 0xaaaaab60cc30 <e705> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset
    1:2:3:2: VARREF 0xaaaaab608bc0 <e1289#> {c3al} @dt=0xaaaaab621af0@(G/wu32/1)  reset [RV] <- VAR 0xaaaaab5f9e40 <e372> {c3al} @dt=0xaaaaab5f2840@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab608ce0 <e1098> {c4ar} @dt=0xaaaaab5eca10@(G/w4) -> TRACEDECL 0xaaaaab60cf80 <e712> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  D
    1:2:3:2: VARREF 0xaaaaab608db0 <e1290#> {c4ar} @dt=0xaaaaab621bd0@(G/wu32/4)  D [RV] <- VAR 0xaaaaab5fce60 <e378> {c4ar} @dt=0xaaaaab5eca10@(G/w4)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0xaaaaab61ff20 <e1101> {c5aw} @dt=0xaaaaab5eca10@(G/w4) -> TRACEDECL 0xaaaaab60d2d0 <e719> {c5aw} @dt=0xaaaaab5eca10@(G/w4)  Q
    1:2:3:2: VARREF 0xaaaaab61fff0 <e1291#> {c5aw} @dt=0xaaaaab621bd0@(G/wu32/4)  Q [RV] <- VAR 0xaaaaab5fd200 <e384> {c5aw} @dt=0xaaaaab5eca10@(G/w4)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0xaaaaab620110 <e1204> {c1ai}  traceCleanup [STATIC]
    1:2:2: CSTMT 0xaaaaab620360 <e1128> {c1ai}
    1:2:2:1: TEXT 0xaaaaab620420 <e1129> {c1ai} "VArithmeticRightShiftRegister_PosEdge_4Bit___024root* const __restrict vlSelf = static_cast<VArithmeticRightShiftRegister_PosEdge_4Bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0xaaaaab6205c0 <e1132> {c1ai}
    1:2:2:1: TEXT 0xaaaaab620680 <e1131> {c1ai} "VArithmeticRightShiftRegister_PosEdge_4Bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: VAR 0xaaaaab622330 <e1167> {c1ai} @dt=0xaaaaab6062f0@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3: CSTMT 0xaaaaab6202a0 <e1140> {c1ai}
    1:2:3:1: TEXT 0xaaaaab620a20 <e1141> {c1ai} "vlSymsp->__Vm_activity = false;..."
    1:2:3: ASSIGN 0xaaaaab621130 <e1301#> {c1ai} @dt=0xaaaaab622c40@(G/nwu32/1)
    1:2:3:1: CONST 0xaaaaab620f10 <e1295#> {c1ai} @dt=0xaaaaab622c40@(G/nwu32/1)  1'h0
    1:2:3:2: ARRAYSEL 0xaaaaab620c30 <e1300#> {c1ai} @dt=0xaaaaab622c40@(G/nwu32/1)
    1:2:3:2:1: VARREF 0xaaaaab620b10 <e1151> {c1ai} @dt=0xaaaaab6062f0@(nw1)u[0:0]  __Vm_traceActivity [LV] => VAR 0xaaaaab622330 <e1167> {c1ai} @dt=0xaaaaab6062f0@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3:2:2: CONST 0xaaaaab620cf0 <e1152> {c1ai} @dt=0xaaaaab5f8d00@(G/w32)  32'h0
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f2840 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab605d10 <e1005> {c1ai} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5f54b0 <e263> {c12au} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f82e0 <e288> {c12ba} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab5eca10 <e223> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0xaaaaab621af0 <e1226#> {c9an} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab622c40 <e1294#> {c1ai} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab621d00 <e1235#> {c12av} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab6226d0 <e1242#> {c12ba} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab621bd0 <e1230#> {c10as} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f8d00 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab606d50 <e1044> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0xaaaaab5f2840 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5eca10 <e223> {c4al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0xaaaaab5f54b0 <e263> {c12au} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab5f82e0 <e288> {c12ba} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab5f8d00 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab605d10 <e1005> {c1ai} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: UNPACKARRAYDTYPE 0xaaaaab6062f0 <e1024> {c1ai} @dt=this@(nw1)u[0:0] refdt=0xaaaaab605d10(G/nw1) [0:0]
    3:1:2: RANGE 0xaaaaab605df0 <e1022> {c1ai}
    3:1:2:2: CONST 0xaaaaab605eb0 <e1013> {c1ai} @dt=0xaaaaab5f8d00@(G/w32)  32'h0
    3:1:2:3: CONST 0xaaaaab6060d0 <e1020> {c1ai} @dt=0xaaaaab5f8d00@(G/w32)  32'h0
    3:1: BASICDTYPE 0xaaaaab606d50 <e1044> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0xaaaaab621050 <e1157> {c1ai} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0xaaaaab621af0 <e1226#> {c9an} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab621bd0 <e1230#> {c10as} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab621d00 <e1235#> {c12av} @dt=this@(G/swu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab6226d0 <e1242#> {c12ba} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab622c40 <e1294#> {c1ai} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e670> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
