{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741553335135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741553335136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  9 14:48:55 2025 " "Processing started: Sun Mar  9 14:48:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741553335136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741553335136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador4Bits -c Sumador4Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador4Bits -c Sumador4Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741553335136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741553335429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741553335429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder_FPGA-Behavioral " "Found design unit 1: FourBitAdder_FPGA-Behavioral" {  } { { "Sumador_FPGA.vhd" "" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/Sumador_FPGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741553341842 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder_FPGA " "Found entity 1: FourBitAdder_FPGA" {  } { { "Sumador_FPGA.vhd" "" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/Sumador_FPGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741553341842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741553341842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "SumadorCompleto.vhd" "" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/SumadorCompleto.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741553341844 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "SumadorCompleto.vhd" "" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/SumadorCompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741553341844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741553341844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder-Structural " "Found design unit 1: FourBitAdder-Structural" {  } { { "Sumador4Bits.vhd" "" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/Sumador4Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741553341845 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "Sumador4Bits.vhd" "" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/Sumador4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741553341845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741553341845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder_tb-test " "Found design unit 1: FourBitAdder_tb-test" {  } { { "FourBitAdder_tb.vhd" "" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/FourBitAdder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741553341847 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder_tb " "Found entity 1: FourBitAdder_tb" {  } { { "FourBitAdder_tb.vhd" "" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/FourBitAdder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741553341847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741553341847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourBitAdder_FPGA " "Elaborating entity \"FourBitAdder_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741553341868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder FourBitAdder:SUMADOR " "Elaborating entity \"FourBitAdder\" for hierarchy \"FourBitAdder:SUMADOR\"" {  } { { "Sumador_FPGA.vhd" "SUMADOR" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/Sumador_FPGA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741553341869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FourBitAdder:SUMADOR\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"FourBitAdder:SUMADOR\|FullAdder:FA0\"" {  } { { "Sumador4Bits.vhd" "FA0" { Text "C:/Users/menei/Documents/GitHub/ejbm10_Striker2785_danyazunigab_digital_design_lab_2025/Problema_2/Sumador4Bits.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741553341870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741553342205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741553342373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741553342373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741553342393 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741553342393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741553342393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741553342393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741553342404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  9 14:49:02 2025 " "Processing ended: Sun Mar  9 14:49:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741553342404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741553342404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741553342404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741553342404 ""}
