// Seed: 4167843301
module module_0 (
    output uwire id_0,
    output wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wire id_5
);
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    output supply0 id_4,
    input tri0 id_5
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  id_7(
      .id_0(1), .id_1(1)
  );
  wire id_8;
  wire id_9, id_10;
endmodule
