#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb 10 19:11:16 2022
# Process ID: 3468
# Current directory: D:/AGH/PSC/Piotrek_proj/TOP/synthesis
# Command line: vivado.exe -mode batch -log vivado.log -journal transcript.log -source D:/AGH/PSC/Piotrek_proj/TOP/synthesis/run_vivado.tcl
# Log file: D:/AGH/PSC/Piotrek_proj/TOP/synthesis/vivado.log
# Journal file: D:/AGH/PSC/Piotrek_proj/TOP/synthesis\transcript.log
#-----------------------------------------------------------
source D:/AGH/PSC/Piotrek_proj/TOP/synthesis/run_vivado.tcl
# create_project -force Top {D:\AGH\PSC\Piotrek_proj\TOP\synthesis} -part 7a100tcsg324-1
# add_files -norecurse {D:/AGH/PSC/Piotrek_proj/TOP/src/Preskaler.vhd}
# add_files -norecurse {D:/AGH/PSC/Piotrek_proj/TOP/src/kaskada_liczaca.vhd}
# add_files -norecurse {D:/AGH/PSC/Piotrek_proj/TOP/src/seven_seg_disp.vhd}
# add_files -norecurse {D:/AGH/PSC/Piotrek_proj/TOP/compile/Top.vhd}
# add_files -norecurse {D:/AGH/PSC/Piotrek_proj/TOP/src/generator.vhd}
# add_files -norecurse {D:/AGH/PSC/Piotrek_proj/TOP/src/Fub1.vhd}
# add_files -norecurse {D:/AGH/PSC/Piotrek_proj/TOP/src/preskaler2.vhd}
# set_property top Top [current_fileset]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# synth_design -top Top -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Command: synth_design -top Top -flatten_hierarchy rebuilt -gated_clock_conversion off -fsm_extraction auto -bufg 12 -fanout_limit 10000 -shreg_min_size 3 -max_bram -1 -max_uram -1 -max_dsp -1 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp auto -directive default -resource_sharing auto -control_set_opt_threshold auto
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 692.582 ; gain = 178.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [D:/AGH/PSC/Piotrek_proj/TOP/compile/Top.vhd:38]
INFO: [Synth 8-3491] module 'Prescaler' declared at 'D:/AGH/PSC/Piotrek_proj/TOP/src/Preskaler.vhd:20' bound to instance 'U1' of component 'Prescaler' [D:/AGH/PSC/Piotrek_proj/TOP/compile/Top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Prescaler' [D:/AGH/PSC/Piotrek_proj/TOP/src/Preskaler.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Prescaler' (1#1) [D:/AGH/PSC/Piotrek_proj/TOP/src/Preskaler.vhd:31]
INFO: [Synth 8-3491] module 'kaskada_liczaca' declared at 'D:/AGH/PSC/Piotrek_proj/TOP/src/kaskada_liczaca.vhd:30' bound to instance 'U8' of component 'kaskada_liczaca' [D:/AGH/PSC/Piotrek_proj/TOP/compile/Top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'kaskada_liczaca' [D:/AGH/PSC/Piotrek_proj/TOP/src/kaskada_liczaca.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'kaskada_liczaca' (2#1) [D:/AGH/PSC/Piotrek_proj/TOP/src/kaskada_liczaca.vhd:45]
INFO: [Synth 8-3491] module 'seven_seg_disp' declared at 'D:/AGH/PSC/Piotrek_proj/TOP/src/seven_seg_disp.vhd:30' bound to instance 'U9' of component 'seven_seg_disp' [D:/AGH/PSC/Piotrek_proj/TOP/compile/Top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'seven_seg_disp' [D:/AGH/PSC/Piotrek_proj/TOP/src/seven_seg_disp.vhd:43]
INFO: [Synth 8-226] default block is never used [D:/AGH/PSC/Piotrek_proj/TOP/src/seven_seg_disp.vhd:67]
INFO: [Synth 8-226] default block is never used [D:/AGH/PSC/Piotrek_proj/TOP/src/seven_seg_disp.vhd:92]
INFO: [Synth 8-226] default block is never used [D:/AGH/PSC/Piotrek_proj/TOP/src/seven_seg_disp.vhd:116]
INFO: [Synth 8-226] default block is never used [D:/AGH/PSC/Piotrek_proj/TOP/src/seven_seg_disp.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_disp' (3#1) [D:/AGH/PSC/Piotrek_proj/TOP/src/seven_seg_disp.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Top' (4#1) [D:/AGH/PSC/Piotrek_proj/TOP/compile/Top.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 758.621 ; gain = 244.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 758.621 ; gain = 244.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 758.621 ; gain = 244.066
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 862.695 ; gain = 1.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 862.695 ; gain = 348.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 862.695 ; gain = 348.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 862.695 ; gain = 348.141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stan_obecny_reg' in module 'seven_seg_disp'
INFO: [Synth 8-5544] ROM "anode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                segment1 |                               00 |                               00
                segment2 |                               01 |                               01
                segment3 |                               10 |                               10
                segment4 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stan_obecny_reg' using encoding 'sequential' in module 'seven_seg_disp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 862.695 ; gain = 348.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kaskada_liczaca 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_seg_disp 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Top has port anode[7] driven by constant 1
WARNING: [Synth 8-3917] design Top has port anode[6] driven by constant 1
WARNING: [Synth 8-3917] design Top has port anode[5] driven by constant 1
WARNING: [Synth 8-3917] design Top has port anode[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 862.695 ; gain = 348.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 862.695 ; gain = 348.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 862.695 ; gain = 348.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 862.695 ; gain = 348.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 874.039 ; gain = 359.484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 874.039 ; gain = 359.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 874.039 ; gain = 359.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 874.039 ; gain = 359.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 874.039 ; gain = 359.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 874.039 ; gain = 359.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT3   |     2|
|6     |LUT4   |    28|
|7     |LUT5   |    54|
|8     |LUT6   |    25|
|9     |MUXF7  |     7|
|10    |FDCE   |    94|
|11    |IBUF   |     4|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   256|
|2     |  U1     |Prescaler       |    56|
|3     |  U8     |kaskada_liczaca |   172|
|4     |  U9     |seven_seg_disp  |     8|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 874.039 ; gain = 359.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 874.039 ; gain = 255.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 874.039 ; gain = 359.484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 888.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 888.043 ; gain = 597.918
# report_utilization -file {Top_utilization_synth.rpt}
# write_edf -force {Top.edn}
D:/AGH/PSC/Piotrek_proj/TOP/synthesis/Top.edn
# write_vhdl -force {Top.vhd}
# write_xdc -force {Top.xdc}
# write_checkpoint -force Top_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/AGH/PSC/Piotrek_proj/TOP/synthesis/Top_synth.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 10 19:11:42 2022...
