// Seed: 1528568444
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    inout supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7
    , id_13,
    output tri id_8,
    output wor id_9,
    input tri id_10,
    output uwire id_11
);
  assign id_9 = id_6;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
module module_2 (
    output tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    output tri1 id_6,
    output wand id_7,
    output tri0 id_8,
    input wire id_9,
    output wand id_10
);
  wire id_12 = !id_1;
  wire [1  == "" : 1] id_13 = -1 ? id_9 : 1;
  always disable id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
