# LU-Factorization
# This verilog code emulates the LU Factorization of an 8X8 matrix with bandwidth of 5 on a systolic array, in order for its optimal implementation on FPGA.
