<?xml version="1.0" encoding="UTF-8"?>
<module id="DDR" HW_revision="1" XML_version="1" description="External Memory Interface - DDR">
	<register id="ERCSR" acronym="ERCSR" offset="0x0000" width="32" description="EMIF Revision Code and Status register">
		<bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MID" width="14" begin="29" end="16" resetval="0x031" description="EMIF Module ID" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MAJREV" width="8" begin="15" end="8" resetval="0x03" description="EMIF Major Revision Number" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MINREV" width="8" begin="7" end="0" resetval="0x04" description="EMIF Minor Revision Number" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="SDRSTAT" acronym="SDRSTAT" offset="0x0004" width="32" description="SDRAM Status Register">
		<bitfield id="BE" width="1" begin="31" end="31" resetval="0" description="Big Endian Specifies whether the EMIF is in big or little endian mode" range="" rwaccess="R">
         
         
      </bitfield>
		<bitfield id="DCLKMD" width="1" begin="30" end="30" resetval="1" description="Dual Clock Mode Specifies whether the vclk and mclk inputs are asynchronous" range="" rwaccess="R">
         
         
      </bitfield>
		<bitfield id="FASTINIT" width="1" begin="29" end="29" resetval="0" description="Fast Init Specifies whether EMIF fast initialization mode has been enabled" range="" rwaccess="R">
         
         
      </bitfield>
		<bitfield id="_RESV" width="26" begin="28" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="PHYRDY" width="1" begin="2" end="2" resetval="0" description="DDR PHY Ready Specifies whether the DDR PHY is ready for normal operation" range="" rwaccess="R">
         
         
      </bitfield>
		<bitfield id="_RESV" width="2" begin="1" end="0" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="SDBCR" acronym="SDBCR" offset="0x0008" width="32" description="SDRAM Bank Configuration Register">
		<bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BOOTUNLOCK" width="1" begin="23" end="23" resetval="0" description="Boot Unlock Set to 1 to change values of register fields that are affected by this bit." range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="22" end="22" resetval="" description="Reserved" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="DDR2TERM" width="1" begin="21" end="21" resetval="" description="DDR2 Termination resistor value. Set to 1 for 150 ohm, 0 for 75 ohm" range="" rwaccess="RW">
			<bitenum id="TERM75" value="0" token="TERM75" description="Termination resistor = 75 ohm"/>
			<bitenum id="TERM150" value="1" token="TERM150" description="Termination resistor = 150 ohm"/>
		</bitfield>
		<bitfield id="DDR2_EN" width="1" begin="20" end="20" resetval="1" description="DDR2 Enable Specifies whether the DDR2 mode has been enabled" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="DISDDRDLL" width="1" begin="19" end="19" resetval="0" description="Disable DLL select for DDR1 SDRAM Set to 1 to disable DLL inside DDR1 SDRAM" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="DDR_DR" width="1" begin="18" end="18" resetval="" description="DDR SDRAM drive strength." range="" rwaccess="RW">
			<bitenum id="NORM" value="0" token="NORM" description="Normal drive strength"/>
			<bitenum id="WEAK" value="1" token="WEAK" description="Weak drive strength"/>
		</bitfield>
		<bitfield id="DDR_EN" width="1" begin="17" end="17" resetval="1" description="Double Rate Specifies whether the EMIF is set to operate at double or single data rate" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="SDR_EN" width="1" begin="16" end="16" resetval="1" description="SDRAM Enable. Define whether the SDRAM mode of the EMIF is enabled." range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="TIMUNLOCK" width="1" begin="15" end="15" resetval="0" description="Timing unlock." range="" rwaccess="RW">
			<bitenum id="UNLOCKTIM" value="1" token="UNLOCKTIM" description="Allowed to change values affected by this field"/>
		</bitfield>
		<bitfield id="NM" width="1" begin="14" end="14" resetval="0" description="SDRAM Data Bus Width Set to 1 when the system bus width to memory bus width is 2:1 for SDR SDRAM and 4:1 for DDR SDRAM A write to this field will cause the EMIF to start the SDRAM initialization sequence" range="" rwaccess="RW">
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="2" begin="13" end="12" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CL" width="3" begin="11" end="9" resetval="5" description="CAS Latency A write to this field will cause the EMIF to start the SDRAM initialization sequence" range="" rwaccess="RW">
			<bitenum id="CASLAT2" value="2" token="CASLAT2" description="CAS Latency of 2"/>
			<bitenum id="CASLAT3" value="3" token="CASLAT3" description="CAS Latency of 3"/>
			<bitenum id="CASLAT4" value="4" token="CASLAT4" description="CAS Latency of 4"/>
			<bitenum id="CASLAT5" value="5" token="CASLAT5" description="CAS Latency of 5"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="8" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="IBANK" width="3" begin="6" end="4" resetval="010b" description="Internal SDRAM Bank Setup Defines the number of banks inside the SDRAM connected" range="" rwaccess="RW">
			<bitenum id="SD1BANK" value="0" token="SD1BANK" description="1 Bank SDRAM devices"/>
			<bitenum id="SD2BANK" value="1" token="SD2BANK" description="2 Bank SDRAM devices"/>
			<bitenum id="SD4BANK" value="2" token="SD4BANK" description="4 Bank SDRAM devices"/>
			<bitenum id="SD8BANK" value="3" token="SD8BANK" description="8 Bank SDRAM devices"/>
		</bitfield>
		<bitfield id="EBANK" width="1" begin="3" end="3" resetval="0" description="External SDRAM Bank Setup Defines whether the SDRAM bank accesses will use 1 or 2 chip select lines. A write to this field will cause the EMIF to start the SDRAM initialization sequence" range="" rwaccess="RW">
			<bitenum id="CS0" value="0" token="CS0" description="CS0 is used for SDRAM accesses"/>
			<bitenum id="CS0_CS1" value="1" token="CS0_CS1" description=" CS0 and CS1 are used for SDRAM accesses"/>
		</bitfield>
		<bitfield id="PAGESIZE" width="3" begin="2" end="0" resetval="0" description="Page Size Defines the internal page size of the connected SDRAM devices" range="" rwaccess="RW">
			<bitenum id="P256" value="0" token="P256" description="256-word pages requiring A[7:0] address pins"/>
			<bitenum id="P512" value="1" token="P512" description="512-word pages requiring A[8:0] address pins"/>
			<bitenum id="P1024" value="2" token="P1024" description="1024-word pages requiring A[9:0] address pins"/>
			<bitenum id="P2048" value="3" token="P2048" description=" 2048-word pages requiring A[10:0] address pins"/>
		</bitfield>
	</register>
	<register id="SDRCR" acronym="SDRCR" offset="0x000C" width="32" description="SDRAM Refresh Control Register">
		<bitfield id="SR" width="1" begin="31" end="31" resetval="0" description="Self Refresh Writing a 1 to this bit will cause connected SDRAM devices to be placed into Self Refresh power-down mode and the EMIF to enter the Self-Refresh state                                                                                                                                                                                " range="" rwaccess="RW">
			<bitenum id="SELFREF" value="1" token="SELFREF" description="Enter self refresh mode"/>
		</bitfield>
		<bitfield id="PEN" width="1" begin="30" end="30" resetval="0" description="Error Detection 0: Disable error detection 1: Enable error detection" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable error detection"/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable error detection"/>
		</bitfield>
		<bitfield id="_RESV" width="14" begin="29" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RR" width="16" begin="15" end="0" resetval="0x0300" description="Refresh Rate Defines the rate at which EMIF refreshes the connected SDRAM devices. The refresh rate is the number of clock cycles required to cause a refresh interval  for the appropriate SDRAM used SDRAM refresh rate = EMIF rate/ refresh rate where EMIF rate is equal to mclk rate  Writing a value and#60; 0x0010 to this field will cause it to be loaded with the refresh_def_value" range="" rwaccess="RW">
         
         
         
         
      </bitfield>
	</register>
	<register id="SDTIMR" acronym="SDTIMR" offset="0x0010" width="32" description="SDRAM Timing Register">
		<bitfield id="T_RFC" width="5" begin="31" end="27" resetval="0" description="Specifies Trfc value of the SDRAM is minimum number of EMIF clock cycles from Refresh (REFR) or Load Mode (MRS) to Refresh (REFR) or Activate (ACTV) command, minus one TRFC = (Trfc / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="T_RP" width="3" begin="26" end="24" resetval="0" description="Specifies Trp value of the SDRAM is minimum number of EMIF cycles from Pre-charge to Active (ACTV) or Refresh (REFR/), minus one TRP = (Trp / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_RCD" width="3" begin="22" end="20" resetval="0" description="Specifies Trcd value of the SDRAM is minimum number of EMIF cycles from Active (ACTV) to read (READ) or write (WRITE) command, minus one TRCD = (Trcd / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_WR" width="3" begin="18" end="16" resetval="0" description="Specifies Twr value of the SDRAM is minimum number of EMIF cycles from last write transfer to Precharge command, minus one TWR = (Twr / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="T_RAS" width="4" begin="15" end="12" resetval="0" description="Specifies Tras value of the SDRAM in EMIF clock cycles from Activate (ACT) to Precharge command, minus one TRAS = (Tras / SDCLK) - 1  " range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="T_RC" width="4" begin="11" end="8" resetval="0" description="Specifies Trc value of the SDRAM is minimum number of EMIF clock cycles from Activate (ACT) to Activate (ACT) command, minus one TRC = (Trc / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_RRD" width="3" begin="6" end="4" resetval="0" description="Specifies Trrd value of the SDRAM is minimum number of EMIF clock cycles from Activate (ACT) to Activate (ACT) command for a different bank, minus one TRRD = (Trrd / SDCLK) - 1" range="" rwaccess="RW">
         
         
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_WTR" width="2" begin="1" end="0" resetval="0" description="Specifies the minimum number of EMIF clock cycles from the last DDR write transfer to DDR read, minus one" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="SDTIMR2" acronym="SDTIMR2" offset="0x0014" width="32" description="SDRAM Timing Register 2">
		<bitfield id="_RESV" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="T_ODT" width="2" begin="22" end="21" resetval="0" description="Specified the minimum number of EMIF cycles minus one from ODT enable to write data driven.  This field must be equal to (CAS latency -tAOND-1)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="T_SXNR" width="5" begin="20" end="16" resetval="0" description="Specifies the minimum number of EMIF clock cycles minus one from self-fresh exit to any command (except READ)." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="T_SXRD" width="8" begin="15" end="8" resetval="0" description="Specifies the minimum number of EMIF clock cycles minus one from self-fresh exit to READ command." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="T_RTP" width="3" begin="7" end="5" resetval="0" description="Specifies the minimum number of EMIF clock cycles minus one from the last READ command to a Pre-Charge command." range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="T_CKE" width="5" begin="4" end="0" resetval="0" description="Specifies the minimum number of EMIF clock cycles minus one for the pulse width of pad_mcke_o.  This signal is used to put SDRAM devices in Self Refresh of Power Down." range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VBPR" acronym="VBPR" offset="0x0020" width="32" description="VBUSM Burst Priority Register">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="PROC" width="8" begin="7" end="0" resetval="0xFF" description="Priority Raise Old Counter Specifies the number of memory bursts after which the EMIF raises the priority of old commands in the VBUSM Command FIFO " range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="VBCFG1" acronym="VBCFG1" offset="0x0028" width="32" description="VBUSM Config Value 1 Register">
		<bitfield id="BUS" width="2" begin="31" end="30" resetval="1" description="VBUSM data bus width.   0:32-bit 1:64-bit 2 and 3: Reserved" range="" rwaccess="R">
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="6" begin="29" end="24" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="STATFIFO" width="8" begin="23" end="16" resetval="0x7" description="Write status FIFO depth." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="WRFIFO" width="8" begin="15" end="8" resetval="0xB" description="Write FIFO depth" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CMDFIFO" width="8" begin="7" end="0" resetval="0x7" description="Command FIFO depth." range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="VBCFG2" acronym="VBCFG2" offset="0x002C" width="32" description="VBUSM Config Value 2 Register">
		<bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RREGFIFO" width="8" begin="23" end="16" resetval="0x2" description="Async/Register read FIFO depth." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RDFIFO" width="8" begin="15" end="8" resetval="0x11" description="SDRAM read FIFO depth." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RDCMDFIFO" width="8" begin="7" end="0" resetval="0x16" description="Read command FIFO depth." range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="PERFC1R" acronym="PERFC1R" offset="0x0040" width="32" description="Performance Counter 1 Register">
		<bitfield id="COUNTER1" width="32" begin="31" end="0" resetval="0" description="32-bit counter that can be configured as specified in the Performance Counter Config Register and Performance Counter Master Region Select Register                                                                                                  This register is used for performance monitoring and is cleared only on reset                                                                                                " range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="PERFC2R" acronym="PERFC2R" offset="0x0044" width="32" description="Performance Counter 2 Register">
		<bitfield id="COUNTER2" width="32" begin="31" end="0" resetval="0" description="32-bit counter that can be configured as specified in the Performance Counter Config Register and Performance Counter Master Region Select Register                                                                                                  This register is used for performance monitoring and is cleared only on reset                                                                                                " range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="PCCR" acronym="PCCR" offset="0x0048" width="32" description="Performance Counter Config Register">
		<bitfield id="CNT2MSTEN" width="1" begin="31" end="31" resetval="0" description="Master ID filter enable for Performance Counter 2" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CNT2REGEN" width="1" begin="30" end="30" resetval="0" description="Chip Select filter enable for Performance Counter 2" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CNT2CFG" width="14" begin="29" end="16" resetval="0" description="Filter configuration for Performance Counter 2" range="" rwaccess="RW">
			<bitenum id="SDACC" value="0" token="SDACC" description="Total SDRAM accesses."/>
			<bitenum id="SDACT" value="1" token="SDACT" description="Total SDRAM activates."/>
			<bitenum id="TOTRD" value="2" token="TOTRD" description="Total reads."/>
			<bitenum id="TOTWR" value="3" token="TOTWR" description="Total writes."/>
			<bitenum id="COMFULL" value="4" token="COMFULL" description="Number of cycles VBUSM command fifo is full."/>
			<bitenum id="WRDATFULL" value="5" token="WRDATFULL" description="Number of cycles VBUSM write data fifo is full."/>
			<bitenum id="RDDATFULL" value="6" token="RDDATFULL" description="Number of cycles VBUSM read data fifo is full."/>
			<bitenum id="WRSTATFULL" value="7" token="WRSTATFULL" description="Number of cycles VBUSM write status fifo is full."/>
			<bitenum id="TOTPARERR" value="8" token="TOTPARERR" description="Total parity errors."/>
			<bitenum id="PRIELEV" value="9" token="PRIELEV" description="Number of priority elevations."/>
			<bitenum id="PCHRGELEV" value="10" token="PCHRGELEV" description="Number of pre-charge elevations."/>
			<bitenum id="CMDPND" value="11" token="CMDPND" description="Number of cycles that a command was pending."/>
		</bitfield>
		<bitfield id="CNT1MSTEN" width="1" begin="15" end="15" resetval="0" description="Master ID filter enable for Performance Counter 1" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CNT1REGEN" width="1" begin="14" end="14" resetval="0" description="Chip Select filter enable for Performance Counter 1" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CNT1CFG" width="14" begin="13" end="0" resetval="0" description="Filter configuration for Performance Counter 1" range="" rwaccess="RW">
			<bitenum id="SDACC" value="0" token="SDACC" description="Total SDRAM accesses."/>
			<bitenum id="SDACT" value="1" token="SDACT" description="Total SDRAM activates."/>
			<bitenum id="TOTRD" value="2" token="TOTRD" description="Total reads."/>
			<bitenum id="TOTWR" value="3" token="TOTWR" description="Total writes."/>
			<bitenum id="COMFULL" value="4" token="COMFULL" description="Number of cycles VBUSM command fifo is full."/>
			<bitenum id="WRDATFULL" value="5" token="WRDATFULL" description="Number of cycles VBUSM write data fifo is full."/>
			<bitenum id="RDDATFULL" value="6" token="RDDATFULL" description="Number of cycles VBUSM read data fifo is full."/>
			<bitenum id="WRSTATFULL" value="7" token="WRSTATFULL" description="Number of cycles VBUSM write status fifo is full."/>
			<bitenum id="TOTPARERR" value="8" token="TOTPARERR" description="Total parity errors."/>
			<bitenum id="PRIELEV" value="9" token="PRIELEV" description="Number of priority elevations."/>
			<bitenum id="PCHRGELEV" value="10" token="PCHRGELEV" description="Number of pre-charge elevations."/>
			<bitenum id="CMDPND" value="11" token="CMDPND" description="Number of cycles that a command was pending."/>
		</bitfield>
	</register>
	<register id="PCMRSR" acronym="PCMRSR" offset="0x004C" width="32" description="Performance Counter Master Region Select Register">
		<bitfield id="_RESV" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MSTID2" width="6" begin="24" end="19" resetval="0" description="Master ID for Performance Counter 2" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="REGID2" width="3" begin="18" end="16" resetval="0" description="Chip Select for Performance Counter 2" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="_RESV" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="MSTID1" width="6" begin="8" end="3" resetval="0" description="Master ID for Performance Counter 1" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="REGID1" width="3" begin="2" end="0" resetval="0" description="Chip Select for Performance Counter 1" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="ASYNCCS2CR" acronym="ASYNCCS2CR" offset="0x0080" width="32" description="CS2 Config Register for Asynchronous Memory Access (ssel = 0)">
		<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Sync SBSRAM/Asynchronous memory select Set to 1 to configure chip select for synchronous SBSRAM memory. The other fields in this register define the bits in the bank when SSEL is set to 0 (asynchronous memory mode)" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe mode Set to 1 if chip selects need to have write or read strobe timing" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="Select WE Strobe mode When set to 1, the pado_mdqm_o_n[7/3:0] output pins will act as active low byte enables when accessing chip select N" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="EW" width="1" begin="28" end="28" resetval="0" description="Extend Wait mode Set to 1 if extended asynchronous cycles are required based on padi_mwait_I" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WSETUP" width="4" begin="27" end="24" resetval="0xF" description="Wait Strobe Setup cycles Number of EMIF clock cycles from pado_ma_o, pado_mba_o, pad_d_o, pado_mdqm_o_n, and pado_mcs_o_n being set to pado_mwe_o_n asserted,minus one cycle.The reset value is 16 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WSTROBE" width="6" begin="23" end="18" resetval="0x3F" description="Wait Strobe Duration cycles Number of EMIF clock cycles for which pado_mwe_o_n is held active, minus one cycle" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WHOLD" width="3" begin="17" end="15" resetval="0x7" description="Wait Strobe Hold cycles Number of EMIF clock cycles for which pado_ma_o, pado_mba_o, pad_d_o, pado_mdqm_o_n, and pado_mcs_o_n are held after pado_mwe_o_n has been deasserted, minus one cycle. The reset value is 8 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RSETUP" width="4" begin="14" end="11" resetval="0xF" description="Read Strobe Setup cycles Number of EMIF clock cycles from pado_ma_o, pado_mba_o, pado_mdqm_o_n, and pado_mcs_o_n being set to pado_moe_o_n asserted, minus one cycle. The reset value is 16 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RSTROBE" width="6" begin="10" end="5" resetval="0x3F" description="Read Strobe Duration cycles Number of EMIF clock cycles for which pado_moe_o_n is held active, minus one cycle. The reset value is 64 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RHOLD" width="3" begin="4" end="2" resetval="0x7" description="Read Strobe Hold cycles Number of EMIF clock cycles for which pado_ma_o, pado_mba_o, pado_mdqm_o_n, and pado_mcs_o_n are held after pado_moe_o_n has been deasserted, minus one cycle. The reset value is 8 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Bank Size Defines the width of the asynchronous bank's data bus, as follows" range="" rwaccess="RW">
			<bitenum id="DATA8" value="0" token="DATA8" description=" 8-bit data bus"/>
			<bitenum id="DATA16" value="1" token="DATA16" description="16-bit data bus"/>
			<bitenum id="DATA32" value="2" token="DATA32" description="32-bit data bus"/>
			<bitenum id="DATA64" value="3" token="DATA64" description="64-bit data bus"/>
		</bitfield>
	</register>
	<register id="SBSCS2CR" acronym="SBSCS2CR" offset="0x0080" width="32" description="CS2 Config Register for Synchronous Burst SRAM Access (ssel = 1)">
		<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Sync SBSRAM/Asynchronous memory select Set to 1 to configure chip select for synchronous SBSRAM memory. The other fields in this register define the bits in the bank when SSEL is set to 0 (asynchronous memory mode)" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="_RESV" width="21" begin="30" end="10" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CSEXT" width="1" begin="9" end="9" resetval="0" description="SBSRAM Bank Chip Select Extend. Defines the behavior of the pad_cs_o[n] pin associated with the SBSRAM bank, as follows 0: pad_cs_o[n] goes inactive after final command has been issued 1: pad_cs_o[n] goes active low when pado_moe_o_n goes active low and will stay active low until pado_moe_o_n is inactive.The pado_moe_o_n tining is controlled by the r_ltncy value for the SBSRAM bank. Used for synchronous FIFO reads" range="" rwaccess="RW">
         
         
         
      </bitfield>
		<bitfield id="READEN" width="1" begin="8" end="8" resetval="0" description="SBSRAM Bank Read Enable Mode Defines the behavior of the pado_mads_o_n signal when accessing the SBSRAM bank, as follows: 0: ADS mode.The pado_mads_o_n signal goes active low for reads and writes. A deselect command is issued by driving pado_mads_o_n active high after a command, if no new command is pending for the same bank. Used for SBSRAM and ZBT devices 1: Read enable mode. The pado_mads_o_n signal goes active low only for reads. No deselect command is issued. Used for FIFO interfaces" range="" rwaccess="RW">
         
         
         
         
         
      </bitfield>
		<bitfield id="WRLAT" width="2" begin="7" end="6" resetval="0" description="SBSRAM Bank Write Latency Defines the SBSRAM bank's write latency in clock cycles" range="" rwaccess="RW">
			<bitenum id="WRLAT0" value="0" token="WRLAT0" description="0 Cycle Write Latency"/>
			<bitenum id="WRLAT1" value="1" token="WRLAT1" description="1 Cycle Write Latency"/>
			<bitenum id="WRLAT2" value="2" token="WRLAT2" description="2 Cycle Write Latency"/>
			<bitenum id="WRLAT3" value="3" token="WRLAT3" description="3 Cycle Write Latency"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RDLAT" width="2" begin="3" end="2" resetval="0" description="SBSRAM Bank Read Latency Defines the SBSRAM bank's read latency in clock cycles, as follows:" range="" rwaccess="RW">
			<bitenum id="RDLAT0" value="0" token="RDLAT0" description="0 Cycle Read Latency"/>
			<bitenum id="RDLAT1" value="1" token="RDLAT1" description="1 Cycle Read Latency"/>
			<bitenum id="RDLAT2" value="2" token="RDLAT2" description="2 Cycle Read Latency"/>
			<bitenum id="RDLAT3" value="3" token="RDLAT3" description="3 Cycle Read Latency"/>
		</bitfield>
		<bitfield id="SBSIZE" width="2" begin="1" end="0" resetval="0" description="SBSRAM Bank Size Defines width of the SBSRAM bank's data bus" range="" rwaccess="RW">
			<bitenum id="DATA8" value="0" token="DATA8" description=" 8-bit data bus"/>
			<bitenum id="DATA16" value="1" token="DATA16" description="16-bit data bus"/>
			<bitenum id="DATA32" value="2" token="DATA32" description="32-bit data bus"/>
			<bitenum id="DATA64" value="3" token="DATA64" description="64-bit data bus"/>
		</bitfield>
	</register>
	<register id="ASYNCCS3CR" acronym="ASYNCCS3CR" offset="0x0084" width="32" description="CS3 Config Register for Asynchronous Memory Access (ssel = 0)">
		<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Sync SBSRAM/Asynchronous memory select Set to 1 to configure chip select for synchronous SBSRAM memory. The other fields in this register define the bits in the bank when SSEL is set to 0 (asynchronous memory mode)" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe mode Set to 1 if chip selects need to have write or read strobe timing" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="Select WE Strobe mode When set to 1, the pado_mdqm_o_n[7/3:0] output pins will act as active low byte enables when accessing chip select N" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="EW" width="1" begin="28" end="28" resetval="0" description="Extend Wait mode Set to 1 if extended asynchronous cycles are required based on padi_mwait_I" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WSETUP" width="4" begin="27" end="24" resetval="0xF" description="Wait Strobe Setup cycles Number of EMIF clock cycles from pado_ma_o, pado_mba_o, pad_d_o, pado_mdqm_o_n, and pado_mcs_o_n being set to pado_mwe_o_n asserted,minus one cycle.The reset value is 16 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WSTROBE" width="6" begin="23" end="18" resetval="0x3F" description="Wait Strobe Duration cycles Number of EMIF clock cycles for which pado_mwe_o_n is held active, minus one cycle" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WHOLD" width="3" begin="17" end="15" resetval="0x7" description="Wait Strobe Hold cycles Number of EMIF clock cycles for which pado_ma_o, pado_mba_o, pad_d_o, pado_mdqm_o_n, and pado_mcs_o_n are held after pado_mwe_o_n has been deasserted, minus one cycle. The reset value is 8 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RSETUP" width="4" begin="14" end="11" resetval="0xF" description="Read Strobe Setup cycles Number of EMIF clock cycles from pado_ma_o, pado_mba_o, pado_mdqm_o_n, and pado_mcs_o_n being set to pado_moe_o_n asserted, minus one cycle. The reset value is 16 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RSTROBE" width="6" begin="10" end="5" resetval="0x3F" description="Read Strobe Duration cycles Number of EMIF clock cycles for which pado_moe_o_n is held active, minus one cycle. The reset value is 64 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RHOLD" width="3" begin="4" end="2" resetval="0x7" description="Read Strobe Hold cycles Number of EMIF clock cycles for which pado_ma_o, pado_mba_o, pado_mdqm_o_n, and pado_mcs_o_n are held after pado_moe_o_n has been deasserted, minus one cycle. The reset value is 8 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Bank Size Defines the width of the asynchronous bank's data bus, as follows" range="" rwaccess="RW">
			<bitenum id="DATA8" value="0" token="DATA8" description=" 8-bit data bus"/>
			<bitenum id="DATA16" value="1" token="DATA16" description="16-bit data bus"/>
			<bitenum id="DATA32" value="2" token="DATA32" description="32-bit data bus"/>
			<bitenum id="DATA64" value="3" token="DATA64" description="64-bit data bus"/>
		</bitfield>
	</register>
	<register id="SBSCS3CR" acronym="SBSCS3CR" offset="0x0084" width="32" description="CS3 Config Register for Synchronous Burst SRAM Access (ssel = 1)">
		<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Sync SBSRAM/Asynchronous memory select Set to 1 to configure chip select for synchronous SBSRAM memory. The other fields in this register define the bits in the bank when SSEL is set to 0 (asynchronous memory mode)" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="_RESV" width="21" begin="30" end="10" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CSEXT" width="1" begin="9" end="9" resetval="0" description="SBSRAM Bank Chip Select Extend. Defines the behavior of the pad_cs_o[n] pin associated with the SBSRAM bank, as follows 0: pad_cs_o[n] goes inactive after final command has been issued 1: pad_cs_o[n] goes active low when pado_moe_o_n goes active low and will stay active low until pado_moe_o_n is inactive.The pado_moe_o_n tining is controlled by the r_ltncy value for the SBSRAM bank. Used for synchronous FIFO reads" range="" rwaccess="RW">
         
         
         
      </bitfield>
		<bitfield id="READEN" width="1" begin="8" end="8" resetval="0" description="SBSRAM Bank Read Enable Mode Defines the behavior of the pado_mads_o_n signal when accessing the SBSRAM bank, as follows: 0: ADS mode.The pado_mads_o_n signal goes active low for reads and writes. A deselect command is issued by driving pado_mads_o_n active high after a command, if no new command is pending for the same bank. Used for SBSRAM and ZBT devices 1: Read enable mode. The pado_mads_o_n signal goes active low only for reads. No deselect command is issued. Used for FIFO interfaces" range="" rwaccess="RW">
         
         
         
         
         
      </bitfield>
		<bitfield id="WRLAT" width="2" begin="7" end="6" resetval="0" description="SBSRAM Bank Write Latency Defines the SBSRAM bank's write latency in clock cycles" range="" rwaccess="RW">
			<bitenum id="WRLAT0" value="0" token="WRLAT0" description="0 Cycle Write Latency"/>
			<bitenum id="WRLAT1" value="1" token="WRLAT1" description="1 Cycle Write Latency"/>
			<bitenum id="WRLAT2" value="2" token="WRLAT2" description="2 Cycle Write Latency"/>
			<bitenum id="WRLAT3" value="3" token="WRLAT3" description="3 Cycle Write Latency"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RDLAT" width="2" begin="3" end="2" resetval="0" description="SBSRAM Bank Read Latency Defines the SBSRAM bank's read latency in clock cycles, as follows:" range="" rwaccess="RW">
			<bitenum id="RDLAT0" value="0" token="RDLAT0" description="0 Cycle Read Latency"/>
			<bitenum id="RDLAT1" value="1" token="RDLAT1" description="1 Cycle Read Latency"/>
			<bitenum id="RDLAT2" value="2" token="RDLAT2" description="2 Cycle Read Latency"/>
			<bitenum id="RDLAT3" value="3" token="RDLAT3" description="3 Cycle Read Latency"/>
		</bitfield>
		<bitfield id="SBSIZE" width="2" begin="1" end="0" resetval="0" description="SBSRAM Bank Size Defines width of the SBSRAM bank's data bus" range="" rwaccess="RW">
			<bitenum id="DATA8" value="0" token="DATA8" description=" 8-bit data bus"/>
			<bitenum id="DATA16" value="1" token="DATA16" description="16-bit data bus"/>
			<bitenum id="DATA32" value="2" token="DATA32" description="32-bit data bus"/>
			<bitenum id="DATA64" value="3" token="DATA64" description="64-bit data bus"/>
		</bitfield>
	</register>
	<register id="ASYNCCS4CR" acronym="ASYNCCS4CR" offset="0x0088" width="32" description="CS4 Config Register for Asynchronous Memory Access (ssel = 0)">
		<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Sync SBSRAM/Asynchronous memory select Set to 1 to configure chip select for synchronous SBSRAM memory. The other fields in this register define the bits in the bank when SSEL is set to 0 (asynchronous memory mode)" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe mode Set to 1 if chip selects need to have write or read strobe timing" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="Select WE Strobe mode When set to 1, the pado_mdqm_o_n[7/3:0] output pins will act as active low byte enables when accessing chip select N" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="EW" width="1" begin="28" end="28" resetval="0" description="Extend Wait mode Set to 1 if extended asynchronous cycles are required based on padi_mwait_I" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WSETUP" width="4" begin="27" end="24" resetval="0xF" description="Wait Strobe Setup cycles Number of EMIF clock cycles from pado_ma_o, pado_mba_o, pad_d_o, pado_mdqm_o_n, and pado_mcs_o_n being set to pado_mwe_o_n asserted,minus one cycle.The reset value is 16 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WSTROBE" width="6" begin="23" end="18" resetval="0x3F" description="Wait Strobe Duration cycles Number of EMIF clock cycles for which pado_mwe_o_n is held active, minus one cycle" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WHOLD" width="3" begin="17" end="15" resetval="0x7" description="Wait Strobe Hold cycles Number of EMIF clock cycles for which pado_ma_o, pado_mba_o, pad_d_o, pado_mdqm_o_n, and pado_mcs_o_n are held after pado_mwe_o_n has been deasserted, minus one cycle. The reset value is 8 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RSETUP" width="4" begin="14" end="11" resetval="0xF" description="Read Strobe Setup cycles Number of EMIF clock cycles from pado_ma_o, pado_mba_o, pado_mdqm_o_n, and pado_mcs_o_n being set to pado_moe_o_n asserted, minus one cycle. The reset value is 16 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RSTROBE" width="6" begin="10" end="5" resetval="0x3F" description="Read Strobe Duration cycles Number of EMIF clock cycles for which pado_moe_o_n is held active, minus one cycle. The reset value is 64 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RHOLD" width="3" begin="4" end="2" resetval="0x7" description="Read Strobe Hold cycles Number of EMIF clock cycles for which pado_ma_o, pado_mba_o, pado_mdqm_o_n, and pado_mcs_o_n are held after pado_moe_o_n has been deasserted, minus one cycle. The reset value is 8 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Bank Size Defines the width of the asynchronous bank's data bus, as follows" range="" rwaccess="RW">
			<bitenum id="DATA8" value="0" token="DATA8" description=" 8-bit data bus"/>
			<bitenum id="DATA16" value="1" token="DATA16" description="16-bit data bus"/>
			<bitenum id="DATA32" value="2" token="DATA32" description="32-bit data bus"/>
			<bitenum id="DATA64" value="3" token="DATA64" description="64-bit data bus"/>
		</bitfield>
	</register>
	<register id="SBSCS4CR" acronym="SBSCS4CR" offset="0x0088" width="32" description="CS4 Config Register for Synchronous Burst SRAM Access (ssel = 1)">
		<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Sync SBSRAM/Asynchronous memory select Set to 1 to configure chip select for synchronous SBSRAM memory. The other fields in this register define the bits in the bank when SSEL is set to 0 (asynchronous memory mode)" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="_RESV" width="21" begin="30" end="10" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CSEXT" width="1" begin="9" end="9" resetval="0" description="SBSRAM Bank Chip Select Extend. Defines the behavior of the pad_cs_o[n] pin associated with the SBSRAM bank, as follows 0: pad_cs_o[n] goes inactive after final command has been issued 1: pad_cs_o[n] goes active low when pado_moe_o_n goes active low and will stay active low until pado_moe_o_n is inactive.The pado_moe_o_n tining is controlled by the r_ltncy value for the SBSRAM bank. Used for synchronous FIFO reads" range="" rwaccess="RW">
         
         
         
      </bitfield>
		<bitfield id="READEN" width="1" begin="8" end="8" resetval="0" description="SBSRAM Bank Read Enable Mode Defines the behavior of the pado_mads_o_n signal when accessing the SBSRAM bank, as follows: 0: ADS mode.The pado_mads_o_n signal goes active low for reads and writes. A deselect command is issued by driving pado_mads_o_n active high after a command, if no new command is pending for the same bank. Used for SBSRAM and ZBT devices 1: Read enable mode. The pado_mads_o_n signal goes active low only for reads. No deselect command is issued. Used for FIFO interfaces" range="" rwaccess="RW">
         
         
         
         
         
      </bitfield>
		<bitfield id="WRLAT" width="2" begin="7" end="6" resetval="0" description="SBSRAM Bank Write Latency Defines the SBSRAM bank's write latency in clock cycles" range="" rwaccess="RW">
			<bitenum id="WRLAT0" value="0" token="WRLAT0" description="0 Cycle Write Latency"/>
			<bitenum id="WRLAT1" value="1" token="WRLAT1" description="1 Cycle Write Latency"/>
			<bitenum id="WRLAT2" value="2" token="WRLAT2" description="2 Cycle Write Latency"/>
			<bitenum id="WRLAT3" value="3" token="WRLAT3" description="3 Cycle Write Latency"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RDLAT" width="2" begin="3" end="2" resetval="0" description="SBSRAM Bank Read Latency Defines the SBSRAM bank's read latency in clock cycles, as follows:" range="" rwaccess="RW">
			<bitenum id="RDLAT0" value="0" token="RDLAT0" description="0 Cycle Read Latency"/>
			<bitenum id="RDLAT1" value="1" token="RDLAT1" description="1 Cycle Read Latency"/>
			<bitenum id="RDLAT2" value="2" token="RDLAT2" description="2 Cycle Read Latency"/>
			<bitenum id="RDLAT3" value="3" token="RDLAT3" description="3 Cycle Read Latency"/>
		</bitfield>
		<bitfield id="SBSIZE" width="2" begin="1" end="0" resetval="0" description="SBSRAM Bank Size Defines width of the SBSRAM bank's data bus" range="" rwaccess="RW">
			<bitenum id="DATA8" value="0" token="DATA8" description=" 8-bit data bus"/>
			<bitenum id="DATA16" value="1" token="DATA16" description="16-bit data bus"/>
			<bitenum id="DATA32" value="2" token="DATA32" description="32-bit data bus"/>
			<bitenum id="DATA64" value="3" token="DATA64" description="64-bit data bus"/>
		</bitfield>
	</register>
	<register id="ASYNCCS5CR" acronym="ASYNCCS5CR" offset="0x008C" width="32" description="CS5 Config Register for Asynchronous Memory Access (ssel = 0)">
		<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Sync SBSRAM/Asynchronous memory select Set to 1 to configure chip select for synchronous SBSRAM memory. The other fields in this register define the bits in the bank when SSEL is set to 0 (asynchronous memory mode)" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="SS" width="1" begin="30" end="30" resetval="0" description="Select Strobe mode Set to 1 if chip selects need to have write or read strobe timing" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="BWEM" width="1" begin="29" end="29" resetval="0" description="Select WE Strobe mode When set to 1, the pado_mdqm_o_n[7/3:0] output pins will act as active low byte enables when accessing chip select N" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="EW" width="1" begin="28" end="28" resetval="0" description="Extend Wait mode Set to 1 if extended asynchronous cycles are required based on padi_mwait_I" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WSETUP" width="4" begin="27" end="24" resetval="0xF" description="Wait Strobe Setup cycles Number of EMIF clock cycles from pado_ma_o, pado_mba_o, pad_d_o, pado_mdqm_o_n, and pado_mcs_o_n being set to pado_mwe_o_n asserted,minus one cycle.The reset value is 16 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WSTROBE" width="6" begin="23" end="18" resetval="0x3F" description="Wait Strobe Duration cycles Number of EMIF clock cycles for which pado_mwe_o_n is held active, minus one cycle" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="WHOLD" width="3" begin="17" end="15" resetval="0x7" description="Wait Strobe Hold cycles Number of EMIF clock cycles for which pado_ma_o, pado_mba_o, pad_d_o, pado_mdqm_o_n, and pado_mcs_o_n are held after pado_mwe_o_n has been deasserted, minus one cycle. The reset value is 8 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RSETUP" width="4" begin="14" end="11" resetval="0xF" description="Read Strobe Setup cycles Number of EMIF clock cycles from pado_ma_o, pado_mba_o, pado_mdqm_o_n, and pado_mcs_o_n being set to pado_moe_o_n asserted, minus one cycle. The reset value is 16 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RSTROBE" width="6" begin="10" end="5" resetval="0x3F" description="Read Strobe Duration cycles Number of EMIF clock cycles for which pado_moe_o_n is held active, minus one cycle. The reset value is 64 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="RHOLD" width="3" begin="4" end="2" resetval="0x7" description="Read Strobe Hold cycles Number of EMIF clock cycles for which pado_ma_o, pado_mba_o, pado_mdqm_o_n, and pado_mcs_o_n are held after pado_moe_o_n has been deasserted, minus one cycle. The reset value is 8 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ASIZE" width="2" begin="1" end="0" resetval="0" description="Asynchronous Bank Size Defines the width of the asynchronous bank's data bus, as follows" range="" rwaccess="RW">
			<bitenum id="DATA8" value="0" token="DATA8" description=" 8-bit data bus"/>
			<bitenum id="DATA16" value="1" token="DATA16" description="16-bit data bus"/>
			<bitenum id="DATA32" value="2" token="DATA32" description="32-bit data bus"/>
			<bitenum id="DATA64" value="3" token="DATA64" description="64-bit data bus"/>
		</bitfield>
	</register>
	<register id="SBSCS5CR" acronym="SBSCS5CR" offset="0x008C" width="32" description="CS5 Config Register for Synchronous Burst SRAM Access (ssel = 1)">
		<bitfield id="SSEL" width="1" begin="31" end="31" resetval="0" description="Sync SBSRAM/Asynchronous memory select Set to 1 to configure chip select for synchronous SBSRAM memory. The other fields in this register define the bits in the bank when SSEL is set to 0 (asynchronous memory mode)" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="_RESV" width="21" begin="30" end="10" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CSEXT" width="1" begin="9" end="9" resetval="0" description="SBSRAM Bank Chip Select Extend. Defines the behavior of the pad_cs_o[n] pin associated with the SBSRAM bank, as follows 0: pad_cs_o[n] goes inactive after final command has been issued 1: pad_cs_o[n] goes active low when pado_moe_o_n goes active low and will stay active low until pado_moe_o_n is inactive.The pado_moe_o_n tining is controlled by the r_ltncy value for the SBSRAM bank. Used for synchronous FIFO reads" range="" rwaccess="RW">
         
         
         
      </bitfield>
		<bitfield id="READEN" width="1" begin="8" end="8" resetval="0" description="SBSRAM Bank Read Enable Mode Defines the behavior of the pado_mads_o_n signal when accessing the SBSRAM bank, as follows: 0: ADS mode.The pado_mads_o_n signal goes active low for reads and writes. A deselect command is issued by driving pado_mads_o_n active high after a command, if no new command is pending for the same bank. Used for SBSRAM and ZBT devices 1: Read enable mode. The pado_mads_o_n signal goes active low only for reads. No deselect command is issued. Used for FIFO interfaces" range="" rwaccess="RW">
         
         
         
         
         
      </bitfield>
		<bitfield id="WRLAT" width="2" begin="7" end="6" resetval="0" description="SBSRAM Bank Write Latency Defines the SBSRAM bank's write latency in clock cycles" range="" rwaccess="RW">
			<bitenum id="WRLAT0" value="0" token="WRLAT0" description="0 Cycle Write Latency"/>
			<bitenum id="WRLAT1" value="1" token="WRLAT1" description="1 Cycle Write Latency"/>
			<bitenum id="WRLAT2" value="2" token="WRLAT2" description="2 Cycle Write Latency"/>
			<bitenum id="WRLAT3" value="3" token="WRLAT3" description="3 Cycle Write Latency"/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="RDLAT" width="2" begin="3" end="2" resetval="0" description="SBSRAM Bank Read Latency Defines the SBSRAM bank's read latency in clock cycles, as follows:" range="" rwaccess="RW">
			<bitenum id="RDLAT0" value="0" token="RDLAT0" description="0 Cycle Read Latency"/>
			<bitenum id="RDLAT1" value="1" token="RDLAT1" description="1 Cycle Read Latency"/>
			<bitenum id="RDLAT2" value="2" token="RDLAT2" description="2 Cycle Read Latency"/>
			<bitenum id="RDLAT3" value="3" token="RDLAT3" description="3 Cycle Read Latency"/>
		</bitfield>
		<bitfield id="SBSIZE" width="2" begin="1" end="0" resetval="0" description="SBSRAM Bank Size Defines width of the SBSRAM bank's data bus" range="" rwaccess="RW">
			<bitenum id="DATA8" value="0" token="DATA8" description=" 8-bit data bus"/>
			<bitenum id="DATA16" value="1" token="DATA16" description="16-bit data bus"/>
			<bitenum id="DATA32" value="2" token="DATA32" description="32-bit data bus"/>
			<bitenum id="DATA64" value="3" token="DATA64" description="64-bit data bus"/>
		</bitfield>
	</register>
	<register id="AWCCR" acronym="AWCCR" offset="0x00A0" width="32" description="Async Wait Cycle Config Register">
		<bitfield id="_RESV" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="WP" width="1" begin="30" end="30" resetval="0x1" description="Wait Polarity Defines the polarity of the padpadi_mwait_i port, as follows: 0: Wait if padpadi_mwait_i port is low 1: Wait if padpadi_mwait_i port is high" range="" rwaccess="RW">
         
         
         
         
      </bitfield>
		<bitfield id="_RESV" width="19" begin="29" end="11" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="TA" width="3" begin="10" end="8" resetval="0x3" description="Turn Around cycles Number of EMIF clock cycles between the end of one asynchronous bank access and the start of another asynchronous bank access, minus one cycle. This delay is not incurred between a read followed by a read, or a write followed by a write to the same bank. The reset value is 4 cycles" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="MEWC" width="8" begin="7" end="0" resetval="0x80" description="Maximum External Wait cycles The value in this field defines the number of 16 EMIF cycle periods the EMIF will wait for an extended asynchronous cycle before the cycle is terminated" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="IRR" acronym="IRR" offset="0x00C0" width="32" description="Interrupt Raw Register">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="LT" width="1" begin="2" end="2" resetval="0" description="Line Trap Set to 1 by hardware to indicate illegal memory access type or invalid cache line size. Writing a 1 will clear this bit as well as the lt_masked bit in the Interrupt Masked register. Writing a 0 has no effect" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="PE" width="1" begin="1" end="1" resetval="0" description="Parity Error Set to 1 by hardware to indicate a parity error during SDRAM access. Writing a 1 will clear this bit as well as the pe_masked bit in the Interrupt Masked register. Writing a 0 has no effect" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="AT" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Set to 1 by hardware to indicate that during an extended asynchronous bank access cycle, the padi_mwait_i signal did not go inactive within the number of cycles defined by the max_ext_wait field in Async Wait Cycle Config register. Writing a 1 will clear this bit as well as the at_masked bit in the Interrupt Masked register. Writing a 0 has no effect" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="IMR" acronym="IMR" offset="0x00C4" width="32" description="Interrupt Masked Register">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="LTM" width="1" begin="2" end="2" resetval="0" description="Masked Line Trap Set to 1 by hardware to indicate illegal memory access type or invalid cache line size. Writing a 1 will clear this bit as well as the lt bit in the Interrupt Raw register. Writing a 0 has no effect " range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="PEM" width="1" begin="1" end="1" resetval="0" description="Masked Parity Error Set to 1 by hardware to indicate a parity error during SDRAM access. Writing a 1 will clear this bit as well as the pe bit in the Interrupt Raw register. Writing a 0 has no effect" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ATM" width="1" begin="0" end="0" resetval="0" description="Masked Asynchronous Timeout Set to 1 by hardware to indicate that during an extended asynchronous bank access cycle, the padi_mwait_i signal did not go inactive within the number of cycles defined by the max_ext_wait field in Async Wait Cycle Config register. Writing a 1 will clear this bit as well as the at bit in the Interrupt Raw register. Writing a 0 has no effect" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="IMSR" acronym="IMSR" offset="0x00C8" width="32" description="Interrupt Mask Set Register">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="LTMSET" width="1" begin="2" end="2" resetval="0" description="Line Trap Mask Set Bit Writing a 1 in this bit field will enable the interrupt and set this bit in the Line Trap Mask bit field of the Interrupt Mask Clear Register. This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="PEMSET" width="1" begin="1" end="1" resetval="0" description="Parity Error Mask Set Bit Writing a 1 will enable the interrupt, and set this bit as well as the pe_mask_clr bit in the Interrupt Mask Clear register. Writing a 0 has no effect" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ATMSET" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Mask Set Bit Writing a 1 in this bit field will enable the interrupt and set this bit in the Asynchronous Timeout Mask Clear bit field of the Interrupt Mask Register. This bit is cleared by writing a 1 into this bit field" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="IMCR" acronym="IMCR" offset="0x00CC" width="32" description="Interrupt Mask Clear Register">
		<bitfield id="_RESV" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="LTMCLR" width="1" begin="2" end="2" resetval="0" description="Line Trap Mask Clear Bit Writing a 1 in this bit field will disable the interrupt and clear this bit in the Line Trap Mask Set bit field of the Interrupt Mask Register. This bit is cleared by writing a 1 into this bit field. Writing a 0 has no effect." range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="PEMCLR" width="1" begin="1" end="1" resetval="0" description="Parity Error Mask Clear Bit Writing a 1 will disable the interrupt, and clear this bit as well as the pe_mask_set bit in the Interrupt Mask Set register. Writing a 0 has no effect" range="" rwaccess="RW">
         
         
      </bitfield>
		<bitfield id="ATMCLR" width="1" begin="0" end="0" resetval="0" description="Asynchronous Timeout Mask Clear Bit Writing a 1 in this bit field will disable the interrupt and clear this bit in the Asynchronous Timeout Mask Set bit field of the Interrupt Mask Register. This bit is cleared by writing a 1 into this bit field. Writing a 0 has no effect" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DDRPHYREV" acronym="DDRPHYREV" offset="0x00E0" width="32" description="DDR PHY ID and Revision Register">
		<bitfield id="DDRPHYIDREV" width="32" begin="31" end="0" resetval="0" description="This register specifies the module ID and revision of the DDR PHY being used The bit field definitions are DDR PHY specific and should be described in the DDR PHY specification" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DDRPHYCR" acronym="DDRPHYCR" offset="0x00E4" width="32" description="DDR PHY Control Register">
		<bitfield id="DDRPHYCTRL" width="32" begin="31" end="0" resetval="0" description="This register is used to control the DDR PHY The bit field definitions are DDR PHY specific and should be described in the DDR PHY specifications" range="" rwaccess="RW">
         
         
      </bitfield>
	</register>
	<register id="DDRPHYSR" acronym="DDRPHYSR" offset="0x00E8" width="32" description="DDR PHY Status Register">
		<bitfield id="DDRPHYSTAT" width="32" begin="31" end="0" resetval="0" description="This register is used to monitor the status of the DDR PHY The bit field definitions are DDR PHY specific and should be described in the DDR PHY specifications" range="" rwaccess="R">
         
         
      </bitfield>
	</register>
	<register id="VTPCTRL" acronym="VTPCTRL" offset="0x00F0" width="32" description="DDR PHY Status Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="IOCTRL" width="16" begin="15" end="0" resetval="0" description="This register is used to control the IOs such as the VTP calibration of the IOs." range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="VTPSTAT" acronym="VTPSTAT" offset="0x00F4" width="32" description="DDR PHY Status Register">
		<bitfield id="_RESV" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="IOCTRL" width="4" begin="3" end="0" resetval="0" description="This register is used to monitor the status of the IOs such as the VTP calibration of the IOs." range="" rwaccess="RW">
         
      </bitfield>
	</register>
</module>
