vendor_name = ModelSim
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/SumadorRestador.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/Sumador1Bit.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/ALU.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/ROM.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/Registro_Gen.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/ram_core.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/RAM.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/Practica5.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/InmGen.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/CircuitoControl.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/BancoReg.vhd
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/db/Practica5.cbx.xml
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, g:/quartus ii/instalacionquartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ytobi/OneDrive/Escritorio/Practica-5-Sistemas-Digitales-/db/altsyncram_utg1.tdf
design_name = RAM
instance = comp, \Mux38~0\, Mux38~0, RAM, 1
instance = comp, \Mux35~0\, Mux35~0, RAM, 1
instance = comp, \Mux34~2\, Mux34~2, RAM, 1
instance = comp, \we_0~4\, we_0~4, RAM, 1
instance = comp, \we_3~0\, we_3~0, RAM, 1
instance = comp, \we_1~0\, we_1~0, RAM, 1
instance = comp, \we_2~4\, we_2~4, RAM, 1
instance = comp, \we_0~5\, we_0~5, RAM, 1
instance = comp, \we_ram~I\, we_ram, RAM, 1
instance = comp, \din[8]~I\, din[8], RAM, 1
instance = comp, \din[18]~I\, din[18], RAM, 1
instance = comp, \din[26]~I\, din[26], RAM, 1
instance = comp, \din[10]~I\, din[10], RAM, 1
instance = comp, \din[30]~I\, din[30], RAM, 1
instance = comp, \din[15]~I\, din[15], RAM, 1
instance = comp, \tipo_acc[0]~I\, tipo_acc[0], RAM, 1
instance = comp, \addr[0]~I\, addr[0], RAM, 1
instance = comp, \Mux34~0\, Mux34~0, RAM, 1
instance = comp, \clk~I\, clk, RAM, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, RAM, 1
instance = comp, \din[24]~I\, din[24], RAM, 1
instance = comp, \tipo_acc[1]~I\, tipo_acc[1], RAM, 1
instance = comp, \din_3[0]~0\, din_3[0]~0, RAM, 1
instance = comp, \din_3[0]~1\, din_3[0]~1, RAM, 1
instance = comp, \addr[2]~I\, addr[2], RAM, 1
instance = comp, \addr[3]~I\, addr[3], RAM, 1
instance = comp, \addr[4]~I\, addr[4], RAM, 1
instance = comp, \addr[5]~I\, addr[5], RAM, 1
instance = comp, \addr[6]~I\, addr[6], RAM, 1
instance = comp, \addr[7]~I\, addr[7], RAM, 1
instance = comp, \addr[8]~I\, addr[8], RAM, 1
instance = comp, \addr[9]~I\, addr[9], RAM, 1
instance = comp, \addr[10]~I\, addr[10], RAM, 1
instance = comp, \addr[11]~I\, addr[11], RAM, 1
instance = comp, \din[25]~I\, din[25], RAM, 1
instance = comp, \din_3[1]~2\, din_3[1]~2, RAM, 1
instance = comp, \din_3[1]~3\, din_3[1]~3, RAM, 1
instance = comp, \din[2]~I\, din[2], RAM, 1
instance = comp, \din_3[2]~4\, din_3[2]~4, RAM, 1
instance = comp, \din_3[2]~5\, din_3[2]~5, RAM, 1
instance = comp, \din[3]~I\, din[3], RAM, 1
instance = comp, \din[27]~I\, din[27], RAM, 1
instance = comp, \din_3[3]~6\, din_3[3]~6, RAM, 1
instance = comp, \din[11]~I\, din[11], RAM, 1
instance = comp, \din_3[3]~7\, din_3[3]~7, RAM, 1
instance = comp, \RAM3|ram_block_rtl_0|auto_generated|ram_block1a0\, RAM3|ram_block_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \addr[1]~I\, addr[1], RAM, 1
instance = comp, \Mux39~0\, Mux39~0, RAM, 1
instance = comp, \din[16]~I\, din[16], RAM, 1
instance = comp, \din_2[0]~0\, din_2[0]~0, RAM, 1
instance = comp, \din[17]~I\, din[17], RAM, 1
instance = comp, \din_2[1]~1\, din_2[1]~1, RAM, 1
instance = comp, \din_2[2]~2\, din_2[2]~2, RAM, 1
instance = comp, \din[19]~I\, din[19], RAM, 1
instance = comp, \din_2[3]~3\, din_2[3]~3, RAM, 1
instance = comp, \RAM2|ram_block_rtl_0|auto_generated|ram_block1a0\, RAM2|ram_block_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \Mux39~1\, Mux39~1, RAM, 1
instance = comp, \din[0]~I\, din[0], RAM, 1
instance = comp, \din[1]~I\, din[1], RAM, 1
instance = comp, \RAM0|ram_block_rtl_0|auto_generated|ram_block1a0\, RAM0|ram_block_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \Mux34~1\, Mux34~1, RAM, 1
instance = comp, \Mux39~2\, Mux39~2, RAM, 1
instance = comp, \Mux38~1\, Mux38~1, RAM, 1
instance = comp, \Mux38~2\, Mux38~2, RAM, 1
instance = comp, \din_1[0]~0\, din_1[0]~0, RAM, 1
instance = comp, \din[9]~I\, din[9], RAM, 1
instance = comp, \din_1[1]~1\, din_1[1]~1, RAM, 1
instance = comp, \din_1[2]~2\, din_1[2]~2, RAM, 1
instance = comp, \din_1[3]~3\, din_1[3]~3, RAM, 1
instance = comp, \RAM1|ram_block_rtl_0|auto_generated|ram_block1a0\, RAM1|ram_block_rtl_0|auto_generated|ram_block1a0, RAM, 1
instance = comp, \Mux37~0\, Mux37~0, RAM, 1
instance = comp, \Mux37~1\, Mux37~1, RAM, 1
instance = comp, \Mux37~2\, Mux37~2, RAM, 1
instance = comp, \Mux36~0\, Mux36~0, RAM, 1
instance = comp, \Mux36~1\, Mux36~1, RAM, 1
instance = comp, \Mux36~2\, Mux36~2, RAM, 1
instance = comp, \din[20]~I\, din[20], RAM, 1
instance = comp, \din_2[4]~4\, din_2[4]~4, RAM, 1
instance = comp, \din[21]~I\, din[21], RAM, 1
instance = comp, \din_2[5]~5\, din_2[5]~5, RAM, 1
instance = comp, \din[22]~I\, din[22], RAM, 1
instance = comp, \din[6]~I\, din[6], RAM, 1
instance = comp, \din_2[6]~6\, din_2[6]~6, RAM, 1
instance = comp, \din[7]~I\, din[7], RAM, 1
instance = comp, \din[23]~I\, din[23], RAM, 1
instance = comp, \din_2[7]~7\, din_2[7]~7, RAM, 1
instance = comp, \RAM2|ram_block_rtl_0|auto_generated|ram_block1a4\, RAM2|ram_block_rtl_0|auto_generated|ram_block1a4, RAM, 1
instance = comp, \Mux35~1\, Mux35~1, RAM, 1
instance = comp, \din[4]~I\, din[4], RAM, 1
instance = comp, \din[5]~I\, din[5], RAM, 1
instance = comp, \RAM0|ram_block_rtl_0|auto_generated|ram_block1a4\, RAM0|ram_block_rtl_0|auto_generated|ram_block1a4, RAM, 1
instance = comp, \Mux35~2\, Mux35~2, RAM, 1
instance = comp, \Mux34~3\, Mux34~3, RAM, 1
instance = comp, \Mux34~4\, Mux34~4, RAM, 1
instance = comp, \din[12]~I\, din[12], RAM, 1
instance = comp, \din_1[4]~4\, din_1[4]~4, RAM, 1
instance = comp, \din_1[5]~5\, din_1[5]~5, RAM, 1
instance = comp, \din[14]~I\, din[14], RAM, 1
instance = comp, \din_1[6]~6\, din_1[6]~6, RAM, 1
instance = comp, \din_1[7]~7\, din_1[7]~7, RAM, 1
instance = comp, \RAM1|ram_block_rtl_0|auto_generated|ram_block1a4\, RAM1|ram_block_rtl_0|auto_generated|ram_block1a4, RAM, 1
instance = comp, \din[28]~I\, din[28], RAM, 1
instance = comp, \din_3[4]~8\, din_3[4]~8, RAM, 1
instance = comp, \din_3[4]~9\, din_3[4]~9, RAM, 1
instance = comp, \din[29]~I\, din[29], RAM, 1
instance = comp, \din_3[5]~10\, din_3[5]~10, RAM, 1
instance = comp, \din[13]~I\, din[13], RAM, 1
instance = comp, \din_3[5]~11\, din_3[5]~11, RAM, 1
instance = comp, \din_3[6]~12\, din_3[6]~12, RAM, 1
instance = comp, \din_3[6]~13\, din_3[6]~13, RAM, 1
instance = comp, \din[31]~I\, din[31], RAM, 1
instance = comp, \din_3[7]~14\, din_3[7]~14, RAM, 1
instance = comp, \din_3[7]~15\, din_3[7]~15, RAM, 1
instance = comp, \RAM3|ram_block_rtl_0|auto_generated|ram_block1a4\, RAM3|ram_block_rtl_0|auto_generated|ram_block1a4, RAM, 1
instance = comp, \Mux33~0\, Mux33~0, RAM, 1
instance = comp, \Mux33~1\, Mux33~1, RAM, 1
instance = comp, \Mux33~2\, Mux33~2, RAM, 1
instance = comp, \Mux32~0\, Mux32~0, RAM, 1
instance = comp, \Mux0~0\, Mux0~0, RAM, 1
instance = comp, \Mux0~1\, Mux0~1, RAM, 1
instance = comp, \Mux23~0\, Mux23~0, RAM, 1
instance = comp, \Mux31~0\, Mux31~0, RAM, 1
instance = comp, \Mux32~1\, Mux32~1, RAM, 1
instance = comp, \Mux31~1\, Mux31~1, RAM, 1
instance = comp, \Equal2~0\, Equal2~0, RAM, 1
instance = comp, \Mux24~0\, Mux24~0, RAM, 1
instance = comp, \Mux31~2\, Mux31~2, RAM, 1
instance = comp, \Mux30~0\, Mux30~0, RAM, 1
instance = comp, \Mux30~1\, Mux30~1, RAM, 1
instance = comp, \Mux29~0\, Mux29~0, RAM, 1
instance = comp, \Mux29~1\, Mux29~1, RAM, 1
instance = comp, \Mux28~0\, Mux28~0, RAM, 1
instance = comp, \Mux28~1\, Mux28~1, RAM, 1
instance = comp, \Mux27~0\, Mux27~0, RAM, 1
instance = comp, \Mux27~1\, Mux27~1, RAM, 1
instance = comp, \Mux26~0\, Mux26~0, RAM, 1
instance = comp, \Mux26~1\, Mux26~1, RAM, 1
instance = comp, \Mux25~0\, Mux25~0, RAM, 1
instance = comp, \Mux25~1\, Mux25~1, RAM, 1
instance = comp, \Mux0~2\, Mux0~2, RAM, 1
instance = comp, \Mux24~1\, Mux24~1, RAM, 1
instance = comp, \Mux24~2\, Mux24~2, RAM, 1
instance = comp, \l_u~I\, l_u, RAM, 1
instance = comp, \Mux23~1\, Mux23~1, RAM, 1
instance = comp, \Mux23~2\, Mux23~2, RAM, 1
instance = comp, \Mux22~0\, Mux22~0, RAM, 1
instance = comp, \Mux21~0\, Mux21~0, RAM, 1
instance = comp, \Mux20~0\, Mux20~0, RAM, 1
instance = comp, \Mux19~0\, Mux19~0, RAM, 1
instance = comp, \Mux18~0\, Mux18~0, RAM, 1
instance = comp, \Mux17~0\, Mux17~0, RAM, 1
instance = comp, \Mux16~0\, Mux16~0, RAM, 1
instance = comp, \Mux15~0\, Mux15~0, RAM, 1
instance = comp, \Mux14~0\, Mux14~0, RAM, 1
instance = comp, \Mux13~0\, Mux13~0, RAM, 1
instance = comp, \Mux12~0\, Mux12~0, RAM, 1
instance = comp, \Mux11~0\, Mux11~0, RAM, 1
instance = comp, \Mux10~0\, Mux10~0, RAM, 1
instance = comp, \Mux9~0\, Mux9~0, RAM, 1
instance = comp, \Mux8~0\, Mux8~0, RAM, 1
instance = comp, \addr[12]~I\, addr[12], RAM, 1
instance = comp, \addr[13]~I\, addr[13], RAM, 1
instance = comp, \addr[14]~I\, addr[14], RAM, 1
instance = comp, \addr[15]~I\, addr[15], RAM, 1
instance = comp, \addr[16]~I\, addr[16], RAM, 1
instance = comp, \addr[17]~I\, addr[17], RAM, 1
instance = comp, \addr[18]~I\, addr[18], RAM, 1
instance = comp, \addr[19]~I\, addr[19], RAM, 1
instance = comp, \addr[20]~I\, addr[20], RAM, 1
instance = comp, \addr[21]~I\, addr[21], RAM, 1
instance = comp, \addr[22]~I\, addr[22], RAM, 1
instance = comp, \addr[23]~I\, addr[23], RAM, 1
instance = comp, \addr[24]~I\, addr[24], RAM, 1
instance = comp, \addr[25]~I\, addr[25], RAM, 1
instance = comp, \addr[26]~I\, addr[26], RAM, 1
instance = comp, \addr[27]~I\, addr[27], RAM, 1
instance = comp, \addr[28]~I\, addr[28], RAM, 1
instance = comp, \addr[29]~I\, addr[29], RAM, 1
instance = comp, \addr[30]~I\, addr[30], RAM, 1
instance = comp, \addr[31]~I\, addr[31], RAM, 1
instance = comp, \dout[0]~I\, dout[0], RAM, 1
instance = comp, \dout[1]~I\, dout[1], RAM, 1
instance = comp, \dout[2]~I\, dout[2], RAM, 1
instance = comp, \dout[3]~I\, dout[3], RAM, 1
instance = comp, \dout[4]~I\, dout[4], RAM, 1
instance = comp, \dout[5]~I\, dout[5], RAM, 1
instance = comp, \dout[6]~I\, dout[6], RAM, 1
instance = comp, \dout[7]~I\, dout[7], RAM, 1
instance = comp, \dout[8]~I\, dout[8], RAM, 1
instance = comp, \dout[9]~I\, dout[9], RAM, 1
instance = comp, \dout[10]~I\, dout[10], RAM, 1
instance = comp, \dout[11]~I\, dout[11], RAM, 1
instance = comp, \dout[12]~I\, dout[12], RAM, 1
instance = comp, \dout[13]~I\, dout[13], RAM, 1
instance = comp, \dout[14]~I\, dout[14], RAM, 1
instance = comp, \dout[15]~I\, dout[15], RAM, 1
instance = comp, \dout[16]~I\, dout[16], RAM, 1
instance = comp, \dout[17]~I\, dout[17], RAM, 1
instance = comp, \dout[18]~I\, dout[18], RAM, 1
instance = comp, \dout[19]~I\, dout[19], RAM, 1
instance = comp, \dout[20]~I\, dout[20], RAM, 1
instance = comp, \dout[21]~I\, dout[21], RAM, 1
instance = comp, \dout[22]~I\, dout[22], RAM, 1
instance = comp, \dout[23]~I\, dout[23], RAM, 1
instance = comp, \dout[24]~I\, dout[24], RAM, 1
instance = comp, \dout[25]~I\, dout[25], RAM, 1
instance = comp, \dout[26]~I\, dout[26], RAM, 1
instance = comp, \dout[27]~I\, dout[27], RAM, 1
instance = comp, \dout[28]~I\, dout[28], RAM, 1
instance = comp, \dout[29]~I\, dout[29], RAM, 1
instance = comp, \dout[30]~I\, dout[30], RAM, 1
instance = comp, \dout[31]~I\, dout[31], RAM, 1
