{"vcs1":{"timestamp_begin":1747136770.119396891, "rt":11.15, "ut":9.56, "st":0.66}}
{"vcselab":{"timestamp_begin":1747136781.344676173, "rt":0.41, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1747136781.814282135, "rt":0.39, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747136769.451367586}
{"VCS_COMP_START_TIME": 1747136769.451367586}
{"VCS_COMP_END_TIME": 1747136782.353374398}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483248}}
{"vcselab": {"peak_mem": 183880}}
