 
****************************************
Report : qor
Design : hybrid_chaotic_encryption
Version: P-2019.03-SP5
Date   : Sun May 25 18:51:58 2025
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.33
  Critical Path Slack:           5.60
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.86
  Critical Path Slack:           7.14
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:             257.00
  Critical Path Length:         70.07
  Critical Path Slack:         -60.13
  Critical Path Clk Period:     10.00
  Total Negative Slack:       -663.66
  No. of Violating Paths:       36.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         19
  Hierarchical Port Count:       1062
  Leaf Cell Count:               3361
  Buf/Inv Cell Count:             580
  Buf Cell Count:                  69
  Inv Cell Count:                 511
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3183
  Sequential Cell Count:          178
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   115416.402409
  Noncombinational Area: 11896.416042
  Buf/Inv Area:           5912.928187
  Total Buffer Area:          1075.33
  Total Inverter Area:        4837.59
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            127312.818451
  Design Area:          127312.818451


  Design Rules
  -----------------------------------
  Total Number of Nets:          4172
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ecelvd703.ece.local

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               15.08
  Overall Compile Wall Clock Time:    16.09

  --------------------------------------------------------------------

  Design  WNS: 60.13  TNS: 663.66  Number of Violating Paths: 36


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
