   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f30x_tim.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.align	2
  21              		.global	TIM_DeInit
  22              		.thumb
  23              		.thumb_func
  25              	TIM_DeInit:
  26              	.LFB111:
  27              		.file 1 "../src/stm32f30x_tim.c"
   1:../src/stm32f30x_tim.c **** /**
   2:../src/stm32f30x_tim.c ****   ******************************************************************************
   3:../src/stm32f30x_tim.c ****   * @file    stm32f30x_tim.c
   4:../src/stm32f30x_tim.c ****   * @author  MCD Application Team
   5:../src/stm32f30x_tim.c ****   * @version V1.0.1
   6:../src/stm32f30x_tim.c ****   * @date    23-October-2012
   7:../src/stm32f30x_tim.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../src/stm32f30x_tim.c ****   *          functionalities of the TIM peripheral:
   9:../src/stm32f30x_tim.c ****   *            + TimeBase management
  10:../src/stm32f30x_tim.c ****   *            + Output Compare management
  11:../src/stm32f30x_tim.c ****   *            + Input Capture management
  12:../src/stm32f30x_tim.c ****   *            + Advanced-control timers (TIM1 and TIM8) specific features  
  13:../src/stm32f30x_tim.c ****   *            + Interrupts, DMA and flags management
  14:../src/stm32f30x_tim.c ****   *            + Clocks management
  15:../src/stm32f30x_tim.c ****   *            + Synchronization management
  16:../src/stm32f30x_tim.c ****   *            + Specific interface management
  17:../src/stm32f30x_tim.c ****   *            + Specific remapping management      
  18:../src/stm32f30x_tim.c ****   *              
  19:../src/stm32f30x_tim.c ****   @verbatim
  20:../src/stm32f30x_tim.c ****     
  21:../src/stm32f30x_tim.c ****   ==============================================================================
  22:../src/stm32f30x_tim.c ****                        ##### How to use this driver #####
  23:../src/stm32f30x_tim.c ****   ==============================================================================
  24:../src/stm32f30x_tim.c ****    [..] This driver provides functions to configure and program the TIM 
  25:../src/stm32f30x_tim.c ****         of all stm32f30x devices.
  26:../src/stm32f30x_tim.c ****         These functions are split in 9 groups: 
  27:../src/stm32f30x_tim.c ****      
  28:../src/stm32f30x_tim.c ****         (#) TIM TimeBase management: this group includes all needed functions 
  29:../src/stm32f30x_tim.c ****             to configure the TM Timebase unit:
  30:../src/stm32f30x_tim.c ****                  (++) Set/Get Prescaler
  31:../src/stm32f30x_tim.c ****                  (++) Set/Get Autoreload  
  32:../src/stm32f30x_tim.c ****                  (++) Counter modes configuration
  33:../src/stm32f30x_tim.c ****                  (++) Set Clock division  
  34:../src/stm32f30x_tim.c ****                  (++) Select the One Pulse mode
  35:../src/stm32f30x_tim.c ****                  (++) Update Request Configuration
  36:../src/stm32f30x_tim.c ****                  (++) Update Disable Configuration
  37:../src/stm32f30x_tim.c ****                  (++) Auto-Preload Configuration 
  38:../src/stm32f30x_tim.c ****                  (++) Enable/Disable the counter     
  39:../src/stm32f30x_tim.c ****                    
  40:../src/stm32f30x_tim.c ****        (#) TIM Output Compare management: this group includes all needed 
  41:../src/stm32f30x_tim.c ****            functions to configure the Capture/Compare unit used in Output 
  42:../src/stm32f30x_tim.c ****            compare mode: 
  43:../src/stm32f30x_tim.c ****                  (++) Configure each channel, independently, in Output Compare mode
  44:../src/stm32f30x_tim.c ****                  (++) Select the output compare modes
  45:../src/stm32f30x_tim.c ****                  (++) Select the Polarities of each channel
  46:../src/stm32f30x_tim.c ****                  (++) Set/Get the Capture/Compare register values
  47:../src/stm32f30x_tim.c ****                  (++) Select the Output Compare Fast mode 
  48:../src/stm32f30x_tim.c ****                  (++) Select the Output Compare Forced mode  
  49:../src/stm32f30x_tim.c ****                  (++) Output Compare-Preload Configuration 
  50:../src/stm32f30x_tim.c ****                  (++) Clear Output Compare Reference
  51:../src/stm32f30x_tim.c ****                  (++) Select the OCREF Clear signal
  52:../src/stm32f30x_tim.c ****                  (++) Enable/Disable the Capture/Compare Channels    
  53:../src/stm32f30x_tim.c ****                     
  54:../src/stm32f30x_tim.c ****         (#) TIM Input Capture management: this group includes all needed 
  55:../src/stm32f30x_tim.c ****             functions to configure the Capture/Compare unit used in 
  56:../src/stm32f30x_tim.c ****             Input Capture mode:
  57:../src/stm32f30x_tim.c ****                  (++) Configure each channel in input capture mode
  58:../src/stm32f30x_tim.c ****                  (++) Configure Channel1/2 in PWM Input mode
  59:../src/stm32f30x_tim.c ****                  (++) Set the Input Capture Prescaler
  60:../src/stm32f30x_tim.c ****                  (++) Get the Capture/Compare values      
  61:../src/stm32f30x_tim.c ****                      
  62:../src/stm32f30x_tim.c ****         (#) Advanced-control timers (TIM1 and TIM8) specific features
  63:../src/stm32f30x_tim.c ****                  (++) Configures the Break input, dead time, Lock level, the OSSI,
  64:../src/stm32f30x_tim.c ****                       the OSSR State and the AOE(automatic output enable)
  65:../src/stm32f30x_tim.c ****                  (++) Enable/Disable the TIM peripheral Main Outputs
  66:../src/stm32f30x_tim.c ****                  (++) Select the Commutation event
  67:../src/stm32f30x_tim.c ****                  (++) Set/Reset the Capture Compare Preload Control bit
  68:../src/stm32f30x_tim.c ****                                
  69:../src/stm32f30x_tim.c ****         (#) TIM interrupts, DMA and flags management
  70:../src/stm32f30x_tim.c ****                  (++) Enable/Disable interrupt sources
  71:../src/stm32f30x_tim.c ****                  (++) Get flags status
  72:../src/stm32f30x_tim.c ****                  (++) Clear flags/ Pending bits
  73:../src/stm32f30x_tim.c ****                  (++) Enable/Disable DMA requests 
  74:../src/stm32f30x_tim.c ****                  (++) Configure DMA burst mode
  75:../src/stm32f30x_tim.c ****                  (++) Select CaptureCompare DMA request  
  76:../src/stm32f30x_tim.c ****                 
  77:../src/stm32f30x_tim.c ****         (#) TIM clocks management: this group includes all needed functions 
  78:../src/stm32f30x_tim.c ****             to configure the clock controller unit:
  79:../src/stm32f30x_tim.c ****                  (++) Select internal/External clock
  80:../src/stm32f30x_tim.c ****                  (++) Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
  81:../src/stm32f30x_tim.c ****          
  82:../src/stm32f30x_tim.c ****         (#) TIM synchronization management: this group includes all needed 
  83:../src/stm32f30x_tim.c ****             functions to configure the Synchronization unit:
  84:../src/stm32f30x_tim.c ****                  (++) Select Input Trigger  
  85:../src/stm32f30x_tim.c ****                  (++) Select Output Trigger  
  86:../src/stm32f30x_tim.c ****                  (++) Select Master Slave Mode 
  87:../src/stm32f30x_tim.c ****                  (++) ETR Configuration when used as external trigger   
  88:../src/stm32f30x_tim.c ****        
  89:../src/stm32f30x_tim.c ****         (#) TIM specific interface management, this group includes all 
  90:../src/stm32f30x_tim.c ****             needed functions to use the specific TIM interface:
  91:../src/stm32f30x_tim.c ****                  (++) Encoder Interface Configuration
  92:../src/stm32f30x_tim.c ****                  (++) Select Hall Sensor   
  93:../src/stm32f30x_tim.c ****            
  94:../src/stm32f30x_tim.c ****         (#) TIM specific remapping management includes the Remapping 
  95:../src/stm32f30x_tim.c ****             configuration of specific timers               
  96:../src/stm32f30x_tim.c ****      
  97:../src/stm32f30x_tim.c ****   @endverbatim
  98:../src/stm32f30x_tim.c ****       
  99:../src/stm32f30x_tim.c ****   ******************************************************************************
 100:../src/stm32f30x_tim.c ****   * @attention
 101:../src/stm32f30x_tim.c ****   *
 102:../src/stm32f30x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
 103:../src/stm32f30x_tim.c ****   *
 104:../src/stm32f30x_tim.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
 105:../src/stm32f30x_tim.c ****   * You may not use this file except in compliance with the License.
 106:../src/stm32f30x_tim.c ****   * You may obtain a copy of the License at:
 107:../src/stm32f30x_tim.c ****   *
 108:../src/stm32f30x_tim.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 109:../src/stm32f30x_tim.c ****   *
 110:../src/stm32f30x_tim.c ****   * Unless required by applicable law or agreed to in writing, software 
 111:../src/stm32f30x_tim.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 112:../src/stm32f30x_tim.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 113:../src/stm32f30x_tim.c ****   * See the License for the specific language governing permissions and
 114:../src/stm32f30x_tim.c ****   * limitations under the License.
 115:../src/stm32f30x_tim.c ****   *
 116:../src/stm32f30x_tim.c ****   ******************************************************************************
 117:../src/stm32f30x_tim.c ****   */
 118:../src/stm32f30x_tim.c **** 
 119:../src/stm32f30x_tim.c **** /* Includes ------------------------------------------------------------------*/
 120:../src/stm32f30x_tim.c **** #include "stm32f30x_tim.h"
 121:../src/stm32f30x_tim.c **** #include "stm32f30x_rcc.h"
 122:../src/stm32f30x_tim.c **** 
 123:../src/stm32f30x_tim.c **** /** @addtogroup STM32F30x_StdPeriph_Driver
 124:../src/stm32f30x_tim.c ****   * @{
 125:../src/stm32f30x_tim.c ****   */
 126:../src/stm32f30x_tim.c **** 
 127:../src/stm32f30x_tim.c **** /** @defgroup TIM 
 128:../src/stm32f30x_tim.c ****   * @brief TIM driver modules
 129:../src/stm32f30x_tim.c ****   * @{
 130:../src/stm32f30x_tim.c ****   */
 131:../src/stm32f30x_tim.c **** 
 132:../src/stm32f30x_tim.c **** /* Private typedef -----------------------------------------------------------*/
 133:../src/stm32f30x_tim.c **** /* Private define ------------------------------------------------------------*/
 134:../src/stm32f30x_tim.c **** 
 135:../src/stm32f30x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
 136:../src/stm32f30x_tim.c **** #define SMCR_ETR_MASK      ((uint16_t)0x00FF) 
 137:../src/stm32f30x_tim.c **** #define CCMR_OFFSET        ((uint16_t)0x0018)
 138:../src/stm32f30x_tim.c **** #define CCER_CCE_SET       ((uint16_t)0x0001)  
 139:../src/stm32f30x_tim.c **** #define	CCER_CCNE_SET      ((uint16_t)0x0004) 
 140:../src/stm32f30x_tim.c **** #define CCMR_OC13M_MASK    ((uint32_t)0xFFFEFF8F)
 141:../src/stm32f30x_tim.c **** #define CCMR_OC24M_MASK    ((uint32_t)0xFEFF8FFF) 
 142:../src/stm32f30x_tim.c **** 
 143:../src/stm32f30x_tim.c **** /* Private macro -------------------------------------------------------------*/
 144:../src/stm32f30x_tim.c **** /* Private variables ---------------------------------------------------------*/
 145:../src/stm32f30x_tim.c **** /* Private function prototypes -----------------------------------------------*/
 146:../src/stm32f30x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 147:../src/stm32f30x_tim.c ****                        uint16_t TIM_ICFilter);
 148:../src/stm32f30x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 149:../src/stm32f30x_tim.c ****                        uint16_t TIM_ICFilter);
 150:../src/stm32f30x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 151:../src/stm32f30x_tim.c ****                        uint16_t TIM_ICFilter);
 152:../src/stm32f30x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 153:../src/stm32f30x_tim.c ****                        uint16_t TIM_ICFilter);
 154:../src/stm32f30x_tim.c **** 
 155:../src/stm32f30x_tim.c **** /* Private functions ---------------------------------------------------------*/
 156:../src/stm32f30x_tim.c **** 
 157:../src/stm32f30x_tim.c **** /** @defgroup TIM_Private_Functions
 158:../src/stm32f30x_tim.c ****   * @{
 159:../src/stm32f30x_tim.c ****   */
 160:../src/stm32f30x_tim.c **** 
 161:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group1 TimeBase management functions
 162:../src/stm32f30x_tim.c ****  *  @brief   TimeBase management functions 
 163:../src/stm32f30x_tim.c ****  *
 164:../src/stm32f30x_tim.c **** @verbatim   
 165:../src/stm32f30x_tim.c ****  ===============================================================================
 166:../src/stm32f30x_tim.c ****                    ##### TimeBase management functions #####
 167:../src/stm32f30x_tim.c ****  ===============================================================================  
 168:../src/stm32f30x_tim.c ****   
 169:../src/stm32f30x_tim.c ****              
 170:../src/stm32f30x_tim.c ****     *** TIM Driver: how to use it in Timing(Time base) Mode ***
 171:../src/stm32f30x_tim.c ****     ============================================================ 
 172:../src/stm32f30x_tim.c ****     [..]
 173:../src/stm32f30x_tim.c ****     To use the Timer in Timing(Time base) mode, the following steps are mandatory:
 174:../src/stm32f30x_tim.c ****        
 175:../src/stm32f30x_tim.c ****     (#) Enable TIM clock using 
 176:../src/stm32f30x_tim.c ****         RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function               
 177:../src/stm32f30x_tim.c ****     (#) Fill the TIM_TimeBaseInitStruct with the desired parameters.   
 178:../src/stm32f30x_tim.c ****     (#) Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure 
 179:../src/stm32f30x_tim.c ****         the Time Base unit
 180:../src/stm32f30x_tim.c ****         with the corresponding configuration        
 181:../src/stm32f30x_tim.c ****     (#) Enable the NVIC if you need to generate the update interrupt.        
 182:../src/stm32f30x_tim.c ****     (#) Enable the corresponding interrupt using the function 
 183:../src/stm32f30x_tim.c ****         TIM_ITConfig(TIMx, TIM_IT_Update)      
 184:../src/stm32f30x_tim.c ****     (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 185:../src/stm32f30x_tim.c ****     [..]                  
 186:../src/stm32f30x_tim.c ****     (@) All other functions can be used separately to modify, if needed,
 187:../src/stm32f30x_tim.c ****         a specific feature of the Timer. 
 188:../src/stm32f30x_tim.c **** 
 189:../src/stm32f30x_tim.c **** @endverbatim
 190:../src/stm32f30x_tim.c ****   * @{
 191:../src/stm32f30x_tim.c ****   */
 192:../src/stm32f30x_tim.c ****   
 193:../src/stm32f30x_tim.c **** /**
 194:../src/stm32f30x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 195:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 196:../src/stm32f30x_tim.c ****   * @retval None
 197:../src/stm32f30x_tim.c **** 
 198:../src/stm32f30x_tim.c ****   */
 199:../src/stm32f30x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 200:../src/stm32f30x_tim.c **** {
  28              		.loc 1 200 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 201:../src/stm32f30x_tim.c ****   /* Check the parameters */
 202:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 203:../src/stm32f30x_tim.c ****  
 204:../src/stm32f30x_tim.c ****   if (TIMx == TIM1)
  44              		.loc 1 204 0
  45 0008 7A68     		ldr	r2, [r7, #4]
  46 000a 4FF43053 		mov	r3, #11264
  47 000e C4F20103 		movt	r3, 16385
  48 0012 9A42     		cmp	r2, r3
  49 0014 0CD1     		bne	.L2
 205:../src/stm32f30x_tim.c ****   {
 206:../src/stm32f30x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
  50              		.loc 1 206 0
  51 0016 4FF40060 		mov	r0, #2048
  52 001a 4FF00101 		mov	r1, #1
  53 001e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 207:../src/stm32f30x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  54              		.loc 1 207 0
  55 0022 4FF40060 		mov	r0, #2048
  56 0026 4FF00001 		mov	r1, #0
  57 002a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  58 002e AFE0     		b	.L1
  59              	.L2:
 208:../src/stm32f30x_tim.c ****   } 
 209:../src/stm32f30x_tim.c ****   else if (TIMx == TIM2) 
  60              		.loc 1 209 0
  61 0030 7B68     		ldr	r3, [r7, #4]
  62 0032 B3F1804F 		cmp	r3, #1073741824
  63 0036 0CD1     		bne	.L4
 210:../src/stm32f30x_tim.c ****   {     
 211:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
  64              		.loc 1 211 0
  65 0038 4FF00100 		mov	r0, #1
  66 003c 4FF00101 		mov	r1, #1
  67 0040 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 212:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  68              		.loc 1 212 0
  69 0044 4FF00100 		mov	r0, #1
  70 0048 4FF00001 		mov	r1, #0
  71 004c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  72 0050 9EE0     		b	.L1
  73              	.L4:
 213:../src/stm32f30x_tim.c ****   }  
 214:../src/stm32f30x_tim.c ****   else if (TIMx == TIM3)
  74              		.loc 1 214 0
  75 0052 7A68     		ldr	r2, [r7, #4]
  76 0054 4FF48063 		mov	r3, #1024
  77 0058 C4F20003 		movt	r3, 16384
  78 005c 9A42     		cmp	r2, r3
  79 005e 0CD1     		bne	.L5
 215:../src/stm32f30x_tim.c ****   { 
 216:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
  80              		.loc 1 216 0
  81 0060 4FF00200 		mov	r0, #2
  82 0064 4FF00101 		mov	r1, #1
  83 0068 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 217:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  84              		.loc 1 217 0
  85 006c 4FF00200 		mov	r0, #2
  86 0070 4FF00001 		mov	r1, #0
  87 0074 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  88 0078 8AE0     		b	.L1
  89              	.L5:
 218:../src/stm32f30x_tim.c ****   }  
 219:../src/stm32f30x_tim.c ****   else if (TIMx == TIM4)
  90              		.loc 1 219 0
  91 007a 7A68     		ldr	r2, [r7, #4]
  92 007c 4FF40063 		mov	r3, #2048
  93 0080 C4F20003 		movt	r3, 16384
  94 0084 9A42     		cmp	r2, r3
  95 0086 0CD1     		bne	.L6
 220:../src/stm32f30x_tim.c ****   { 
 221:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
  96              		.loc 1 221 0
  97 0088 4FF00400 		mov	r0, #4
  98 008c 4FF00101 		mov	r1, #1
  99 0090 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 222:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 100              		.loc 1 222 0
 101 0094 4FF00400 		mov	r0, #4
 102 0098 4FF00001 		mov	r1, #0
 103 009c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 104 00a0 76E0     		b	.L1
 105              	.L6:
 223:../src/stm32f30x_tim.c ****   }   
 224:../src/stm32f30x_tim.c ****   else if (TIMx == TIM6)  
 106              		.loc 1 224 0
 107 00a2 7A68     		ldr	r2, [r7, #4]
 108 00a4 4FF48053 		mov	r3, #4096
 109 00a8 C4F20003 		movt	r3, 16384
 110 00ac 9A42     		cmp	r2, r3
 111 00ae 0CD1     		bne	.L7
 225:../src/stm32f30x_tim.c ****   {    
 226:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 112              		.loc 1 226 0
 113 00b0 4FF01000 		mov	r0, #16
 114 00b4 4FF00101 		mov	r1, #1
 115 00b8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 227:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 116              		.loc 1 227 0
 117 00bc 4FF01000 		mov	r0, #16
 118 00c0 4FF00001 		mov	r1, #0
 119 00c4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 120 00c8 62E0     		b	.L1
 121              	.L7:
 228:../src/stm32f30x_tim.c ****   }  
 229:../src/stm32f30x_tim.c ****   else if (TIMx == TIM7)
 122              		.loc 1 229 0
 123 00ca 7A68     		ldr	r2, [r7, #4]
 124 00cc 4FF4A053 		mov	r3, #5120
 125 00d0 C4F20003 		movt	r3, 16384
 126 00d4 9A42     		cmp	r2, r3
 127 00d6 0CD1     		bne	.L8
 230:../src/stm32f30x_tim.c ****   {      
 231:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 128              		.loc 1 231 0
 129 00d8 4FF02000 		mov	r0, #32
 130 00dc 4FF00101 		mov	r1, #1
 131 00e0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 232:../src/stm32f30x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 132              		.loc 1 232 0
 133 00e4 4FF02000 		mov	r0, #32
 134 00e8 4FF00001 		mov	r1, #0
 135 00ec FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 136 00f0 4EE0     		b	.L1
 137              	.L8:
 233:../src/stm32f30x_tim.c ****   }  
 234:../src/stm32f30x_tim.c ****   else if (TIMx == TIM8)
 138              		.loc 1 234 0
 139 00f2 7A68     		ldr	r2, [r7, #4]
 140 00f4 4FF45053 		mov	r3, #13312
 141 00f8 C4F20103 		movt	r3, 16385
 142 00fc 9A42     		cmp	r2, r3
 143 00fe 0CD1     		bne	.L9
 235:../src/stm32f30x_tim.c ****   {      
 236:../src/stm32f30x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 144              		.loc 1 236 0
 145 0100 4FF40050 		mov	r0, #8192
 146 0104 4FF00101 		mov	r1, #1
 147 0108 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 237:../src/stm32f30x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 148              		.loc 1 237 0
 149 010c 4FF40050 		mov	r0, #8192
 150 0110 4FF00001 		mov	r1, #0
 151 0114 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 152 0118 3AE0     		b	.L1
 153              	.L9:
 238:../src/stm32f30x_tim.c ****   }    
 239:../src/stm32f30x_tim.c ****   else if (TIMx == TIM15)
 154              		.loc 1 239 0
 155 011a 7A68     		ldr	r2, [r7, #4]
 156 011c 4FF48043 		mov	r3, #16384
 157 0120 C4F20103 		movt	r3, 16385
 158 0124 9A42     		cmp	r2, r3
 159 0126 0CD1     		bne	.L10
 240:../src/stm32f30x_tim.c ****   {      
 241:../src/stm32f30x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 160              		.loc 1 241 0
 161 0128 4FF48030 		mov	r0, #65536
 162 012c 4FF00101 		mov	r1, #1
 163 0130 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 242:../src/stm32f30x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);  
 164              		.loc 1 242 0
 165 0134 4FF48030 		mov	r0, #65536
 166 0138 4FF00001 		mov	r1, #0
 167 013c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 168 0140 26E0     		b	.L1
 169              	.L10:
 243:../src/stm32f30x_tim.c ****   }  
 244:../src/stm32f30x_tim.c ****   else if (TIMx == TIM16) 
 170              		.loc 1 244 0
 171 0142 7A68     		ldr	r2, [r7, #4]
 172 0144 4FF48843 		mov	r3, #17408
 173 0148 C4F20103 		movt	r3, 16385
 174 014c 9A42     		cmp	r2, r3
 175 014e 0CD1     		bne	.L11
 245:../src/stm32f30x_tim.c ****   {       
 246:../src/stm32f30x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 176              		.loc 1 246 0
 177 0150 4FF40030 		mov	r0, #131072
 178 0154 4FF00101 		mov	r1, #1
 179 0158 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 247:../src/stm32f30x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);  
 180              		.loc 1 247 0
 181 015c 4FF40030 		mov	r0, #131072
 182 0160 4FF00001 		mov	r1, #0
 183 0164 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 184 0168 12E0     		b	.L1
 185              	.L11:
 248:../src/stm32f30x_tim.c ****   }  
 249:../src/stm32f30x_tim.c ****   else
 250:../src/stm32f30x_tim.c ****   { 
 251:../src/stm32f30x_tim.c ****     if (TIMx == TIM17) 
 186              		.loc 1 251 0
 187 016a 7A68     		ldr	r2, [r7, #4]
 188 016c 4FF49043 		mov	r3, #18432
 189 0170 C4F20103 		movt	r3, 16385
 190 0174 9A42     		cmp	r2, r3
 191 0176 0BD1     		bne	.L1
 252:../src/stm32f30x_tim.c ****     {     
 253:../src/stm32f30x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 192              		.loc 1 253 0
 193 0178 4FF48020 		mov	r0, #262144
 194 017c 4FF00101 		mov	r1, #1
 195 0180 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 254:../src/stm32f30x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE); 
 196              		.loc 1 254 0
 197 0184 4FF48020 		mov	r0, #262144
 198 0188 4FF00001 		mov	r1, #0
 199 018c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 200              	.L1:
 255:../src/stm32f30x_tim.c ****     }   
 256:../src/stm32f30x_tim.c ****   }
 257:../src/stm32f30x_tim.c **** }
 201              		.loc 1 257 0
 202 0190 07F10807 		add	r7, r7, #8
 203 0194 BD46     		mov	sp, r7
 204 0196 80BD     		pop	{r7, pc}
 205              		.cfi_endproc
 206              	.LFE111:
 208              		.align	2
 209              		.global	TIM_TimeBaseInit
 210              		.thumb
 211              		.thumb_func
 213              	TIM_TimeBaseInit:
 214              	.LFB112:
 258:../src/stm32f30x_tim.c **** 
 259:../src/stm32f30x_tim.c **** /**
 260:../src/stm32f30x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 261:../src/stm32f30x_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 262:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 263:../src/stm32f30x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
 264:../src/stm32f30x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 265:../src/stm32f30x_tim.c ****   * @retval None
 266:../src/stm32f30x_tim.c ****   */
 267:../src/stm32f30x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 268:../src/stm32f30x_tim.c **** {
 215              		.loc 1 268 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 16
 218              		@ frame_needed = 1, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220 0198 80B4     		push	{r7}
 221              	.LCFI3:
 222              		.cfi_def_cfa_offset 4
 223              		.cfi_offset 7, -4
 224 019a 85B0     		sub	sp, sp, #20
 225              	.LCFI4:
 226              		.cfi_def_cfa_offset 24
 227 019c 00AF     		add	r7, sp, #0
 228              	.LCFI5:
 229              		.cfi_def_cfa_register 7
 230 019e 7860     		str	r0, [r7, #4]
 231 01a0 3960     		str	r1, [r7, #0]
 269:../src/stm32f30x_tim.c ****   uint16_t tmpcr1 = 0;
 232              		.loc 1 269 0
 233 01a2 4FF00003 		mov	r3, #0
 234 01a6 FB81     		strh	r3, [r7, #14]	@ movhi
 270:../src/stm32f30x_tim.c **** 
 271:../src/stm32f30x_tim.c ****   /* Check the parameters */
 272:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 273:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 274:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 275:../src/stm32f30x_tim.c **** 
 276:../src/stm32f30x_tim.c ****   tmpcr1 = TIMx->CR1;  
 235              		.loc 1 276 0
 236 01a8 7B68     		ldr	r3, [r7, #4]
 237 01aa 1B88     		ldrh	r3, [r3, #0]	@ movhi
 238 01ac FB81     		strh	r3, [r7, #14]	@ movhi
 277:../src/stm32f30x_tim.c **** 
 278:../src/stm32f30x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 239              		.loc 1 278 0
 240 01ae 7A68     		ldr	r2, [r7, #4]
 241 01b0 4FF43053 		mov	r3, #11264
 242 01b4 C4F20103 		movt	r3, 16385
 243 01b8 9A42     		cmp	r2, r3
 244 01ba 18D0     		beq	.L13
 245              		.loc 1 278 0 is_stmt 0 discriminator 1
 246 01bc 7A68     		ldr	r2, [r7, #4]
 247 01be 4FF45053 		mov	r3, #13312
 248 01c2 C4F20103 		movt	r3, 16385
 249 01c6 9A42     		cmp	r2, r3
 250 01c8 11D0     		beq	.L13
 251 01ca 7B68     		ldr	r3, [r7, #4]
 252 01cc B3F1804F 		cmp	r3, #1073741824
 253 01d0 0DD0     		beq	.L13
 254 01d2 7A68     		ldr	r2, [r7, #4]
 255 01d4 4FF48063 		mov	r3, #1024
 256 01d8 C4F20003 		movt	r3, 16384
 257 01dc 9A42     		cmp	r2, r3
 258 01de 06D0     		beq	.L13
 279:../src/stm32f30x_tim.c ****      (TIMx == TIM3)|| (TIMx == TIM4)) 
 259              		.loc 1 279 0 is_stmt 1
 260 01e0 7A68     		ldr	r2, [r7, #4]
 261 01e2 4FF40063 		mov	r3, #2048
 262 01e6 C4F20003 		movt	r3, 16384
 263 01ea 9A42     		cmp	r2, r3
 264 01ec 08D1     		bne	.L14
 265              	.L13:
 280:../src/stm32f30x_tim.c ****   {
 281:../src/stm32f30x_tim.c ****     /* Select the Counter Mode */
 282:../src/stm32f30x_tim.c ****     tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 266              		.loc 1 282 0
 267 01ee FB89     		ldrh	r3, [r7, #14]	@ movhi
 268 01f0 23F07003 		bic	r3, r3, #112
 269 01f4 FB81     		strh	r3, [r7, #14]	@ movhi
 283:../src/stm32f30x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 270              		.loc 1 283 0
 271 01f6 3B68     		ldr	r3, [r7, #0]
 272 01f8 5A88     		ldrh	r2, [r3, #2]
 273 01fa FB89     		ldrh	r3, [r7, #14]	@ movhi
 274 01fc 1343     		orrs	r3, r3, r2
 275 01fe FB81     		strh	r3, [r7, #14]	@ movhi
 276              	.L14:
 284:../src/stm32f30x_tim.c ****   }
 285:../src/stm32f30x_tim.c ****  
 286:../src/stm32f30x_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 277              		.loc 1 286 0
 278 0200 7A68     		ldr	r2, [r7, #4]
 279 0202 4FF48053 		mov	r3, #4096
 280 0206 C4F20003 		movt	r3, 16384
 281 020a 9A42     		cmp	r2, r3
 282 020c 0FD0     		beq	.L15
 283              		.loc 1 286 0 is_stmt 0 discriminator 1
 284 020e 7A68     		ldr	r2, [r7, #4]
 285 0210 4FF4A053 		mov	r3, #5120
 286 0214 C4F20003 		movt	r3, 16384
 287 0218 9A42     		cmp	r2, r3
 288 021a 08D0     		beq	.L15
 287:../src/stm32f30x_tim.c ****   {
 288:../src/stm32f30x_tim.c ****     /* Set the clock division */
 289:../src/stm32f30x_tim.c ****     tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 289              		.loc 1 289 0 is_stmt 1
 290 021c FB89     		ldrh	r3, [r7, #14]	@ movhi
 291 021e 23F44073 		bic	r3, r3, #768
 292 0222 FB81     		strh	r3, [r7, #14]	@ movhi
 290:../src/stm32f30x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 293              		.loc 1 290 0
 294 0224 3B68     		ldr	r3, [r7, #0]
 295 0226 1A89     		ldrh	r2, [r3, #8]
 296 0228 FB89     		ldrh	r3, [r7, #14]	@ movhi
 297 022a 1343     		orrs	r3, r3, r2
 298 022c FB81     		strh	r3, [r7, #14]	@ movhi
 299              	.L15:
 291:../src/stm32f30x_tim.c ****   }
 292:../src/stm32f30x_tim.c **** 
 293:../src/stm32f30x_tim.c ****   TIMx->CR1 = tmpcr1;
 300              		.loc 1 293 0
 301 022e 7B68     		ldr	r3, [r7, #4]
 302 0230 FA89     		ldrh	r2, [r7, #14]	@ movhi
 303 0232 1A80     		strh	r2, [r3, #0]	@ movhi
 294:../src/stm32f30x_tim.c **** 
 295:../src/stm32f30x_tim.c ****   /* Set the Autoreload value */
 296:../src/stm32f30x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 304              		.loc 1 296 0
 305 0234 3B68     		ldr	r3, [r7, #0]
 306 0236 5A68     		ldr	r2, [r3, #4]
 307 0238 7B68     		ldr	r3, [r7, #4]
 308 023a DA62     		str	r2, [r3, #44]
 297:../src/stm32f30x_tim.c ****  
 298:../src/stm32f30x_tim.c ****   /* Set the Prescaler value */
 299:../src/stm32f30x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 309              		.loc 1 299 0
 310 023c 3B68     		ldr	r3, [r7, #0]
 311 023e 1A88     		ldrh	r2, [r3, #0]
 312 0240 7B68     		ldr	r3, [r7, #4]
 313 0242 1A85     		strh	r2, [r3, #40]	@ movhi
 300:../src/stm32f30x_tim.c ****     
 301:../src/stm32f30x_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 314              		.loc 1 301 0
 315 0244 7A68     		ldr	r2, [r7, #4]
 316 0246 4FF43053 		mov	r3, #11264
 317 024a C4F20103 		movt	r3, 16385
 318 024e 9A42     		cmp	r2, r3
 319 0250 1BD0     		beq	.L16
 320              		.loc 1 301 0 is_stmt 0 discriminator 1
 321 0252 7A68     		ldr	r2, [r7, #4]
 322 0254 4FF45053 		mov	r3, #13312
 323 0258 C4F20103 		movt	r3, 16385
 324 025c 9A42     		cmp	r2, r3
 325 025e 14D0     		beq	.L16
 326 0260 7A68     		ldr	r2, [r7, #4]
 327 0262 4FF48043 		mov	r3, #16384
 328 0266 C4F20103 		movt	r3, 16385
 329 026a 9A42     		cmp	r2, r3
 330 026c 0DD0     		beq	.L16
 331 026e 7A68     		ldr	r2, [r7, #4]
 332 0270 4FF48843 		mov	r3, #17408
 333 0274 C4F20103 		movt	r3, 16385
 334 0278 9A42     		cmp	r2, r3
 335 027a 06D0     		beq	.L16
 302:../src/stm32f30x_tim.c ****       (TIMx == TIM16) || (TIMx == TIM17))  
 336              		.loc 1 302 0 is_stmt 1
 337 027c 7A68     		ldr	r2, [r7, #4]
 338 027e 4FF49043 		mov	r3, #18432
 339 0282 C4F20103 		movt	r3, 16385
 340 0286 9A42     		cmp	r2, r3
 341 0288 04D1     		bne	.L17
 342              	.L16:
 303:../src/stm32f30x_tim.c ****   {
 304:../src/stm32f30x_tim.c ****     /* Set the Repetition Counter value */
 305:../src/stm32f30x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 343              		.loc 1 305 0
 344 028a 3B68     		ldr	r3, [r7, #0]
 345 028c 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 346 028e 1A46     		mov	r2, r3
 347 0290 7B68     		ldr	r3, [r7, #4]
 348 0292 1A86     		strh	r2, [r3, #48]	@ movhi
 349              	.L17:
 306:../src/stm32f30x_tim.c ****   }
 307:../src/stm32f30x_tim.c **** 
 308:../src/stm32f30x_tim.c ****   /* Generate an update event to reload the Prescaler 
 309:../src/stm32f30x_tim.c ****      and the repetition counter(only for TIM1 and TIM8) value immediatly */
 310:../src/stm32f30x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 350              		.loc 1 310 0
 351 0294 7B68     		ldr	r3, [r7, #4]
 352 0296 4FF00102 		mov	r2, #1
 353 029a 5A61     		str	r2, [r3, #20]
 311:../src/stm32f30x_tim.c **** }
 354              		.loc 1 311 0
 355 029c 07F11407 		add	r7, r7, #20
 356 02a0 BD46     		mov	sp, r7
 357 02a2 80BC     		pop	{r7}
 358 02a4 7047     		bx	lr
 359              		.cfi_endproc
 360              	.LFE112:
 362 02a6 00BF     		.align	2
 363              		.global	TIM_TimeBaseStructInit
 364              		.thumb
 365              		.thumb_func
 367              	TIM_TimeBaseStructInit:
 368              	.LFB113:
 312:../src/stm32f30x_tim.c **** 
 313:../src/stm32f30x_tim.c **** /**
 314:../src/stm32f30x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 315:../src/stm32f30x_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 316:../src/stm32f30x_tim.c ****   *         structure which will be initialized.
 317:../src/stm32f30x_tim.c ****   * @retval None
 318:../src/stm32f30x_tim.c ****   */
 319:../src/stm32f30x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 320:../src/stm32f30x_tim.c **** {
 369              		.loc 1 320 0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 8
 372              		@ frame_needed = 1, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 374 02a8 80B4     		push	{r7}
 375              	.LCFI6:
 376              		.cfi_def_cfa_offset 4
 377              		.cfi_offset 7, -4
 378 02aa 83B0     		sub	sp, sp, #12
 379              	.LCFI7:
 380              		.cfi_def_cfa_offset 16
 381 02ac 00AF     		add	r7, sp, #0
 382              	.LCFI8:
 383              		.cfi_def_cfa_register 7
 384 02ae 7860     		str	r0, [r7, #4]
 321:../src/stm32f30x_tim.c ****   /* Set the default configuration */
 322:../src/stm32f30x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 385              		.loc 1 322 0
 386 02b0 7B68     		ldr	r3, [r7, #4]
 387 02b2 4FF0FF32 		mov	r2, #-1
 388 02b6 5A60     		str	r2, [r3, #4]
 323:../src/stm32f30x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 389              		.loc 1 323 0
 390 02b8 7B68     		ldr	r3, [r7, #4]
 391 02ba 4FF00002 		mov	r2, #0
 392 02be 1A80     		strh	r2, [r3, #0]	@ movhi
 324:../src/stm32f30x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 393              		.loc 1 324 0
 394 02c0 7B68     		ldr	r3, [r7, #4]
 395 02c2 4FF00002 		mov	r2, #0
 396 02c6 1A81     		strh	r2, [r3, #8]	@ movhi
 325:../src/stm32f30x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 397              		.loc 1 325 0
 398 02c8 7B68     		ldr	r3, [r7, #4]
 399 02ca 4FF00002 		mov	r2, #0
 400 02ce 5A80     		strh	r2, [r3, #2]	@ movhi
 326:../src/stm32f30x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 401              		.loc 1 326 0
 402 02d0 7B68     		ldr	r3, [r7, #4]
 403 02d2 4FF00002 		mov	r2, #0
 404 02d6 9A72     		strb	r2, [r3, #10]
 327:../src/stm32f30x_tim.c **** }
 405              		.loc 1 327 0
 406 02d8 07F10C07 		add	r7, r7, #12
 407 02dc BD46     		mov	sp, r7
 408 02de 80BC     		pop	{r7}
 409 02e0 7047     		bx	lr
 410              		.cfi_endproc
 411              	.LFE113:
 413 02e2 00BF     		.align	2
 414              		.global	TIM_PrescalerConfig
 415              		.thumb
 416              		.thumb_func
 418              	TIM_PrescalerConfig:
 419              	.LFB114:
 328:../src/stm32f30x_tim.c **** 
 329:../src/stm32f30x_tim.c **** /**
 330:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Prescaler.
 331:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
 332:../src/stm32f30x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
 333:../src/stm32f30x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
 334:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
 335:../src/stm32f30x_tim.c ****   *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
 336:../src/stm32f30x_tim.c ****   *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
 337:../src/stm32f30x_tim.c ****   * @retval None
 338:../src/stm32f30x_tim.c ****   */
 339:../src/stm32f30x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 340:../src/stm32f30x_tim.c **** {
 420              		.loc 1 340 0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 8
 423              		@ frame_needed = 1, uses_anonymous_args = 0
 424              		@ link register save eliminated.
 425 02e4 80B4     		push	{r7}
 426              	.LCFI9:
 427              		.cfi_def_cfa_offset 4
 428              		.cfi_offset 7, -4
 429 02e6 83B0     		sub	sp, sp, #12
 430              	.LCFI10:
 431              		.cfi_def_cfa_offset 16
 432 02e8 00AF     		add	r7, sp, #0
 433              	.LCFI11:
 434              		.cfi_def_cfa_register 7
 435 02ea 7860     		str	r0, [r7, #4]
 436 02ec 1346     		mov	r3, r2
 437 02ee 0A46     		mov	r2, r1	@ movhi
 438 02f0 7A80     		strh	r2, [r7, #2]	@ movhi
 439 02f2 3B80     		strh	r3, [r7, #0]	@ movhi
 341:../src/stm32f30x_tim.c ****   /* Check the parameters */
 342:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 343:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 344:../src/stm32f30x_tim.c ****   /* Set the Prescaler value */
 345:../src/stm32f30x_tim.c ****   TIMx->PSC = Prescaler;
 440              		.loc 1 345 0
 441 02f4 7B68     		ldr	r3, [r7, #4]
 442 02f6 7A88     		ldrh	r2, [r7, #2]	@ movhi
 443 02f8 1A85     		strh	r2, [r3, #40]	@ movhi
 346:../src/stm32f30x_tim.c ****   /* Set or reset the UG Bit */
 347:../src/stm32f30x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 444              		.loc 1 347 0
 445 02fa 3A88     		ldrh	r2, [r7, #0]
 446 02fc 7B68     		ldr	r3, [r7, #4]
 447 02fe 5A61     		str	r2, [r3, #20]
 348:../src/stm32f30x_tim.c **** }
 448              		.loc 1 348 0
 449 0300 07F10C07 		add	r7, r7, #12
 450 0304 BD46     		mov	sp, r7
 451 0306 80BC     		pop	{r7}
 452 0308 7047     		bx	lr
 453              		.cfi_endproc
 454              	.LFE114:
 456 030a 00BF     		.align	2
 457              		.global	TIM_CounterModeConfig
 458              		.thumb
 459              		.thumb_func
 461              	TIM_CounterModeConfig:
 462              	.LFB115:
 349:../src/stm32f30x_tim.c **** 
 350:../src/stm32f30x_tim.c **** /**
 351:../src/stm32f30x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
 352:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
 353:../src/stm32f30x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
 354:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
 355:../src/stm32f30x_tim.c ****   *            @arg TIM_CounterMode_Up: TIM Up Counting Mode
 356:../src/stm32f30x_tim.c ****   *            @arg TIM_CounterMode_Down: TIM Down Counting Mode
 357:../src/stm32f30x_tim.c ****   *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
 358:../src/stm32f30x_tim.c ****   *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
 359:../src/stm32f30x_tim.c ****   *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
 360:../src/stm32f30x_tim.c ****   * @retval None
 361:../src/stm32f30x_tim.c ****   */
 362:../src/stm32f30x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
 363:../src/stm32f30x_tim.c **** {
 463              		.loc 1 363 0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 16
 466              		@ frame_needed = 1, uses_anonymous_args = 0
 467              		@ link register save eliminated.
 468 030c 80B4     		push	{r7}
 469              	.LCFI12:
 470              		.cfi_def_cfa_offset 4
 471              		.cfi_offset 7, -4
 472 030e 85B0     		sub	sp, sp, #20
 473              	.LCFI13:
 474              		.cfi_def_cfa_offset 24
 475 0310 00AF     		add	r7, sp, #0
 476              	.LCFI14:
 477              		.cfi_def_cfa_register 7
 478 0312 7860     		str	r0, [r7, #4]
 479 0314 0B46     		mov	r3, r1
 480 0316 7B80     		strh	r3, [r7, #2]	@ movhi
 364:../src/stm32f30x_tim.c ****   uint16_t tmpcr1 = 0;
 481              		.loc 1 364 0
 482 0318 4FF00003 		mov	r3, #0
 483 031c FB81     		strh	r3, [r7, #14]	@ movhi
 365:../src/stm32f30x_tim.c **** 
 366:../src/stm32f30x_tim.c ****   /* Check the parameters */
 367:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 368:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 369:../src/stm32f30x_tim.c **** 
 370:../src/stm32f30x_tim.c ****   tmpcr1 = TIMx->CR1;
 484              		.loc 1 370 0
 485 031e 7B68     		ldr	r3, [r7, #4]
 486 0320 1B88     		ldrh	r3, [r3, #0]	@ movhi
 487 0322 FB81     		strh	r3, [r7, #14]	@ movhi
 371:../src/stm32f30x_tim.c **** 
 372:../src/stm32f30x_tim.c ****   /* Reset the CMS and DIR Bits */
 373:../src/stm32f30x_tim.c ****   tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 488              		.loc 1 373 0
 489 0324 FB89     		ldrh	r3, [r7, #14]	@ movhi
 490 0326 23F07003 		bic	r3, r3, #112
 491 032a FB81     		strh	r3, [r7, #14]	@ movhi
 374:../src/stm32f30x_tim.c **** 
 375:../src/stm32f30x_tim.c ****   /* Set the Counter Mode */
 376:../src/stm32f30x_tim.c ****   tmpcr1 |= TIM_CounterMode;
 492              		.loc 1 376 0
 493 032c FA89     		ldrh	r2, [r7, #14]	@ movhi
 494 032e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 495 0330 1343     		orrs	r3, r3, r2
 496 0332 FB81     		strh	r3, [r7, #14]	@ movhi
 377:../src/stm32f30x_tim.c **** 
 378:../src/stm32f30x_tim.c ****   /* Write to TIMx CR1 register */
 379:../src/stm32f30x_tim.c ****   TIMx->CR1 = tmpcr1;
 497              		.loc 1 379 0
 498 0334 7B68     		ldr	r3, [r7, #4]
 499 0336 FA89     		ldrh	r2, [r7, #14]	@ movhi
 500 0338 1A80     		strh	r2, [r3, #0]	@ movhi
 380:../src/stm32f30x_tim.c **** }
 501              		.loc 1 380 0
 502 033a 07F11407 		add	r7, r7, #20
 503 033e BD46     		mov	sp, r7
 504 0340 80BC     		pop	{r7}
 505 0342 7047     		bx	lr
 506              		.cfi_endproc
 507              	.LFE115:
 509              		.align	2
 510              		.global	TIM_SetCounter
 511              		.thumb
 512              		.thumb_func
 514              	TIM_SetCounter:
 515              	.LFB116:
 381:../src/stm32f30x_tim.c **** 
 382:../src/stm32f30x_tim.c **** /**
 383:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Counter Register value
 384:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 385:../src/stm32f30x_tim.c ****   * @param  Counter: specifies the Counter register new value.
 386:../src/stm32f30x_tim.c ****   * @retval None
 387:../src/stm32f30x_tim.c ****   */
 388:../src/stm32f30x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
 389:../src/stm32f30x_tim.c **** {
 516              		.loc 1 389 0
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 8
 519              		@ frame_needed = 1, uses_anonymous_args = 0
 520              		@ link register save eliminated.
 521 0344 80B4     		push	{r7}
 522              	.LCFI15:
 523              		.cfi_def_cfa_offset 4
 524              		.cfi_offset 7, -4
 525 0346 83B0     		sub	sp, sp, #12
 526              	.LCFI16:
 527              		.cfi_def_cfa_offset 16
 528 0348 00AF     		add	r7, sp, #0
 529              	.LCFI17:
 530              		.cfi_def_cfa_register 7
 531 034a 7860     		str	r0, [r7, #4]
 532 034c 3960     		str	r1, [r7, #0]
 390:../src/stm32f30x_tim.c ****   /* Check the parameters */
 391:../src/stm32f30x_tim.c ****    assert_param(IS_TIM_ALL_PERIPH(TIMx));
 392:../src/stm32f30x_tim.c **** 
 393:../src/stm32f30x_tim.c ****   /* Set the Counter Register value */
 394:../src/stm32f30x_tim.c ****   TIMx->CNT = Counter;
 533              		.loc 1 394 0
 534 034e 7B68     		ldr	r3, [r7, #4]
 535 0350 3A68     		ldr	r2, [r7, #0]
 536 0352 5A62     		str	r2, [r3, #36]
 395:../src/stm32f30x_tim.c **** }
 537              		.loc 1 395 0
 538 0354 07F10C07 		add	r7, r7, #12
 539 0358 BD46     		mov	sp, r7
 540 035a 80BC     		pop	{r7}
 541 035c 7047     		bx	lr
 542              		.cfi_endproc
 543              	.LFE116:
 545 035e 00BF     		.align	2
 546              		.global	TIM_SetAutoreload
 547              		.thumb
 548              		.thumb_func
 550              	TIM_SetAutoreload:
 551              	.LFB117:
 396:../src/stm32f30x_tim.c **** 
 397:../src/stm32f30x_tim.c **** /**
 398:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
 399:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 400:../src/stm32f30x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
 401:../src/stm32f30x_tim.c ****   * @retval None
 402:../src/stm32f30x_tim.c ****   */
 403:../src/stm32f30x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
 404:../src/stm32f30x_tim.c **** {
 552              		.loc 1 404 0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 8
 555              		@ frame_needed = 1, uses_anonymous_args = 0
 556              		@ link register save eliminated.
 557 0360 80B4     		push	{r7}
 558              	.LCFI18:
 559              		.cfi_def_cfa_offset 4
 560              		.cfi_offset 7, -4
 561 0362 83B0     		sub	sp, sp, #12
 562              	.LCFI19:
 563              		.cfi_def_cfa_offset 16
 564 0364 00AF     		add	r7, sp, #0
 565              	.LCFI20:
 566              		.cfi_def_cfa_register 7
 567 0366 7860     		str	r0, [r7, #4]
 568 0368 3960     		str	r1, [r7, #0]
 405:../src/stm32f30x_tim.c ****   /* Check the parameters */
 406:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 407:../src/stm32f30x_tim.c ****   
 408:../src/stm32f30x_tim.c ****   /* Set the Autoreload Register value */
 409:../src/stm32f30x_tim.c ****   TIMx->ARR = Autoreload;
 569              		.loc 1 409 0
 570 036a 7B68     		ldr	r3, [r7, #4]
 571 036c 3A68     		ldr	r2, [r7, #0]
 572 036e DA62     		str	r2, [r3, #44]
 410:../src/stm32f30x_tim.c **** }
 573              		.loc 1 410 0
 574 0370 07F10C07 		add	r7, r7, #12
 575 0374 BD46     		mov	sp, r7
 576 0376 80BC     		pop	{r7}
 577 0378 7047     		bx	lr
 578              		.cfi_endproc
 579              	.LFE117:
 581 037a 00BF     		.align	2
 582              		.global	TIM_GetCounter
 583              		.thumb
 584              		.thumb_func
 586              	TIM_GetCounter:
 587              	.LFB118:
 411:../src/stm32f30x_tim.c **** 
 412:../src/stm32f30x_tim.c **** /**
 413:../src/stm32f30x_tim.c ****   * @brief  Gets the TIMx Counter value.
 414:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 415:../src/stm32f30x_tim.c ****   * @retval Counter Register value
 416:../src/stm32f30x_tim.c ****   */
 417:../src/stm32f30x_tim.c **** uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
 418:../src/stm32f30x_tim.c **** {
 588              		.loc 1 418 0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 8
 591              		@ frame_needed = 1, uses_anonymous_args = 0
 592              		@ link register save eliminated.
 593 037c 80B4     		push	{r7}
 594              	.LCFI21:
 595              		.cfi_def_cfa_offset 4
 596              		.cfi_offset 7, -4
 597 037e 83B0     		sub	sp, sp, #12
 598              	.LCFI22:
 599              		.cfi_def_cfa_offset 16
 600 0380 00AF     		add	r7, sp, #0
 601              	.LCFI23:
 602              		.cfi_def_cfa_register 7
 603 0382 7860     		str	r0, [r7, #4]
 419:../src/stm32f30x_tim.c ****   /* Check the parameters */
 420:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 421:../src/stm32f30x_tim.c **** 
 422:../src/stm32f30x_tim.c ****   /* Get the Counter Register value */
 423:../src/stm32f30x_tim.c ****   return TIMx->CNT;
 604              		.loc 1 423 0
 605 0384 7B68     		ldr	r3, [r7, #4]
 606 0386 5B6A     		ldr	r3, [r3, #36]
 424:../src/stm32f30x_tim.c **** }
 607              		.loc 1 424 0
 608 0388 1846     		mov	r0, r3
 609 038a 07F10C07 		add	r7, r7, #12
 610 038e BD46     		mov	sp, r7
 611 0390 80BC     		pop	{r7}
 612 0392 7047     		bx	lr
 613              		.cfi_endproc
 614              	.LFE118:
 616              		.align	2
 617              		.global	TIM_GetPrescaler
 618              		.thumb
 619              		.thumb_func
 621              	TIM_GetPrescaler:
 622              	.LFB119:
 425:../src/stm32f30x_tim.c **** 
 426:../src/stm32f30x_tim.c **** /**
 427:../src/stm32f30x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
 428:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 429:../src/stm32f30x_tim.c ****   * @retval Prescaler Register value.
 430:../src/stm32f30x_tim.c ****   */
 431:../src/stm32f30x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
 432:../src/stm32f30x_tim.c **** {
 623              		.loc 1 432 0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 8
 626              		@ frame_needed = 1, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 628 0394 80B4     		push	{r7}
 629              	.LCFI24:
 630              		.cfi_def_cfa_offset 4
 631              		.cfi_offset 7, -4
 632 0396 83B0     		sub	sp, sp, #12
 633              	.LCFI25:
 634              		.cfi_def_cfa_offset 16
 635 0398 00AF     		add	r7, sp, #0
 636              	.LCFI26:
 637              		.cfi_def_cfa_register 7
 638 039a 7860     		str	r0, [r7, #4]
 433:../src/stm32f30x_tim.c ****   /* Check the parameters */
 434:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 435:../src/stm32f30x_tim.c **** 
 436:../src/stm32f30x_tim.c ****   /* Get the Prescaler Register value */
 437:../src/stm32f30x_tim.c ****   return TIMx->PSC;
 639              		.loc 1 437 0
 640 039c 7B68     		ldr	r3, [r7, #4]
 641 039e 1B8D     		ldrh	r3, [r3, #40]	@ movhi
 642 03a0 9BB2     		uxth	r3, r3
 438:../src/stm32f30x_tim.c **** }
 643              		.loc 1 438 0
 644 03a2 1846     		mov	r0, r3
 645 03a4 07F10C07 		add	r7, r7, #12
 646 03a8 BD46     		mov	sp, r7
 647 03aa 80BC     		pop	{r7}
 648 03ac 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE119:
 652 03ae 00BF     		.align	2
 653              		.global	TIM_UpdateDisableConfig
 654              		.thumb
 655              		.thumb_func
 657              	TIM_UpdateDisableConfig:
 658              	.LFB120:
 439:../src/stm32f30x_tim.c **** 
 440:../src/stm32f30x_tim.c **** /**
 441:../src/stm32f30x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
 442:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 443:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
 444:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 445:../src/stm32f30x_tim.c ****   * @retval None
 446:../src/stm32f30x_tim.c ****   */
 447:../src/stm32f30x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 448:../src/stm32f30x_tim.c **** {
 659              		.loc 1 448 0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 8
 662              		@ frame_needed = 1, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 664 03b0 80B4     		push	{r7}
 665              	.LCFI27:
 666              		.cfi_def_cfa_offset 4
 667              		.cfi_offset 7, -4
 668 03b2 83B0     		sub	sp, sp, #12
 669              	.LCFI28:
 670              		.cfi_def_cfa_offset 16
 671 03b4 00AF     		add	r7, sp, #0
 672              	.LCFI29:
 673              		.cfi_def_cfa_register 7
 674 03b6 7860     		str	r0, [r7, #4]
 675 03b8 0B46     		mov	r3, r1
 676 03ba FB70     		strb	r3, [r7, #3]
 449:../src/stm32f30x_tim.c ****   /* Check the parameters */
 450:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 451:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 452:../src/stm32f30x_tim.c **** 
 453:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 677              		.loc 1 453 0
 678 03bc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 679 03be 002B     		cmp	r3, #0
 680 03c0 08D0     		beq	.L28
 454:../src/stm32f30x_tim.c ****   {
 455:../src/stm32f30x_tim.c ****     /* Set the Update Disable Bit */
 456:../src/stm32f30x_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 681              		.loc 1 456 0
 682 03c2 7B68     		ldr	r3, [r7, #4]
 683 03c4 1B88     		ldrh	r3, [r3, #0]	@ movhi
 684 03c6 9BB2     		uxth	r3, r3
 685 03c8 43F00203 		orr	r3, r3, #2
 686 03cc 9AB2     		uxth	r2, r3
 687 03ce 7B68     		ldr	r3, [r7, #4]
 688 03d0 1A80     		strh	r2, [r3, #0]	@ movhi
 689 03d2 07E0     		b	.L27
 690              	.L28:
 457:../src/stm32f30x_tim.c ****   }
 458:../src/stm32f30x_tim.c ****   else
 459:../src/stm32f30x_tim.c ****   {
 460:../src/stm32f30x_tim.c ****     /* Reset the Update Disable Bit */
 461:../src/stm32f30x_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 691              		.loc 1 461 0
 692 03d4 7B68     		ldr	r3, [r7, #4]
 693 03d6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 694 03d8 9BB2     		uxth	r3, r3
 695 03da 23F00203 		bic	r3, r3, #2
 696 03de 9AB2     		uxth	r2, r3
 697 03e0 7B68     		ldr	r3, [r7, #4]
 698 03e2 1A80     		strh	r2, [r3, #0]	@ movhi
 699              	.L27:
 462:../src/stm32f30x_tim.c ****   }
 463:../src/stm32f30x_tim.c **** }
 700              		.loc 1 463 0
 701 03e4 07F10C07 		add	r7, r7, #12
 702 03e8 BD46     		mov	sp, r7
 703 03ea 80BC     		pop	{r7}
 704 03ec 7047     		bx	lr
 705              		.cfi_endproc
 706              	.LFE120:
 708 03ee 00BF     		.align	2
 709              		.global	TIM_UpdateRequestConfig
 710              		.thumb
 711              		.thumb_func
 713              	TIM_UpdateRequestConfig:
 714              	.LFB121:
 464:../src/stm32f30x_tim.c **** 
 465:../src/stm32f30x_tim.c **** /**
 466:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
 467:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 468:../src/stm32f30x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
 469:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
 470:../src/stm32f30x_tim.c ****   *            @arg TIM_UpdateSource_Regular: Source of update is the counter
 471:../src/stm32f30x_tim.c ****   *                 overflow/underflow or the setting of UG bit, or an update
 472:../src/stm32f30x_tim.c ****   *                 generation through the slave mode controller.
 473:../src/stm32f30x_tim.c ****   *            @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
 474:../src/stm32f30x_tim.c ****   * @retval None
 475:../src/stm32f30x_tim.c ****   */
 476:../src/stm32f30x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
 477:../src/stm32f30x_tim.c **** {
 715              		.loc 1 477 0
 716              		.cfi_startproc
 717              		@ args = 0, pretend = 0, frame = 8
 718              		@ frame_needed = 1, uses_anonymous_args = 0
 719              		@ link register save eliminated.
 720 03f0 80B4     		push	{r7}
 721              	.LCFI30:
 722              		.cfi_def_cfa_offset 4
 723              		.cfi_offset 7, -4
 724 03f2 83B0     		sub	sp, sp, #12
 725              	.LCFI31:
 726              		.cfi_def_cfa_offset 16
 727 03f4 00AF     		add	r7, sp, #0
 728              	.LCFI32:
 729              		.cfi_def_cfa_register 7
 730 03f6 7860     		str	r0, [r7, #4]
 731 03f8 0B46     		mov	r3, r1
 732 03fa 7B80     		strh	r3, [r7, #2]	@ movhi
 478:../src/stm32f30x_tim.c ****   /* Check the parameters */
 479:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 480:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 481:../src/stm32f30x_tim.c **** 
 482:../src/stm32f30x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 733              		.loc 1 482 0
 734 03fc 7B88     		ldrh	r3, [r7, #2]
 735 03fe 002B     		cmp	r3, #0
 736 0400 08D0     		beq	.L31
 483:../src/stm32f30x_tim.c ****   {
 484:../src/stm32f30x_tim.c ****     /* Set the URS Bit */
 485:../src/stm32f30x_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 737              		.loc 1 485 0
 738 0402 7B68     		ldr	r3, [r7, #4]
 739 0404 1B88     		ldrh	r3, [r3, #0]	@ movhi
 740 0406 9BB2     		uxth	r3, r3
 741 0408 43F00403 		orr	r3, r3, #4
 742 040c 9AB2     		uxth	r2, r3
 743 040e 7B68     		ldr	r3, [r7, #4]
 744 0410 1A80     		strh	r2, [r3, #0]	@ movhi
 745 0412 07E0     		b	.L30
 746              	.L31:
 486:../src/stm32f30x_tim.c ****   }
 487:../src/stm32f30x_tim.c ****   else
 488:../src/stm32f30x_tim.c ****   {
 489:../src/stm32f30x_tim.c ****     /* Reset the URS Bit */
 490:../src/stm32f30x_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 747              		.loc 1 490 0
 748 0414 7B68     		ldr	r3, [r7, #4]
 749 0416 1B88     		ldrh	r3, [r3, #0]	@ movhi
 750 0418 9BB2     		uxth	r3, r3
 751 041a 23F00403 		bic	r3, r3, #4
 752 041e 9AB2     		uxth	r2, r3
 753 0420 7B68     		ldr	r3, [r7, #4]
 754 0422 1A80     		strh	r2, [r3, #0]	@ movhi
 755              	.L30:
 491:../src/stm32f30x_tim.c ****   }
 492:../src/stm32f30x_tim.c **** }
 756              		.loc 1 492 0
 757 0424 07F10C07 		add	r7, r7, #12
 758 0428 BD46     		mov	sp, r7
 759 042a 80BC     		pop	{r7}
 760 042c 7047     		bx	lr
 761              		.cfi_endproc
 762              	.LFE121:
 764 042e 00BF     		.align	2
 765              		.global	TIM_UIFRemap
 766              		.thumb
 767              		.thumb_func
 769              	TIM_UIFRemap:
 770              	.LFB122:
 493:../src/stm32f30x_tim.c **** 
 494:../src/stm32f30x_tim.c **** /**
 495:../src/stm32f30x_tim.c ****   * @brief  Sets or resets the update interrupt flag (UIF)status bit Remapping.
 496:../src/stm32f30x_tim.c ****   *         when sets, reading TIMx_CNT register returns UIF bit instead of CNT[31]  
 497:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 498:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the UIFREMAP bit.
 499:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 500:../src/stm32f30x_tim.c ****   * @retval None
 501:../src/stm32f30x_tim.c ****   */
 502:../src/stm32f30x_tim.c **** void TIM_UIFRemap(TIM_TypeDef* TIMx, FunctionalState NewState)
 503:../src/stm32f30x_tim.c **** {
 771              		.loc 1 503 0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 8
 774              		@ frame_needed = 1, uses_anonymous_args = 0
 775              		@ link register save eliminated.
 776 0430 80B4     		push	{r7}
 777              	.LCFI33:
 778              		.cfi_def_cfa_offset 4
 779              		.cfi_offset 7, -4
 780 0432 83B0     		sub	sp, sp, #12
 781              	.LCFI34:
 782              		.cfi_def_cfa_offset 16
 783 0434 00AF     		add	r7, sp, #0
 784              	.LCFI35:
 785              		.cfi_def_cfa_register 7
 786 0436 7860     		str	r0, [r7, #4]
 787 0438 0B46     		mov	r3, r1
 788 043a FB70     		strb	r3, [r7, #3]
 504:../src/stm32f30x_tim.c ****   /* Check the parameters */
 505:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 506:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 507:../src/stm32f30x_tim.c ****   
 508:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 789              		.loc 1 508 0
 790 043c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 791 043e 002B     		cmp	r3, #0
 792 0440 08D0     		beq	.L34
 509:../src/stm32f30x_tim.c ****   {
 510:../src/stm32f30x_tim.c ****     /* Enable the TIM Counter */
 511:../src/stm32f30x_tim.c ****     TIMx->CR1 |= TIM_CR1_UIFREMAP;
 793              		.loc 1 511 0
 794 0442 7B68     		ldr	r3, [r7, #4]
 795 0444 1B88     		ldrh	r3, [r3, #0]	@ movhi
 796 0446 9BB2     		uxth	r3, r3
 797 0448 43F40063 		orr	r3, r3, #2048
 798 044c 9AB2     		uxth	r2, r3
 799 044e 7B68     		ldr	r3, [r7, #4]
 800 0450 1A80     		strh	r2, [r3, #0]	@ movhi
 801 0452 07E0     		b	.L33
 802              	.L34:
 512:../src/stm32f30x_tim.c ****   }
 513:../src/stm32f30x_tim.c ****   else
 514:../src/stm32f30x_tim.c ****   {
 515:../src/stm32f30x_tim.c ****     /* Disable the TIM Counter */
 516:../src/stm32f30x_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_UIFREMAP;
 803              		.loc 1 516 0
 804 0454 7B68     		ldr	r3, [r7, #4]
 805 0456 1B88     		ldrh	r3, [r3, #0]	@ movhi
 806 0458 9BB2     		uxth	r3, r3
 807 045a 23F40063 		bic	r3, r3, #2048
 808 045e 9AB2     		uxth	r2, r3
 809 0460 7B68     		ldr	r3, [r7, #4]
 810 0462 1A80     		strh	r2, [r3, #0]	@ movhi
 811              	.L33:
 517:../src/stm32f30x_tim.c ****   }  
 518:../src/stm32f30x_tim.c **** }
 812              		.loc 1 518 0
 813 0464 07F10C07 		add	r7, r7, #12
 814 0468 BD46     		mov	sp, r7
 815 046a 80BC     		pop	{r7}
 816 046c 7047     		bx	lr
 817              		.cfi_endproc
 818              	.LFE122:
 820 046e 00BF     		.align	2
 821              		.global	TIM_ARRPreloadConfig
 822              		.thumb
 823              		.thumb_func
 825              	TIM_ARRPreloadConfig:
 826              	.LFB123:
 519:../src/stm32f30x_tim.c **** 
 520:../src/stm32f30x_tim.c **** /**
 521:../src/stm32f30x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
 522:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 523:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
 524:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 525:../src/stm32f30x_tim.c ****   * @retval None
 526:../src/stm32f30x_tim.c ****   */
 527:../src/stm32f30x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 528:../src/stm32f30x_tim.c **** {
 827              		.loc 1 528 0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 8
 830              		@ frame_needed = 1, uses_anonymous_args = 0
 831              		@ link register save eliminated.
 832 0470 80B4     		push	{r7}
 833              	.LCFI36:
 834              		.cfi_def_cfa_offset 4
 835              		.cfi_offset 7, -4
 836 0472 83B0     		sub	sp, sp, #12
 837              	.LCFI37:
 838              		.cfi_def_cfa_offset 16
 839 0474 00AF     		add	r7, sp, #0
 840              	.LCFI38:
 841              		.cfi_def_cfa_register 7
 842 0476 7860     		str	r0, [r7, #4]
 843 0478 0B46     		mov	r3, r1
 844 047a FB70     		strb	r3, [r7, #3]
 529:../src/stm32f30x_tim.c ****   /* Check the parameters */
 530:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 531:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 532:../src/stm32f30x_tim.c **** 
 533:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 845              		.loc 1 533 0
 846 047c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 847 047e 002B     		cmp	r3, #0
 848 0480 08D0     		beq	.L37
 534:../src/stm32f30x_tim.c ****   {
 535:../src/stm32f30x_tim.c ****     /* Set the ARR Preload Bit */
 536:../src/stm32f30x_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 849              		.loc 1 536 0
 850 0482 7B68     		ldr	r3, [r7, #4]
 851 0484 1B88     		ldrh	r3, [r3, #0]	@ movhi
 852 0486 9BB2     		uxth	r3, r3
 853 0488 43F08003 		orr	r3, r3, #128
 854 048c 9AB2     		uxth	r2, r3
 855 048e 7B68     		ldr	r3, [r7, #4]
 856 0490 1A80     		strh	r2, [r3, #0]	@ movhi
 857 0492 07E0     		b	.L36
 858              	.L37:
 537:../src/stm32f30x_tim.c ****   }
 538:../src/stm32f30x_tim.c ****   else
 539:../src/stm32f30x_tim.c ****   {
 540:../src/stm32f30x_tim.c ****     /* Reset the ARR Preload Bit */
 541:../src/stm32f30x_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 859              		.loc 1 541 0
 860 0494 7B68     		ldr	r3, [r7, #4]
 861 0496 1B88     		ldrh	r3, [r3, #0]	@ movhi
 862 0498 9BB2     		uxth	r3, r3
 863 049a 23F08003 		bic	r3, r3, #128
 864 049e 9AB2     		uxth	r2, r3
 865 04a0 7B68     		ldr	r3, [r7, #4]
 866 04a2 1A80     		strh	r2, [r3, #0]	@ movhi
 867              	.L36:
 542:../src/stm32f30x_tim.c ****   }
 543:../src/stm32f30x_tim.c **** }
 868              		.loc 1 543 0
 869 04a4 07F10C07 		add	r7, r7, #12
 870 04a8 BD46     		mov	sp, r7
 871 04aa 80BC     		pop	{r7}
 872 04ac 7047     		bx	lr
 873              		.cfi_endproc
 874              	.LFE123:
 876 04ae 00BF     		.align	2
 877              		.global	TIM_SelectOnePulseMode
 878              		.thumb
 879              		.thumb_func
 881              	TIM_SelectOnePulseMode:
 882              	.LFB124:
 544:../src/stm32f30x_tim.c **** 
 545:../src/stm32f30x_tim.c **** /**
 546:../src/stm32f30x_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
 547:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6 ,7 ,8, 15, 16 or 17 to select the TIM peripheral.
 548:../src/stm32f30x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
 549:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
 550:../src/stm32f30x_tim.c ****   *            @arg TIM_OPMode_Single
 551:../src/stm32f30x_tim.c ****   *            @arg TIM_OPMode_Repetitive
 552:../src/stm32f30x_tim.c ****   * @retval None
 553:../src/stm32f30x_tim.c ****   */
 554:../src/stm32f30x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
 555:../src/stm32f30x_tim.c **** {
 883              		.loc 1 555 0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 8
 886              		@ frame_needed = 1, uses_anonymous_args = 0
 887              		@ link register save eliminated.
 888 04b0 80B4     		push	{r7}
 889              	.LCFI39:
 890              		.cfi_def_cfa_offset 4
 891              		.cfi_offset 7, -4
 892 04b2 83B0     		sub	sp, sp, #12
 893              	.LCFI40:
 894              		.cfi_def_cfa_offset 16
 895 04b4 00AF     		add	r7, sp, #0
 896              	.LCFI41:
 897              		.cfi_def_cfa_register 7
 898 04b6 7860     		str	r0, [r7, #4]
 899 04b8 0B46     		mov	r3, r1
 900 04ba 7B80     		strh	r3, [r7, #2]	@ movhi
 556:../src/stm32f30x_tim.c ****   /* Check the parameters */
 557:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 558:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 559:../src/stm32f30x_tim.c **** 
 560:../src/stm32f30x_tim.c ****   /* Reset the OPM Bit */
 561:../src/stm32f30x_tim.c ****   TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 901              		.loc 1 561 0
 902 04bc 7B68     		ldr	r3, [r7, #4]
 903 04be 1B88     		ldrh	r3, [r3, #0]	@ movhi
 904 04c0 9BB2     		uxth	r3, r3
 905 04c2 23F00803 		bic	r3, r3, #8
 906 04c6 9AB2     		uxth	r2, r3
 907 04c8 7B68     		ldr	r3, [r7, #4]
 908 04ca 1A80     		strh	r2, [r3, #0]	@ movhi
 562:../src/stm32f30x_tim.c **** 
 563:../src/stm32f30x_tim.c ****   /* Configure the OPM Mode */
 564:../src/stm32f30x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 909              		.loc 1 564 0
 910 04cc 7B68     		ldr	r3, [r7, #4]
 911 04ce 1B88     		ldrh	r3, [r3, #0]	@ movhi
 912 04d0 9AB2     		uxth	r2, r3
 913 04d2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 914 04d4 1343     		orrs	r3, r3, r2
 915 04d6 9AB2     		uxth	r2, r3
 916 04d8 7B68     		ldr	r3, [r7, #4]
 917 04da 1A80     		strh	r2, [r3, #0]	@ movhi
 565:../src/stm32f30x_tim.c **** }
 918              		.loc 1 565 0
 919 04dc 07F10C07 		add	r7, r7, #12
 920 04e0 BD46     		mov	sp, r7
 921 04e2 80BC     		pop	{r7}
 922 04e4 7047     		bx	lr
 923              		.cfi_endproc
 924              	.LFE124:
 926 04e6 00BF     		.align	2
 927              		.global	TIM_SetClockDivision
 928              		.thumb
 929              		.thumb_func
 931              	TIM_SetClockDivision:
 932              	.LFB125:
 566:../src/stm32f30x_tim.c **** 
 567:../src/stm32f30x_tim.c **** /**
 568:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
 569:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17, to select the TIM peripheral.
 570:../src/stm32f30x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
 571:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following value:
 572:../src/stm32f30x_tim.c ****   *            @arg TIM_CKD_DIV1: TDTS = Tck_tim
 573:../src/stm32f30x_tim.c ****   *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
 574:../src/stm32f30x_tim.c ****   *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
 575:../src/stm32f30x_tim.c ****   * @retval None
 576:../src/stm32f30x_tim.c ****   */
 577:../src/stm32f30x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
 578:../src/stm32f30x_tim.c **** {
 933              		.loc 1 578 0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 8
 936              		@ frame_needed = 1, uses_anonymous_args = 0
 937              		@ link register save eliminated.
 938 04e8 80B4     		push	{r7}
 939              	.LCFI42:
 940              		.cfi_def_cfa_offset 4
 941              		.cfi_offset 7, -4
 942 04ea 83B0     		sub	sp, sp, #12
 943              	.LCFI43:
 944              		.cfi_def_cfa_offset 16
 945 04ec 00AF     		add	r7, sp, #0
 946              	.LCFI44:
 947              		.cfi_def_cfa_register 7
 948 04ee 7860     		str	r0, [r7, #4]
 949 04f0 0B46     		mov	r3, r1
 950 04f2 7B80     		strh	r3, [r7, #2]	@ movhi
 579:../src/stm32f30x_tim.c ****   /* Check the parameters */
 580:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
 581:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 582:../src/stm32f30x_tim.c **** 
 583:../src/stm32f30x_tim.c ****   /* Reset the CKD Bits */
 584:../src/stm32f30x_tim.c ****   TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 951              		.loc 1 584 0
 952 04f4 7B68     		ldr	r3, [r7, #4]
 953 04f6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 954 04f8 9BB2     		uxth	r3, r3
 955 04fa 23F44073 		bic	r3, r3, #768
 956 04fe 9AB2     		uxth	r2, r3
 957 0500 7B68     		ldr	r3, [r7, #4]
 958 0502 1A80     		strh	r2, [r3, #0]	@ movhi
 585:../src/stm32f30x_tim.c **** 
 586:../src/stm32f30x_tim.c ****   /* Set the CKD value */
 587:../src/stm32f30x_tim.c ****   TIMx->CR1 |= TIM_CKD;
 959              		.loc 1 587 0
 960 0504 7B68     		ldr	r3, [r7, #4]
 961 0506 1B88     		ldrh	r3, [r3, #0]	@ movhi
 962 0508 9AB2     		uxth	r2, r3
 963 050a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 964 050c 1343     		orrs	r3, r3, r2
 965 050e 9AB2     		uxth	r2, r3
 966 0510 7B68     		ldr	r3, [r7, #4]
 967 0512 1A80     		strh	r2, [r3, #0]	@ movhi
 588:../src/stm32f30x_tim.c **** }
 968              		.loc 1 588 0
 969 0514 07F10C07 		add	r7, r7, #12
 970 0518 BD46     		mov	sp, r7
 971 051a 80BC     		pop	{r7}
 972 051c 7047     		bx	lr
 973              		.cfi_endproc
 974              	.LFE125:
 976 051e 00BF     		.align	2
 977              		.global	TIM_Cmd
 978              		.thumb
 979              		.thumb_func
 981              	TIM_Cmd:
 982              	.LFB126:
 589:../src/stm32f30x_tim.c **** 
 590:../src/stm32f30x_tim.c **** /**
 591:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 592:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6, 7, 8, 15, 16 or 17 to select 
 593:../src/stm32f30x_tim.c ****   *        the TIMx peripheral.
 594:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 595:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 596:../src/stm32f30x_tim.c ****   * @retval None
 597:../src/stm32f30x_tim.c ****   */
 598:../src/stm32f30x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 599:../src/stm32f30x_tim.c **** {
 983              		.loc 1 599 0
 984              		.cfi_startproc
 985              		@ args = 0, pretend = 0, frame = 8
 986              		@ frame_needed = 1, uses_anonymous_args = 0
 987              		@ link register save eliminated.
 988 0520 80B4     		push	{r7}
 989              	.LCFI45:
 990              		.cfi_def_cfa_offset 4
 991              		.cfi_offset 7, -4
 992 0522 83B0     		sub	sp, sp, #12
 993              	.LCFI46:
 994              		.cfi_def_cfa_offset 16
 995 0524 00AF     		add	r7, sp, #0
 996              	.LCFI47:
 997              		.cfi_def_cfa_register 7
 998 0526 7860     		str	r0, [r7, #4]
 999 0528 0B46     		mov	r3, r1
 1000 052a FB70     		strb	r3, [r7, #3]
 600:../src/stm32f30x_tim.c ****   /* Check the parameters */
 601:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 602:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 603:../src/stm32f30x_tim.c ****   
 604:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 1001              		.loc 1 604 0
 1002 052c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1003 052e 002B     		cmp	r3, #0
 1004 0530 08D0     		beq	.L42
 605:../src/stm32f30x_tim.c ****   {
 606:../src/stm32f30x_tim.c ****     /* Enable the TIM Counter */
 607:../src/stm32f30x_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 1005              		.loc 1 607 0
 1006 0532 7B68     		ldr	r3, [r7, #4]
 1007 0534 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1008 0536 9BB2     		uxth	r3, r3
 1009 0538 43F00103 		orr	r3, r3, #1
 1010 053c 9AB2     		uxth	r2, r3
 1011 053e 7B68     		ldr	r3, [r7, #4]
 1012 0540 1A80     		strh	r2, [r3, #0]	@ movhi
 1013 0542 07E0     		b	.L41
 1014              	.L42:
 608:../src/stm32f30x_tim.c ****   }
 609:../src/stm32f30x_tim.c ****   else
 610:../src/stm32f30x_tim.c ****   {
 611:../src/stm32f30x_tim.c ****     /* Disable the TIM Counter */
 612:../src/stm32f30x_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 1015              		.loc 1 612 0
 1016 0544 7B68     		ldr	r3, [r7, #4]
 1017 0546 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1018 0548 9BB2     		uxth	r3, r3
 1019 054a 23F00103 		bic	r3, r3, #1
 1020 054e 9AB2     		uxth	r2, r3
 1021 0550 7B68     		ldr	r3, [r7, #4]
 1022 0552 1A80     		strh	r2, [r3, #0]	@ movhi
 1023              	.L41:
 613:../src/stm32f30x_tim.c ****   }
 614:../src/stm32f30x_tim.c **** }
 1024              		.loc 1 614 0
 1025 0554 07F10C07 		add	r7, r7, #12
 1026 0558 BD46     		mov	sp, r7
 1027 055a 80BC     		pop	{r7}
 1028 055c 7047     		bx	lr
 1029              		.cfi_endproc
 1030              	.LFE126:
 1032 055e 00BF     		.align	2
 1033              		.global	TIM_OC1Init
 1034              		.thumb
 1035              		.thumb_func
 1037              	TIM_OC1Init:
 1038              	.LFB127:
 615:../src/stm32f30x_tim.c **** /**
 616:../src/stm32f30x_tim.c ****   * @}
 617:../src/stm32f30x_tim.c ****   */
 618:../src/stm32f30x_tim.c **** 
 619:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group2 Output Compare management functions
 620:../src/stm32f30x_tim.c ****  *  @brief    Output Compare management functions 
 621:../src/stm32f30x_tim.c ****  *
 622:../src/stm32f30x_tim.c **** @verbatim   
 623:../src/stm32f30x_tim.c ****  ===============================================================================
 624:../src/stm32f30x_tim.c ****                 ##### Output Compare management functions #####
 625:../src/stm32f30x_tim.c ****  ===============================================================================  
 626:../src/stm32f30x_tim.c ****        
 627:../src/stm32f30x_tim.c ****   *** TIM Driver: how to use it in Output Compare Mode ***
 628:../src/stm32f30x_tim.c ****   ======================================================== 
 629:../src/stm32f30x_tim.c ****   [..] 
 630:../src/stm32f30x_tim.c ****   To use the Timer in Output Compare mode, the following steps are mandatory:
 631:../src/stm32f30x_tim.c ****        
 632:../src/stm32f30x_tim.c ****        (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 633:../src/stm32f30x_tim.c ****        
 634:../src/stm32f30x_tim.c ****        (#) Configure the TIM pins by configuring the corresponding GPIO pins
 635:../src/stm32f30x_tim.c ****        
 636:../src/stm32f30x_tim.c ****        (#) Configure the Time base unit as described in the first part of this driver, 
 637:../src/stm32f30x_tim.c ****            if needed, else the Timer will run with the default configuration:
 638:../src/stm32f30x_tim.c ****            (++) Autoreload value = 0xFFFF
 639:../src/stm32f30x_tim.c ****            (++) Prescaler value = 0x0000
 640:../src/stm32f30x_tim.c ****            (++) Counter mode = Up counting
 641:../src/stm32f30x_tim.c ****            (++) Clock Division = TIM_CKD_DIV1   
 642:../src/stm32f30x_tim.c ****        (#) Fill the TIM_OCInitStruct with the desired parameters including:
 643:../src/stm32f30x_tim.c ****            (++) The TIM Output Compare mode: TIM_OCMode
 644:../src/stm32f30x_tim.c ****            (++) TIM Output State: TIM_OutputState
 645:../src/stm32f30x_tim.c ****            (++) TIM Pulse value: TIM_Pulse
 646:../src/stm32f30x_tim.c ****            (++) TIM Output Compare Polarity : TIM_OCPolarity
 647:../src/stm32f30x_tim.c ****        
 648:../src/stm32f30x_tim.c ****        (#) Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired channel with the 
 649:../src/stm32f30x_tim.c ****            corresponding configuration
 650:../src/stm32f30x_tim.c ****        
 651:../src/stm32f30x_tim.c ****        (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 652:../src/stm32f30x_tim.c ****  [..]      
 653:../src/stm32f30x_tim.c ****        (@) All other functions can be used separately to modify, if needed,
 654:../src/stm32f30x_tim.c ****            a specific feature of the Timer. 
 655:../src/stm32f30x_tim.c ****           
 656:../src/stm32f30x_tim.c ****        (@) In case of PWM mode, this function is mandatory:
 657:../src/stm32f30x_tim.c ****            TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
 658:../src/stm32f30x_tim.c ****               
 659:../src/stm32f30x_tim.c ****        (@) If the corresponding interrupt or DMA request are needed, the user should:
 660:../src/stm32f30x_tim.c ****                 (#@) Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
 661:../src/stm32f30x_tim.c ****                 (#@) Enable the corresponding interrupt (or DMA request) using the function 
 662:../src/stm32f30x_tim.c ****                      TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   
 663:../src/stm32f30x_tim.c **** 
 664:../src/stm32f30x_tim.c **** @endverbatim
 665:../src/stm32f30x_tim.c ****   * @{
 666:../src/stm32f30x_tim.c ****   */
 667:../src/stm32f30x_tim.c **** 
 668:../src/stm32f30x_tim.c **** /**
 669:../src/stm32f30x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified parameters in
 670:../src/stm32f30x_tim.c ****   *         the TIM_OCInitStruct.
 671:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17, to select the TIM peripheral.
 672:../src/stm32f30x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 673:../src/stm32f30x_tim.c ****   *         the configuration information for the specified TIM peripheral.
 674:../src/stm32f30x_tim.c ****   * @retval None
 675:../src/stm32f30x_tim.c ****   */
 676:../src/stm32f30x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 677:../src/stm32f30x_tim.c **** {
 1039              		.loc 1 677 0
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 24
 1042              		@ frame_needed = 1, uses_anonymous_args = 0
 1043              		@ link register save eliminated.
 1044 0560 80B4     		push	{r7}
 1045              	.LCFI48:
 1046              		.cfi_def_cfa_offset 4
 1047              		.cfi_offset 7, -4
 1048 0562 87B0     		sub	sp, sp, #28
 1049              	.LCFI49:
 1050              		.cfi_def_cfa_offset 32
 1051 0564 00AF     		add	r7, sp, #0
 1052              	.LCFI50:
 1053              		.cfi_def_cfa_register 7
 1054 0566 7860     		str	r0, [r7, #4]
 1055 0568 3960     		str	r1, [r7, #0]
 678:../src/stm32f30x_tim.c ****   uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1056              		.loc 1 678 0
 1057 056a 4FF00003 		mov	r3, #0
 1058 056e FB60     		str	r3, [r7, #12]
 1059 0570 4FF00003 		mov	r3, #0
 1060 0574 7B61     		str	r3, [r7, #20]
 1061 0576 4FF00003 		mov	r3, #0
 1062 057a 3B61     		str	r3, [r7, #16]
 679:../src/stm32f30x_tim.c ****    
 680:../src/stm32f30x_tim.c ****   /* Check the parameters */
 681:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
 682:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 683:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 684:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 685:../src/stm32f30x_tim.c **** 
 686:../src/stm32f30x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 687:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 1063              		.loc 1 687 0
 1064 057c 7B68     		ldr	r3, [r7, #4]
 1065 057e 1B6A     		ldr	r3, [r3, #32]
 1066 0580 23F00102 		bic	r2, r3, #1
 1067 0584 7B68     		ldr	r3, [r7, #4]
 1068 0586 1A62     		str	r2, [r3, #32]
 688:../src/stm32f30x_tim.c ****   
 689:../src/stm32f30x_tim.c ****   /* Get the TIMx CCER register value */
 690:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 1069              		.loc 1 690 0
 1070 0588 7B68     		ldr	r3, [r7, #4]
 1071 058a 1B6A     		ldr	r3, [r3, #32]
 1072 058c 7B61     		str	r3, [r7, #20]
 691:../src/stm32f30x_tim.c ****   /* Get the TIMx CR2 register value */
 692:../src/stm32f30x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1073              		.loc 1 692 0
 1074 058e 7B68     		ldr	r3, [r7, #4]
 1075 0590 5B68     		ldr	r3, [r3, #4]
 1076 0592 3B61     		str	r3, [r7, #16]
 693:../src/stm32f30x_tim.c ****   
 694:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR1 register value */
 695:../src/stm32f30x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 1077              		.loc 1 695 0
 1078 0594 7B68     		ldr	r3, [r7, #4]
 1079 0596 9B69     		ldr	r3, [r3, #24]
 1080 0598 FB60     		str	r3, [r7, #12]
 696:../src/stm32f30x_tim.c ****     
 697:../src/stm32f30x_tim.c ****   /* Reset the Output Compare Mode Bits */
 698:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 1081              		.loc 1 698 0
 1082 059a FB68     		ldr	r3, [r7, #12]
 1083 059c 23F48033 		bic	r3, r3, #65536
 1084 05a0 23F07003 		bic	r3, r3, #112
 1085 05a4 FB60     		str	r3, [r7, #12]
 699:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 1086              		.loc 1 699 0
 1087 05a6 FB68     		ldr	r3, [r7, #12]
 1088 05a8 23F00303 		bic	r3, r3, #3
 1089 05ac FB60     		str	r3, [r7, #12]
 700:../src/stm32f30x_tim.c ****   /* Select the Output Compare Mode */
 701:../src/stm32f30x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 1090              		.loc 1 701 0
 1091 05ae 3B68     		ldr	r3, [r7, #0]
 1092 05b0 1B68     		ldr	r3, [r3, #0]
 1093 05b2 FA68     		ldr	r2, [r7, #12]
 1094 05b4 1343     		orrs	r3, r3, r2
 1095 05b6 FB60     		str	r3, [r7, #12]
 702:../src/stm32f30x_tim.c ****   
 703:../src/stm32f30x_tim.c ****   /* Reset the Output Polarity level */
 704:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 1096              		.loc 1 704 0
 1097 05b8 7B69     		ldr	r3, [r7, #20]
 1098 05ba 23F00203 		bic	r3, r3, #2
 1099 05be 7B61     		str	r3, [r7, #20]
 705:../src/stm32f30x_tim.c ****   /* Set the Output Compare Polarity */
 706:../src/stm32f30x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 1100              		.loc 1 706 0
 1101 05c0 3B68     		ldr	r3, [r7, #0]
 1102 05c2 9B89     		ldrh	r3, [r3, #12]
 1103 05c4 7A69     		ldr	r2, [r7, #20]
 1104 05c6 1343     		orrs	r3, r3, r2
 1105 05c8 7B61     		str	r3, [r7, #20]
 707:../src/stm32f30x_tim.c ****   
 708:../src/stm32f30x_tim.c ****   /* Set the Output State */
 709:../src/stm32f30x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 1106              		.loc 1 709 0
 1107 05ca 3B68     		ldr	r3, [r7, #0]
 1108 05cc 9B88     		ldrh	r3, [r3, #4]
 1109 05ce 7A69     		ldr	r2, [r7, #20]
 1110 05d0 1343     		orrs	r3, r3, r2
 1111 05d2 7B61     		str	r3, [r7, #20]
 710:../src/stm32f30x_tim.c ****     
 711:../src/stm32f30x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 1112              		.loc 1 711 0
 1113 05d4 7A68     		ldr	r2, [r7, #4]
 1114 05d6 4FF43053 		mov	r3, #11264
 1115 05da C4F20103 		movt	r3, 16385
 1116 05de 9A42     		cmp	r2, r3
 1117 05e0 1BD0     		beq	.L45
 1118              		.loc 1 711 0 is_stmt 0 discriminator 1
 1119 05e2 7A68     		ldr	r2, [r7, #4]
 1120 05e4 4FF45053 		mov	r3, #13312
 1121 05e8 C4F20103 		movt	r3, 16385
 1122 05ec 9A42     		cmp	r2, r3
 1123 05ee 14D0     		beq	.L45
 1124 05f0 7A68     		ldr	r2, [r7, #4]
 1125 05f2 4FF48043 		mov	r3, #16384
 1126 05f6 C4F20103 		movt	r3, 16385
 1127 05fa 9A42     		cmp	r2, r3
 1128 05fc 0DD0     		beq	.L45
 1129 05fe 7A68     		ldr	r2, [r7, #4]
 1130 0600 4FF48843 		mov	r3, #17408
 1131 0604 C4F20103 		movt	r3, 16385
 1132 0608 9A42     		cmp	r2, r3
 1133 060a 06D0     		beq	.L45
 1134 060c 7A68     		ldr	r2, [r7, #4]
 1135 060e 4FF49043 		mov	r3, #18432
 1136 0612 C4F20103 		movt	r3, 16385
 1137 0616 9A42     		cmp	r2, r3
 1138 0618 23D1     		bne	.L46
 1139              	.L45:
 712:../src/stm32f30x_tim.c ****   {
 713:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 714:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 715:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 716:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 717:../src/stm32f30x_tim.c ****     
 718:../src/stm32f30x_tim.c ****     /* Reset the Output N Polarity level */
 719:../src/stm32f30x_tim.c ****     tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 1140              		.loc 1 719 0 is_stmt 1
 1141 061a 7B69     		ldr	r3, [r7, #20]
 1142 061c 23F00803 		bic	r3, r3, #8
 1143 0620 7B61     		str	r3, [r7, #20]
 720:../src/stm32f30x_tim.c ****     /* Set the Output N Polarity */
 721:../src/stm32f30x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 1144              		.loc 1 721 0
 1145 0622 3B68     		ldr	r3, [r7, #0]
 1146 0624 DB89     		ldrh	r3, [r3, #14]
 1147 0626 7A69     		ldr	r2, [r7, #20]
 1148 0628 1343     		orrs	r3, r3, r2
 1149 062a 7B61     		str	r3, [r7, #20]
 722:../src/stm32f30x_tim.c ****     /* Reset the Output N State */
 723:../src/stm32f30x_tim.c ****     tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 1150              		.loc 1 723 0
 1151 062c 7B69     		ldr	r3, [r7, #20]
 1152 062e 23F00403 		bic	r3, r3, #4
 1153 0632 7B61     		str	r3, [r7, #20]
 724:../src/stm32f30x_tim.c ****     
 725:../src/stm32f30x_tim.c ****     /* Set the Output N State */
 726:../src/stm32f30x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 1154              		.loc 1 726 0
 1155 0634 3B68     		ldr	r3, [r7, #0]
 1156 0636 DB88     		ldrh	r3, [r3, #6]
 1157 0638 7A69     		ldr	r2, [r7, #20]
 1158 063a 1343     		orrs	r3, r3, r2
 1159 063c 7B61     		str	r3, [r7, #20]
 727:../src/stm32f30x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 728:../src/stm32f30x_tim.c ****     tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 1160              		.loc 1 728 0
 1161 063e 3B69     		ldr	r3, [r7, #16]
 1162 0640 23F48073 		bic	r3, r3, #256
 1163 0644 3B61     		str	r3, [r7, #16]
 729:../src/stm32f30x_tim.c ****     tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 1164              		.loc 1 729 0
 1165 0646 3B69     		ldr	r3, [r7, #16]
 1166 0648 23F40073 		bic	r3, r3, #512
 1167 064c 3B61     		str	r3, [r7, #16]
 730:../src/stm32f30x_tim.c ****     /* Set the Output Idle state */
 731:../src/stm32f30x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 1168              		.loc 1 731 0
 1169 064e 3B68     		ldr	r3, [r7, #0]
 1170 0650 1B8A     		ldrh	r3, [r3, #16]
 1171 0652 3A69     		ldr	r2, [r7, #16]
 1172 0654 1343     		orrs	r3, r3, r2
 1173 0656 3B61     		str	r3, [r7, #16]
 732:../src/stm32f30x_tim.c ****     /* Set the Output N Idle state */
 733:../src/stm32f30x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 1174              		.loc 1 733 0
 1175 0658 3B68     		ldr	r3, [r7, #0]
 1176 065a 5B8A     		ldrh	r3, [r3, #18]
 1177 065c 3A69     		ldr	r2, [r7, #16]
 1178 065e 1343     		orrs	r3, r3, r2
 1179 0660 3B61     		str	r3, [r7, #16]
 1180              	.L46:
 734:../src/stm32f30x_tim.c ****   }
 735:../src/stm32f30x_tim.c ****   /* Write to TIMx CR2 */
 736:../src/stm32f30x_tim.c ****   TIMx->CR2 = tmpcr2;
 1181              		.loc 1 736 0
 1182 0662 7B68     		ldr	r3, [r7, #4]
 1183 0664 3A69     		ldr	r2, [r7, #16]
 1184 0666 5A60     		str	r2, [r3, #4]
 737:../src/stm32f30x_tim.c ****   
 738:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 */
 739:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 1185              		.loc 1 739 0
 1186 0668 7B68     		ldr	r3, [r7, #4]
 1187 066a FA68     		ldr	r2, [r7, #12]
 1188 066c 9A61     		str	r2, [r3, #24]
 740:../src/stm32f30x_tim.c ****   
 741:../src/stm32f30x_tim.c ****   /* Set the Capture Compare Register value */
 742:../src/stm32f30x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 1189              		.loc 1 742 0
 1190 066e 3B68     		ldr	r3, [r7, #0]
 1191 0670 9A68     		ldr	r2, [r3, #8]
 1192 0672 7B68     		ldr	r3, [r7, #4]
 1193 0674 5A63     		str	r2, [r3, #52]
 743:../src/stm32f30x_tim.c ****   
 744:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER */
 745:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 1194              		.loc 1 745 0
 1195 0676 7B68     		ldr	r3, [r7, #4]
 1196 0678 7A69     		ldr	r2, [r7, #20]
 1197 067a 1A62     		str	r2, [r3, #32]
 746:../src/stm32f30x_tim.c **** }
 1198              		.loc 1 746 0
 1199 067c 07F11C07 		add	r7, r7, #28
 1200 0680 BD46     		mov	sp, r7
 1201 0682 80BC     		pop	{r7}
 1202 0684 7047     		bx	lr
 1203              		.cfi_endproc
 1204              	.LFE127:
 1206 0686 00BF     		.align	2
 1207              		.global	TIM_OC2Init
 1208              		.thumb
 1209              		.thumb_func
 1211              	TIM_OC2Init:
 1212              	.LFB128:
 747:../src/stm32f30x_tim.c **** 
 748:../src/stm32f30x_tim.c **** /**
 749:../src/stm32f30x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified parameters 
 750:../src/stm32f30x_tim.c ****   *         in the TIM_OCInitStruct.
 751:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM peripheral.
 752:../src/stm32f30x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 753:../src/stm32f30x_tim.c ****   *         the configuration information for the specified TIM peripheral.
 754:../src/stm32f30x_tim.c ****   * @retval None
 755:../src/stm32f30x_tim.c ****   */
 756:../src/stm32f30x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 757:../src/stm32f30x_tim.c **** {
 1213              		.loc 1 757 0
 1214              		.cfi_startproc
 1215              		@ args = 0, pretend = 0, frame = 24
 1216              		@ frame_needed = 1, uses_anonymous_args = 0
 1217              		@ link register save eliminated.
 1218 0688 80B4     		push	{r7}
 1219              	.LCFI51:
 1220              		.cfi_def_cfa_offset 4
 1221              		.cfi_offset 7, -4
 1222 068a 87B0     		sub	sp, sp, #28
 1223              	.LCFI52:
 1224              		.cfi_def_cfa_offset 32
 1225 068c 00AF     		add	r7, sp, #0
 1226              	.LCFI53:
 1227              		.cfi_def_cfa_register 7
 1228 068e 7860     		str	r0, [r7, #4]
 1229 0690 3960     		str	r1, [r7, #0]
 758:../src/stm32f30x_tim.c ****   uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1230              		.loc 1 758 0
 1231 0692 4FF00003 		mov	r3, #0
 1232 0696 FB60     		str	r3, [r7, #12]
 1233 0698 4FF00003 		mov	r3, #0
 1234 069c 7B61     		str	r3, [r7, #20]
 1235 069e 4FF00003 		mov	r3, #0
 1236 06a2 3B61     		str	r3, [r7, #16]
 759:../src/stm32f30x_tim.c ****    
 760:../src/stm32f30x_tim.c ****   /* Check the parameters */
 761:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
 762:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 763:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 764:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 765:../src/stm32f30x_tim.c **** 
 766:../src/stm32f30x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 767:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E;
 1237              		.loc 1 767 0
 1238 06a4 7B68     		ldr	r3, [r7, #4]
 1239 06a6 1B6A     		ldr	r3, [r3, #32]
 1240 06a8 23F01002 		bic	r2, r3, #16
 1241 06ac 7B68     		ldr	r3, [r7, #4]
 1242 06ae 1A62     		str	r2, [r3, #32]
 768:../src/stm32f30x_tim.c ****   
 769:../src/stm32f30x_tim.c ****   /* Get the TIMx CCER register value */  
 770:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 1243              		.loc 1 770 0
 1244 06b0 7B68     		ldr	r3, [r7, #4]
 1245 06b2 1B6A     		ldr	r3, [r3, #32]
 1246 06b4 7B61     		str	r3, [r7, #20]
 771:../src/stm32f30x_tim.c ****   /* Get the TIMx CR2 register value */
 772:../src/stm32f30x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1247              		.loc 1 772 0
 1248 06b6 7B68     		ldr	r3, [r7, #4]
 1249 06b8 5B68     		ldr	r3, [r3, #4]
 1250 06ba 3B61     		str	r3, [r7, #16]
 773:../src/stm32f30x_tim.c ****   
 774:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR1 register value */
 775:../src/stm32f30x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 1251              		.loc 1 775 0
 1252 06bc 7B68     		ldr	r3, [r7, #4]
 1253 06be 9B69     		ldr	r3, [r3, #24]
 1254 06c0 FB60     		str	r3, [r7, #12]
 776:../src/stm32f30x_tim.c ****     
 777:../src/stm32f30x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 778:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR1_OC2M;
 1255              		.loc 1 778 0
 1256 06c2 FB68     		ldr	r3, [r7, #12]
 1257 06c4 23F08073 		bic	r3, r3, #16777216
 1258 06c8 23F4E043 		bic	r3, r3, #28672
 1259 06cc FB60     		str	r3, [r7, #12]
 779:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR1_CC2S;
 1260              		.loc 1 779 0
 1261 06ce FB68     		ldr	r3, [r7, #12]
 1262 06d0 23F44073 		bic	r3, r3, #768
 1263 06d4 FB60     		str	r3, [r7, #12]
 780:../src/stm32f30x_tim.c ****   
 781:../src/stm32f30x_tim.c ****   /* Select the Output Compare Mode */
 782:../src/stm32f30x_tim.c ****   tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1264              		.loc 1 782 0
 1265 06d6 3B68     		ldr	r3, [r7, #0]
 1266 06d8 1B68     		ldr	r3, [r3, #0]
 1267 06da 4FEA0323 		lsl	r3, r3, #8
 1268 06de FA68     		ldr	r2, [r7, #12]
 1269 06e0 1343     		orrs	r3, r3, r2
 1270 06e2 FB60     		str	r3, [r7, #12]
 783:../src/stm32f30x_tim.c ****   
 784:../src/stm32f30x_tim.c ****   /* Reset the Output Polarity level */
 785:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC2P;
 1271              		.loc 1 785 0
 1272 06e4 7B69     		ldr	r3, [r7, #20]
 1273 06e6 23F02003 		bic	r3, r3, #32
 1274 06ea 7B61     		str	r3, [r7, #20]
 786:../src/stm32f30x_tim.c ****   /* Set the Output Compare Polarity */
 787:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 4);
 1275              		.loc 1 787 0
 1276 06ec 3B68     		ldr	r3, [r7, #0]
 1277 06ee 9B89     		ldrh	r3, [r3, #12]
 1278 06f0 4FEA0313 		lsl	r3, r3, #4
 1279 06f4 7A69     		ldr	r2, [r7, #20]
 1280 06f6 1343     		orrs	r3, r3, r2
 1281 06f8 7B61     		str	r3, [r7, #20]
 788:../src/stm32f30x_tim.c ****   
 789:../src/stm32f30x_tim.c ****   /* Set the Output State */
 790:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 4);
 1282              		.loc 1 790 0
 1283 06fa 3B68     		ldr	r3, [r7, #0]
 1284 06fc 9B88     		ldrh	r3, [r3, #4]
 1285 06fe 4FEA0313 		lsl	r3, r3, #4
 1286 0702 7A69     		ldr	r2, [r7, #20]
 1287 0704 1343     		orrs	r3, r3, r2
 1288 0706 7B61     		str	r3, [r7, #20]
 791:../src/stm32f30x_tim.c ****     
 792:../src/stm32f30x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1289              		.loc 1 792 0
 1290 0708 7A68     		ldr	r2, [r7, #4]
 1291 070a 4FF43053 		mov	r3, #11264
 1292 070e C4F20103 		movt	r3, 16385
 1293 0712 9A42     		cmp	r2, r3
 1294 0714 06D0     		beq	.L48
 1295              		.loc 1 792 0 is_stmt 0 discriminator 1
 1296 0716 7A68     		ldr	r2, [r7, #4]
 1297 0718 4FF45053 		mov	r3, #13312
 1298 071c C4F20103 		movt	r3, 16385
 1299 0720 9A42     		cmp	r2, r3
 1300 0722 2BD1     		bne	.L49
 1301              	.L48:
 793:../src/stm32f30x_tim.c ****   {
 794:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 795:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 796:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 797:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 798:../src/stm32f30x_tim.c ****     
 799:../src/stm32f30x_tim.c ****     /* Reset the Output N Polarity level */
 800:../src/stm32f30x_tim.c ****     tmpccer &= (uint32_t)~TIM_CCER_CC2NP;
 1302              		.loc 1 800 0 is_stmt 1
 1303 0724 7B69     		ldr	r3, [r7, #20]
 1304 0726 23F08003 		bic	r3, r3, #128
 1305 072a 7B61     		str	r3, [r7, #20]
 801:../src/stm32f30x_tim.c ****     /* Set the Output N Polarity */
 802:../src/stm32f30x_tim.c ****     tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNPolarity << 4);
 1306              		.loc 1 802 0
 1307 072c 3B68     		ldr	r3, [r7, #0]
 1308 072e DB89     		ldrh	r3, [r3, #14]
 1309 0730 4FEA0313 		lsl	r3, r3, #4
 1310 0734 7A69     		ldr	r2, [r7, #20]
 1311 0736 1343     		orrs	r3, r3, r2
 1312 0738 7B61     		str	r3, [r7, #20]
 803:../src/stm32f30x_tim.c ****     /* Reset the Output N State */
 804:../src/stm32f30x_tim.c ****     tmpccer &= (uint32_t)~TIM_CCER_CC2NE;
 1313              		.loc 1 804 0
 1314 073a 7B69     		ldr	r3, [r7, #20]
 1315 073c 23F04003 		bic	r3, r3, #64
 1316 0740 7B61     		str	r3, [r7, #20]
 805:../src/stm32f30x_tim.c ****     
 806:../src/stm32f30x_tim.c ****     /* Set the Output N State */
 807:../src/stm32f30x_tim.c ****     tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputNState << 4);
 1317              		.loc 1 807 0
 1318 0742 3B68     		ldr	r3, [r7, #0]
 1319 0744 DB88     		ldrh	r3, [r3, #6]
 1320 0746 4FEA0313 		lsl	r3, r3, #4
 1321 074a 7A69     		ldr	r2, [r7, #20]
 1322 074c 1343     		orrs	r3, r3, r2
 1323 074e 7B61     		str	r3, [r7, #20]
 808:../src/stm32f30x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 809:../src/stm32f30x_tim.c ****     tmpcr2 &= (uint32_t)~TIM_CR2_OIS2;
 1324              		.loc 1 809 0
 1325 0750 3B69     		ldr	r3, [r7, #16]
 1326 0752 23F48063 		bic	r3, r3, #1024
 1327 0756 3B61     		str	r3, [r7, #16]
 810:../src/stm32f30x_tim.c ****     tmpcr2 &= (uint32_t)~TIM_CR2_OIS2N;
 1328              		.loc 1 810 0
 1329 0758 3B69     		ldr	r3, [r7, #16]
 1330 075a 23F40063 		bic	r3, r3, #2048
 1331 075e 3B61     		str	r3, [r7, #16]
 811:../src/stm32f30x_tim.c ****     /* Set the Output Idle state */
 812:../src/stm32f30x_tim.c ****     tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 2);
 1332              		.loc 1 812 0
 1333 0760 3B68     		ldr	r3, [r7, #0]
 1334 0762 1B8A     		ldrh	r3, [r3, #16]
 1335 0764 4FEA8303 		lsl	r3, r3, #2
 1336 0768 3A69     		ldr	r2, [r7, #16]
 1337 076a 1343     		orrs	r3, r3, r2
 1338 076c 3B61     		str	r3, [r7, #16]
 813:../src/stm32f30x_tim.c ****     /* Set the Output N Idle state */
 814:../src/stm32f30x_tim.c ****     tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNIdleState << 2);
 1339              		.loc 1 814 0
 1340 076e 3B68     		ldr	r3, [r7, #0]
 1341 0770 5B8A     		ldrh	r3, [r3, #18]
 1342 0772 4FEA8303 		lsl	r3, r3, #2
 1343 0776 3A69     		ldr	r2, [r7, #16]
 1344 0778 1343     		orrs	r3, r3, r2
 1345 077a 3B61     		str	r3, [r7, #16]
 1346              	.L49:
 815:../src/stm32f30x_tim.c ****   }
 816:../src/stm32f30x_tim.c ****   /* Write to TIMx CR2 */
 817:../src/stm32f30x_tim.c ****   TIMx->CR2 = tmpcr2;
 1347              		.loc 1 817 0
 1348 077c 7B68     		ldr	r3, [r7, #4]
 1349 077e 3A69     		ldr	r2, [r7, #16]
 1350 0780 5A60     		str	r2, [r3, #4]
 818:../src/stm32f30x_tim.c ****   
 819:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 */
 820:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 1351              		.loc 1 820 0
 1352 0782 7B68     		ldr	r3, [r7, #4]
 1353 0784 FA68     		ldr	r2, [r7, #12]
 1354 0786 9A61     		str	r2, [r3, #24]
 821:../src/stm32f30x_tim.c ****   
 822:../src/stm32f30x_tim.c ****   /* Set the Capture Compare Register value */
 823:../src/stm32f30x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 1355              		.loc 1 823 0
 1356 0788 3B68     		ldr	r3, [r7, #0]
 1357 078a 9A68     		ldr	r2, [r3, #8]
 1358 078c 7B68     		ldr	r3, [r7, #4]
 1359 078e 9A63     		str	r2, [r3, #56]
 824:../src/stm32f30x_tim.c ****   
 825:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER */
 826:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 1360              		.loc 1 826 0
 1361 0790 7B68     		ldr	r3, [r7, #4]
 1362 0792 7A69     		ldr	r2, [r7, #20]
 1363 0794 1A62     		str	r2, [r3, #32]
 827:../src/stm32f30x_tim.c **** }
 1364              		.loc 1 827 0
 1365 0796 07F11C07 		add	r7, r7, #28
 1366 079a BD46     		mov	sp, r7
 1367 079c 80BC     		pop	{r7}
 1368 079e 7047     		bx	lr
 1369              		.cfi_endproc
 1370              	.LFE128:
 1372              		.align	2
 1373              		.global	TIM_OC3Init
 1374              		.thumb
 1375              		.thumb_func
 1377              	TIM_OC3Init:
 1378              	.LFB129:
 828:../src/stm32f30x_tim.c **** 
 829:../src/stm32f30x_tim.c **** /**
 830:../src/stm32f30x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified parameters
 831:../src/stm32f30x_tim.c ****   *         in the TIM_OCInitStruct.
 832:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
 833:../src/stm32f30x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 834:../src/stm32f30x_tim.c ****   *         the configuration information for the specified TIM peripheral.
 835:../src/stm32f30x_tim.c ****   * @retval None
 836:../src/stm32f30x_tim.c ****   */
 837:../src/stm32f30x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 838:../src/stm32f30x_tim.c **** {
 1379              		.loc 1 838 0
 1380              		.cfi_startproc
 1381              		@ args = 0, pretend = 0, frame = 24
 1382              		@ frame_needed = 1, uses_anonymous_args = 0
 1383              		@ link register save eliminated.
 1384 07a0 80B4     		push	{r7}
 1385              	.LCFI54:
 1386              		.cfi_def_cfa_offset 4
 1387              		.cfi_offset 7, -4
 1388 07a2 87B0     		sub	sp, sp, #28
 1389              	.LCFI55:
 1390              		.cfi_def_cfa_offset 32
 1391 07a4 00AF     		add	r7, sp, #0
 1392              	.LCFI56:
 1393              		.cfi_def_cfa_register 7
 1394 07a6 7860     		str	r0, [r7, #4]
 1395 07a8 3960     		str	r1, [r7, #0]
 839:../src/stm32f30x_tim.c ****   uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1396              		.loc 1 839 0
 1397 07aa 4FF00003 		mov	r3, #0
 1398 07ae FB60     		str	r3, [r7, #12]
 1399 07b0 4FF00003 		mov	r3, #0
 1400 07b4 7B61     		str	r3, [r7, #20]
 1401 07b6 4FF00003 		mov	r3, #0
 1402 07ba 3B61     		str	r3, [r7, #16]
 840:../src/stm32f30x_tim.c ****    
 841:../src/stm32f30x_tim.c ****   /* Check the parameters */
 842:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 843:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 844:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 845:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 846:../src/stm32f30x_tim.c **** 
 847:../src/stm32f30x_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
 848:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;
 1403              		.loc 1 848 0
 1404 07bc 7B68     		ldr	r3, [r7, #4]
 1405 07be 1B6A     		ldr	r3, [r3, #32]
 1406 07c0 23F48072 		bic	r2, r3, #256
 1407 07c4 7B68     		ldr	r3, [r7, #4]
 1408 07c6 1A62     		str	r2, [r3, #32]
 849:../src/stm32f30x_tim.c ****   
 850:../src/stm32f30x_tim.c ****   /* Get the TIMx CCER register value */
 851:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 1409              		.loc 1 851 0
 1410 07c8 7B68     		ldr	r3, [r7, #4]
 1411 07ca 1B6A     		ldr	r3, [r3, #32]
 1412 07cc 7B61     		str	r3, [r7, #20]
 852:../src/stm32f30x_tim.c ****   /* Get the TIMx CR2 register value */
 853:../src/stm32f30x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1413              		.loc 1 853 0
 1414 07ce 7B68     		ldr	r3, [r7, #4]
 1415 07d0 5B68     		ldr	r3, [r3, #4]
 1416 07d2 3B61     		str	r3, [r7, #16]
 854:../src/stm32f30x_tim.c ****   
 855:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR2 register value */
 856:../src/stm32f30x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1417              		.loc 1 856 0
 1418 07d4 7B68     		ldr	r3, [r7, #4]
 1419 07d6 DB69     		ldr	r3, [r3, #28]
 1420 07d8 FB60     		str	r3, [r7, #12]
 857:../src/stm32f30x_tim.c ****     
 858:../src/stm32f30x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 859:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR2_OC3M;
 1421              		.loc 1 859 0
 1422 07da FB68     		ldr	r3, [r7, #12]
 1423 07dc 23F07003 		bic	r3, r3, #112
 1424 07e0 FB60     		str	r3, [r7, #12]
 860:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR2_CC3S;  
 1425              		.loc 1 860 0
 1426 07e2 FB68     		ldr	r3, [r7, #12]
 1427 07e4 23F00303 		bic	r3, r3, #3
 1428 07e8 FB60     		str	r3, [r7, #12]
 861:../src/stm32f30x_tim.c ****   /* Select the Output Compare Mode */
 862:../src/stm32f30x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 1429              		.loc 1 862 0
 1430 07ea 3B68     		ldr	r3, [r7, #0]
 1431 07ec 1B68     		ldr	r3, [r3, #0]
 1432 07ee FA68     		ldr	r2, [r7, #12]
 1433 07f0 1343     		orrs	r3, r3, r2
 1434 07f2 FB60     		str	r3, [r7, #12]
 863:../src/stm32f30x_tim.c ****   
 864:../src/stm32f30x_tim.c ****   /* Reset the Output Polarity level */
 865:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC3P;
 1435              		.loc 1 865 0
 1436 07f4 7B69     		ldr	r3, [r7, #20]
 1437 07f6 23F40073 		bic	r3, r3, #512
 1438 07fa 7B61     		str	r3, [r7, #20]
 866:../src/stm32f30x_tim.c ****   /* Set the Output Compare Polarity */
 867:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 8);
 1439              		.loc 1 867 0
 1440 07fc 3B68     		ldr	r3, [r7, #0]
 1441 07fe 9B89     		ldrh	r3, [r3, #12]
 1442 0800 4FEA0323 		lsl	r3, r3, #8
 1443 0804 7A69     		ldr	r2, [r7, #20]
 1444 0806 1343     		orrs	r3, r3, r2
 1445 0808 7B61     		str	r3, [r7, #20]
 868:../src/stm32f30x_tim.c ****   
 869:../src/stm32f30x_tim.c ****   /* Set the Output State */
 870:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 8);
 1446              		.loc 1 870 0
 1447 080a 3B68     		ldr	r3, [r7, #0]
 1448 080c 9B88     		ldrh	r3, [r3, #4]
 1449 080e 4FEA0323 		lsl	r3, r3, #8
 1450 0812 7A69     		ldr	r2, [r7, #20]
 1451 0814 1343     		orrs	r3, r3, r2
 1452 0816 7B61     		str	r3, [r7, #20]
 871:../src/stm32f30x_tim.c ****     
 872:../src/stm32f30x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1453              		.loc 1 872 0
 1454 0818 7A68     		ldr	r2, [r7, #4]
 1455 081a 4FF43053 		mov	r3, #11264
 1456 081e C4F20103 		movt	r3, 16385
 1457 0822 9A42     		cmp	r2, r3
 1458 0824 06D0     		beq	.L51
 1459              		.loc 1 872 0 is_stmt 0 discriminator 1
 1460 0826 7A68     		ldr	r2, [r7, #4]
 1461 0828 4FF45053 		mov	r3, #13312
 1462 082c C4F20103 		movt	r3, 16385
 1463 0830 9A42     		cmp	r2, r3
 1464 0832 2BD1     		bne	.L52
 1465              	.L51:
 873:../src/stm32f30x_tim.c ****   {
 874:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 875:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 876:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 877:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 878:../src/stm32f30x_tim.c ****     
 879:../src/stm32f30x_tim.c ****     /* Reset the Output N Polarity level */
 880:../src/stm32f30x_tim.c ****     tmpccer &= (uint32_t)~TIM_CCER_CC3NP;
 1466              		.loc 1 880 0 is_stmt 1
 1467 0834 7B69     		ldr	r3, [r7, #20]
 1468 0836 23F40063 		bic	r3, r3, #2048
 1469 083a 7B61     		str	r3, [r7, #20]
 881:../src/stm32f30x_tim.c ****     /* Set the Output N Polarity */
 882:../src/stm32f30x_tim.c ****     tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNPolarity << 8);
 1470              		.loc 1 882 0
 1471 083c 3B68     		ldr	r3, [r7, #0]
 1472 083e DB89     		ldrh	r3, [r3, #14]
 1473 0840 4FEA0323 		lsl	r3, r3, #8
 1474 0844 7A69     		ldr	r2, [r7, #20]
 1475 0846 1343     		orrs	r3, r3, r2
 1476 0848 7B61     		str	r3, [r7, #20]
 883:../src/stm32f30x_tim.c ****     /* Reset the Output N State */
 884:../src/stm32f30x_tim.c ****     tmpccer &= (uint32_t)~TIM_CCER_CC3NE;
 1477              		.loc 1 884 0
 1478 084a 7B69     		ldr	r3, [r7, #20]
 1479 084c 23F48063 		bic	r3, r3, #1024
 1480 0850 7B61     		str	r3, [r7, #20]
 885:../src/stm32f30x_tim.c ****     
 886:../src/stm32f30x_tim.c ****     /* Set the Output N State */
 887:../src/stm32f30x_tim.c ****     tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputNState << 8);
 1481              		.loc 1 887 0
 1482 0852 3B68     		ldr	r3, [r7, #0]
 1483 0854 DB88     		ldrh	r3, [r3, #6]
 1484 0856 4FEA0323 		lsl	r3, r3, #8
 1485 085a 7A69     		ldr	r2, [r7, #20]
 1486 085c 1343     		orrs	r3, r3, r2
 1487 085e 7B61     		str	r3, [r7, #20]
 888:../src/stm32f30x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 889:../src/stm32f30x_tim.c ****     tmpcr2 &= (uint32_t)~TIM_CR2_OIS3;
 1488              		.loc 1 889 0
 1489 0860 3B69     		ldr	r3, [r7, #16]
 1490 0862 23F48053 		bic	r3, r3, #4096
 1491 0866 3B61     		str	r3, [r7, #16]
 890:../src/stm32f30x_tim.c ****     tmpcr2 &= (uint32_t)~TIM_CR2_OIS3N;
 1492              		.loc 1 890 0
 1493 0868 3B69     		ldr	r3, [r7, #16]
 1494 086a 23F40053 		bic	r3, r3, #8192
 1495 086e 3B61     		str	r3, [r7, #16]
 891:../src/stm32f30x_tim.c ****     /* Set the Output Idle state */
 892:../src/stm32f30x_tim.c ****     tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 4);
 1496              		.loc 1 892 0
 1497 0870 3B68     		ldr	r3, [r7, #0]
 1498 0872 1B8A     		ldrh	r3, [r3, #16]
 1499 0874 4FEA0313 		lsl	r3, r3, #4
 1500 0878 3A69     		ldr	r2, [r7, #16]
 1501 087a 1343     		orrs	r3, r3, r2
 1502 087c 3B61     		str	r3, [r7, #16]
 893:../src/stm32f30x_tim.c ****     /* Set the Output N Idle state */
 894:../src/stm32f30x_tim.c ****     tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCNIdleState << 4);
 1503              		.loc 1 894 0
 1504 087e 3B68     		ldr	r3, [r7, #0]
 1505 0880 5B8A     		ldrh	r3, [r3, #18]
 1506 0882 4FEA0313 		lsl	r3, r3, #4
 1507 0886 3A69     		ldr	r2, [r7, #16]
 1508 0888 1343     		orrs	r3, r3, r2
 1509 088a 3B61     		str	r3, [r7, #16]
 1510              	.L52:
 895:../src/stm32f30x_tim.c ****   }
 896:../src/stm32f30x_tim.c ****   /* Write to TIMx CR2 */
 897:../src/stm32f30x_tim.c ****   TIMx->CR2 = tmpcr2;
 1511              		.loc 1 897 0
 1512 088c 7B68     		ldr	r3, [r7, #4]
 1513 088e 3A69     		ldr	r2, [r7, #16]
 1514 0890 5A60     		str	r2, [r3, #4]
 898:../src/stm32f30x_tim.c ****   
 899:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 */
 900:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1515              		.loc 1 900 0
 1516 0892 7B68     		ldr	r3, [r7, #4]
 1517 0894 FA68     		ldr	r2, [r7, #12]
 1518 0896 DA61     		str	r2, [r3, #28]
 901:../src/stm32f30x_tim.c ****   
 902:../src/stm32f30x_tim.c ****   /* Set the Capture Compare Register value */
 903:../src/stm32f30x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 1519              		.loc 1 903 0
 1520 0898 3B68     		ldr	r3, [r7, #0]
 1521 089a 9A68     		ldr	r2, [r3, #8]
 1522 089c 7B68     		ldr	r3, [r7, #4]
 1523 089e DA63     		str	r2, [r3, #60]
 904:../src/stm32f30x_tim.c ****   
 905:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER */
 906:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 1524              		.loc 1 906 0
 1525 08a0 7B68     		ldr	r3, [r7, #4]
 1526 08a2 7A69     		ldr	r2, [r7, #20]
 1527 08a4 1A62     		str	r2, [r3, #32]
 907:../src/stm32f30x_tim.c **** }
 1528              		.loc 1 907 0
 1529 08a6 07F11C07 		add	r7, r7, #28
 1530 08aa BD46     		mov	sp, r7
 1531 08ac 80BC     		pop	{r7}
 1532 08ae 7047     		bx	lr
 1533              		.cfi_endproc
 1534              	.LFE129:
 1536              		.align	2
 1537              		.global	TIM_OC4Init
 1538              		.thumb
 1539              		.thumb_func
 1541              	TIM_OC4Init:
 1542              	.LFB130:
 908:../src/stm32f30x_tim.c **** 
 909:../src/stm32f30x_tim.c **** /**
 910:../src/stm32f30x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified parameters
 911:../src/stm32f30x_tim.c ****   *         in the TIM_OCInitStruct.
 912:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
 913:../src/stm32f30x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 914:../src/stm32f30x_tim.c ****   *         the configuration information for the specified TIM peripheral.
 915:../src/stm32f30x_tim.c ****   * @retval None
 916:../src/stm32f30x_tim.c ****   */
 917:../src/stm32f30x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 918:../src/stm32f30x_tim.c **** {
 1543              		.loc 1 918 0
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 24
 1546              		@ frame_needed = 1, uses_anonymous_args = 0
 1547              		@ link register save eliminated.
 1548 08b0 80B4     		push	{r7}
 1549              	.LCFI57:
 1550              		.cfi_def_cfa_offset 4
 1551              		.cfi_offset 7, -4
 1552 08b2 87B0     		sub	sp, sp, #28
 1553              	.LCFI58:
 1554              		.cfi_def_cfa_offset 32
 1555 08b4 00AF     		add	r7, sp, #0
 1556              	.LCFI59:
 1557              		.cfi_def_cfa_register 7
 1558 08b6 7860     		str	r0, [r7, #4]
 1559 08b8 3960     		str	r1, [r7, #0]
 919:../src/stm32f30x_tim.c ****   uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1560              		.loc 1 919 0
 1561 08ba 4FF00003 		mov	r3, #0
 1562 08be 3B61     		str	r3, [r7, #16]
 1563 08c0 4FF00003 		mov	r3, #0
 1564 08c4 FB60     		str	r3, [r7, #12]
 1565 08c6 4FF00003 		mov	r3, #0
 1566 08ca 7B61     		str	r3, [r7, #20]
 920:../src/stm32f30x_tim.c ****    
 921:../src/stm32f30x_tim.c ****   /* Check the parameters */
 922:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 923:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 924:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 925:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 926:../src/stm32f30x_tim.c **** 
 927:../src/stm32f30x_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
 928:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
 1567              		.loc 1 928 0
 1568 08cc 7B68     		ldr	r3, [r7, #4]
 1569 08ce 1B6A     		ldr	r3, [r3, #32]
 1570 08d0 23F48052 		bic	r2, r3, #4096
 1571 08d4 7B68     		ldr	r3, [r7, #4]
 1572 08d6 1A62     		str	r2, [r3, #32]
 929:../src/stm32f30x_tim.c ****   
 930:../src/stm32f30x_tim.c ****   /* Get the TIMx CCER register value */
 931:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 1573              		.loc 1 931 0
 1574 08d8 7B68     		ldr	r3, [r7, #4]
 1575 08da 1B6A     		ldr	r3, [r3, #32]
 1576 08dc FB60     		str	r3, [r7, #12]
 932:../src/stm32f30x_tim.c ****   /* Get the TIMx CR2 register value */
 933:../src/stm32f30x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1577              		.loc 1 933 0
 1578 08de 7B68     		ldr	r3, [r7, #4]
 1579 08e0 5B68     		ldr	r3, [r3, #4]
 1580 08e2 7B61     		str	r3, [r7, #20]
 934:../src/stm32f30x_tim.c ****   
 935:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR2 register value */
 936:../src/stm32f30x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1581              		.loc 1 936 0
 1582 08e4 7B68     		ldr	r3, [r7, #4]
 1583 08e6 DB69     		ldr	r3, [r3, #28]
 1584 08e8 3B61     		str	r3, [r7, #16]
 937:../src/stm32f30x_tim.c ****     
 938:../src/stm32f30x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 939:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR2_OC4M;
 1585              		.loc 1 939 0
 1586 08ea 3B69     		ldr	r3, [r7, #16]
 1587 08ec 23F4E043 		bic	r3, r3, #28672
 1588 08f0 3B61     		str	r3, [r7, #16]
 940:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR2_CC4S;
 1589              		.loc 1 940 0
 1590 08f2 3B69     		ldr	r3, [r7, #16]
 1591 08f4 23F44073 		bic	r3, r3, #768
 1592 08f8 3B61     		str	r3, [r7, #16]
 941:../src/stm32f30x_tim.c ****   
 942:../src/stm32f30x_tim.c ****   /* Select the Output Compare Mode */
 943:../src/stm32f30x_tim.c ****   tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1593              		.loc 1 943 0
 1594 08fa 3B68     		ldr	r3, [r7, #0]
 1595 08fc 1B68     		ldr	r3, [r3, #0]
 1596 08fe 4FEA0323 		lsl	r3, r3, #8
 1597 0902 3A69     		ldr	r2, [r7, #16]
 1598 0904 1343     		orrs	r3, r3, r2
 1599 0906 3B61     		str	r3, [r7, #16]
 944:../src/stm32f30x_tim.c ****   
 945:../src/stm32f30x_tim.c ****   /* Reset the Output Polarity level */
 946:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC4P;
 1600              		.loc 1 946 0
 1601 0908 FB68     		ldr	r3, [r7, #12]
 1602 090a 23F40053 		bic	r3, r3, #8192
 1603 090e FB60     		str	r3, [r7, #12]
 947:../src/stm32f30x_tim.c ****   /* Set the Output Compare Polarity */
 948:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 12);
 1604              		.loc 1 948 0
 1605 0910 3B68     		ldr	r3, [r7, #0]
 1606 0912 9B89     		ldrh	r3, [r3, #12]
 1607 0914 4FEA0333 		lsl	r3, r3, #12
 1608 0918 FA68     		ldr	r2, [r7, #12]
 1609 091a 1343     		orrs	r3, r3, r2
 1610 091c FB60     		str	r3, [r7, #12]
 949:../src/stm32f30x_tim.c ****   
 950:../src/stm32f30x_tim.c ****   /* Set the Output State */
 951:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 12);
 1611              		.loc 1 951 0
 1612 091e 3B68     		ldr	r3, [r7, #0]
 1613 0920 9B88     		ldrh	r3, [r3, #4]
 1614 0922 4FEA0333 		lsl	r3, r3, #12
 1615 0926 FA68     		ldr	r2, [r7, #12]
 1616 0928 1343     		orrs	r3, r3, r2
 1617 092a FB60     		str	r3, [r7, #12]
 952:../src/stm32f30x_tim.c ****   
 953:../src/stm32f30x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1618              		.loc 1 953 0
 1619 092c 7A68     		ldr	r2, [r7, #4]
 1620 092e 4FF43053 		mov	r3, #11264
 1621 0932 C4F20103 		movt	r3, 16385
 1622 0936 9A42     		cmp	r2, r3
 1623 0938 06D0     		beq	.L54
 1624              		.loc 1 953 0 is_stmt 0 discriminator 1
 1625 093a 7A68     		ldr	r2, [r7, #4]
 1626 093c 4FF45053 		mov	r3, #13312
 1627 0940 C4F20103 		movt	r3, 16385
 1628 0944 9A42     		cmp	r2, r3
 1629 0946 0AD1     		bne	.L55
 1630              	.L54:
 954:../src/stm32f30x_tim.c ****   {
 955:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 956:../src/stm32f30x_tim.c ****     /* Reset the Output Compare IDLE State */
 957:../src/stm32f30x_tim.c ****     tmpcr2 &=(uint32_t) ~TIM_CR2_OIS4;
 1631              		.loc 1 957 0 is_stmt 1
 1632 0948 7B69     		ldr	r3, [r7, #20]
 1633 094a 23F48043 		bic	r3, r3, #16384
 1634 094e 7B61     		str	r3, [r7, #20]
 958:../src/stm32f30x_tim.c ****     /* Set the Output Idle state */
 959:../src/stm32f30x_tim.c ****     tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 6);
 1635              		.loc 1 959 0
 1636 0950 3B68     		ldr	r3, [r7, #0]
 1637 0952 1B8A     		ldrh	r3, [r3, #16]
 1638 0954 4FEA8313 		lsl	r3, r3, #6
 1639 0958 7A69     		ldr	r2, [r7, #20]
 1640 095a 1343     		orrs	r3, r3, r2
 1641 095c 7B61     		str	r3, [r7, #20]
 1642              	.L55:
 960:../src/stm32f30x_tim.c ****   }
 961:../src/stm32f30x_tim.c ****   /* Write to TIMx CR2 */
 962:../src/stm32f30x_tim.c ****   TIMx->CR2 = tmpcr2;
 1643              		.loc 1 962 0
 1644 095e 7B68     		ldr	r3, [r7, #4]
 1645 0960 7A69     		ldr	r2, [r7, #20]
 1646 0962 5A60     		str	r2, [r3, #4]
 963:../src/stm32f30x_tim.c ****   
 964:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 */  
 965:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1647              		.loc 1 965 0
 1648 0964 7B68     		ldr	r3, [r7, #4]
 1649 0966 3A69     		ldr	r2, [r7, #16]
 1650 0968 DA61     		str	r2, [r3, #28]
 966:../src/stm32f30x_tim.c ****     
 967:../src/stm32f30x_tim.c ****   /* Set the Capture Compare Register value */
 968:../src/stm32f30x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 1651              		.loc 1 968 0
 1652 096a 3B68     		ldr	r3, [r7, #0]
 1653 096c 9A68     		ldr	r2, [r3, #8]
 1654 096e 7B68     		ldr	r3, [r7, #4]
 1655 0970 1A64     		str	r2, [r3, #64]
 969:../src/stm32f30x_tim.c ****   
 970:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER */
 971:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 1656              		.loc 1 971 0
 1657 0972 7B68     		ldr	r3, [r7, #4]
 1658 0974 FA68     		ldr	r2, [r7, #12]
 1659 0976 1A62     		str	r2, [r3, #32]
 972:../src/stm32f30x_tim.c **** }
 1660              		.loc 1 972 0
 1661 0978 07F11C07 		add	r7, r7, #28
 1662 097c BD46     		mov	sp, r7
 1663 097e 80BC     		pop	{r7}
 1664 0980 7047     		bx	lr
 1665              		.cfi_endproc
 1666              	.LFE130:
 1668 0982 00BF     		.align	2
 1669              		.global	TIM_OC5Init
 1670              		.thumb
 1671              		.thumb_func
 1673              	TIM_OC5Init:
 1674              	.LFB131:
 973:../src/stm32f30x_tim.c **** 
 974:../src/stm32f30x_tim.c **** /**
 975:../src/stm32f30x_tim.c ****   * @brief  Initializes the TIMx Channel5 according to the specified parameters
 976:../src/stm32f30x_tim.c ****   *         in the TIM_OCInitStruct.
 977:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
 978:../src/stm32f30x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 979:../src/stm32f30x_tim.c ****   *         the configuration information for the specified TIM peripheral.
 980:../src/stm32f30x_tim.c ****   * @retval None
 981:../src/stm32f30x_tim.c ****   */
 982:../src/stm32f30x_tim.c **** void TIM_OC5Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 983:../src/stm32f30x_tim.c **** {
 1675              		.loc 1 983 0
 1676              		.cfi_startproc
 1677              		@ args = 0, pretend = 0, frame = 24
 1678              		@ frame_needed = 1, uses_anonymous_args = 0
 1679              		@ link register save eliminated.
 1680 0984 80B4     		push	{r7}
 1681              	.LCFI60:
 1682              		.cfi_def_cfa_offset 4
 1683              		.cfi_offset 7, -4
 1684 0986 87B0     		sub	sp, sp, #28
 1685              	.LCFI61:
 1686              		.cfi_def_cfa_offset 32
 1687 0988 00AF     		add	r7, sp, #0
 1688              	.LCFI62:
 1689              		.cfi_def_cfa_register 7
 1690 098a 7860     		str	r0, [r7, #4]
 1691 098c 3960     		str	r1, [r7, #0]
 984:../src/stm32f30x_tim.c ****   uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1692              		.loc 1 984 0
 1693 098e 4FF00003 		mov	r3, #0
 1694 0992 3B61     		str	r3, [r7, #16]
 1695 0994 4FF00003 		mov	r3, #0
 1696 0998 FB60     		str	r3, [r7, #12]
 1697 099a 4FF00003 		mov	r3, #0
 1698 099e 7B61     		str	r3, [r7, #20]
 985:../src/stm32f30x_tim.c ****    
 986:../src/stm32f30x_tim.c ****   /* Check the parameters */
 987:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx)); 
 988:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 989:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 990:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 991:../src/stm32f30x_tim.c **** 
 992:../src/stm32f30x_tim.c ****   /* Disable the Channel 5: Reset the CC5E Bit */
 993:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC5E; /* to be verified*/
 1699              		.loc 1 993 0
 1700 09a0 7B68     		ldr	r3, [r7, #4]
 1701 09a2 1B6A     		ldr	r3, [r3, #32]
 1702 09a4 23F48032 		bic	r2, r3, #65536
 1703 09a8 7B68     		ldr	r3, [r7, #4]
 1704 09aa 1A62     		str	r2, [r3, #32]
 994:../src/stm32f30x_tim.c ****   
 995:../src/stm32f30x_tim.c ****   /* Get the TIMx CCER register value */
 996:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 1705              		.loc 1 996 0
 1706 09ac 7B68     		ldr	r3, [r7, #4]
 1707 09ae 1B6A     		ldr	r3, [r3, #32]
 1708 09b0 FB60     		str	r3, [r7, #12]
 997:../src/stm32f30x_tim.c ****   /* Get the TIMx CR2 register value */
 998:../src/stm32f30x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1709              		.loc 1 998 0
 1710 09b2 7B68     		ldr	r3, [r7, #4]
 1711 09b4 5B68     		ldr	r3, [r3, #4]
 1712 09b6 7B61     		str	r3, [r7, #20]
 999:../src/stm32f30x_tim.c ****   
1000:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR3 register value */
1001:../src/stm32f30x_tim.c ****   tmpccmrx = TIMx->CCMR3;
 1713              		.loc 1 1001 0
 1714 09b8 7B68     		ldr	r3, [r7, #4]
 1715 09ba 5B6D     		ldr	r3, [r3, #84]
 1716 09bc 3B61     		str	r3, [r7, #16]
1002:../src/stm32f30x_tim.c ****   
1003:../src/stm32f30x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
1004:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR3_OC5M;
 1717              		.loc 1 1004 0
 1718 09be 3B69     		ldr	r3, [r7, #16]
 1719 09c0 23F07003 		bic	r3, r3, #112
 1720 09c4 3B61     		str	r3, [r7, #16]
1005:../src/stm32f30x_tim.c ****   
1006:../src/stm32f30x_tim.c ****   /* Select the Output Compare Mode */
1007:../src/stm32f30x_tim.c ****   tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode);
 1721              		.loc 1 1007 0
 1722 09c6 3B68     		ldr	r3, [r7, #0]
 1723 09c8 1B68     		ldr	r3, [r3, #0]
 1724 09ca 3A69     		ldr	r2, [r7, #16]
 1725 09cc 1343     		orrs	r3, r3, r2
 1726 09ce 3B61     		str	r3, [r7, #16]
1008:../src/stm32f30x_tim.c ****   
1009:../src/stm32f30x_tim.c ****   /* Reset the Output Polarity level */
1010:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC5P;
 1727              		.loc 1 1010 0
 1728 09d0 FB68     		ldr	r3, [r7, #12]
 1729 09d2 23F40033 		bic	r3, r3, #131072
 1730 09d6 FB60     		str	r3, [r7, #12]
1011:../src/stm32f30x_tim.c ****   /* Set the Output Compare Polarity */
1012:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 16);
 1731              		.loc 1 1012 0
 1732 09d8 3B68     		ldr	r3, [r7, #0]
 1733 09da 9B89     		ldrh	r3, [r3, #12]
 1734 09dc 4FEA0343 		lsl	r3, r3, #16
 1735 09e0 FA68     		ldr	r2, [r7, #12]
 1736 09e2 1343     		orrs	r3, r3, r2
 1737 09e4 FB60     		str	r3, [r7, #12]
1013:../src/stm32f30x_tim.c **** 
1014:../src/stm32f30x_tim.c ****   /* Set the Output State */
1015:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 16);
 1738              		.loc 1 1015 0
 1739 09e6 3B68     		ldr	r3, [r7, #0]
 1740 09e8 9B88     		ldrh	r3, [r3, #4]
 1741 09ea 4FEA0343 		lsl	r3, r3, #16
 1742 09ee FA68     		ldr	r2, [r7, #12]
 1743 09f0 1343     		orrs	r3, r3, r2
 1744 09f2 FB60     		str	r3, [r7, #12]
1016:../src/stm32f30x_tim.c ****   
1017:../src/stm32f30x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1745              		.loc 1 1017 0
 1746 09f4 7A68     		ldr	r2, [r7, #4]
 1747 09f6 4FF43053 		mov	r3, #11264
 1748 09fa C4F20103 		movt	r3, 16385
 1749 09fe 9A42     		cmp	r2, r3
 1750 0a00 06D0     		beq	.L57
 1751              		.loc 1 1017 0 is_stmt 0 discriminator 1
 1752 0a02 7A68     		ldr	r2, [r7, #4]
 1753 0a04 4FF45053 		mov	r3, #13312
 1754 0a08 C4F20103 		movt	r3, 16385
 1755 0a0c 9A42     		cmp	r2, r3
 1756 0a0e 0AD1     		bne	.L58
 1757              	.L57:
1018:../src/stm32f30x_tim.c ****   {
1019:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
1020:../src/stm32f30x_tim.c ****     /* Reset the Output Compare IDLE State */
1021:../src/stm32f30x_tim.c ****     tmpcr2 &=(uint32_t) ~TIM_CR2_OIS5;
 1758              		.loc 1 1021 0 is_stmt 1
 1759 0a10 7B69     		ldr	r3, [r7, #20]
 1760 0a12 23F48033 		bic	r3, r3, #65536
 1761 0a16 7B61     		str	r3, [r7, #20]
1022:../src/stm32f30x_tim.c ****     /* Set the Output Idle state */
1023:../src/stm32f30x_tim.c ****     tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 16);
 1762              		.loc 1 1023 0
 1763 0a18 3B68     		ldr	r3, [r7, #0]
 1764 0a1a 1B8A     		ldrh	r3, [r3, #16]
 1765 0a1c 4FEA0343 		lsl	r3, r3, #16
 1766 0a20 7A69     		ldr	r2, [r7, #20]
 1767 0a22 1343     		orrs	r3, r3, r2
 1768 0a24 7B61     		str	r3, [r7, #20]
 1769              	.L58:
1024:../src/stm32f30x_tim.c ****   }
1025:../src/stm32f30x_tim.c ****   /* Write to TIMx CR2 */
1026:../src/stm32f30x_tim.c ****   TIMx->CR2 = tmpcr2;
 1770              		.loc 1 1026 0
 1771 0a26 7B68     		ldr	r3, [r7, #4]
 1772 0a28 7A69     		ldr	r2, [r7, #20]
 1773 0a2a 5A60     		str	r2, [r3, #4]
1027:../src/stm32f30x_tim.c ****   
1028:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 */  
1029:../src/stm32f30x_tim.c ****   TIMx->CCMR3 = tmpccmrx;
 1774              		.loc 1 1029 0
 1775 0a2c 7B68     		ldr	r3, [r7, #4]
 1776 0a2e 3A69     		ldr	r2, [r7, #16]
 1777 0a30 5A65     		str	r2, [r3, #84]
1030:../src/stm32f30x_tim.c ****     
1031:../src/stm32f30x_tim.c ****   /* Set the Capture Compare Register value */
1032:../src/stm32f30x_tim.c ****   TIMx->CCR5 = TIM_OCInitStruct->TIM_Pulse;
 1778              		.loc 1 1032 0
 1779 0a32 3B68     		ldr	r3, [r7, #0]
 1780 0a34 9A68     		ldr	r2, [r3, #8]
 1781 0a36 7B68     		ldr	r3, [r7, #4]
 1782 0a38 9A65     		str	r2, [r3, #88]
1033:../src/stm32f30x_tim.c ****   
1034:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER */
1035:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 1783              		.loc 1 1035 0
 1784 0a3a 7B68     		ldr	r3, [r7, #4]
 1785 0a3c FA68     		ldr	r2, [r7, #12]
 1786 0a3e 1A62     		str	r2, [r3, #32]
1036:../src/stm32f30x_tim.c **** }
 1787              		.loc 1 1036 0
 1788 0a40 07F11C07 		add	r7, r7, #28
 1789 0a44 BD46     		mov	sp, r7
 1790 0a46 80BC     		pop	{r7}
 1791 0a48 7047     		bx	lr
 1792              		.cfi_endproc
 1793              	.LFE131:
 1795 0a4a 00BF     		.align	2
 1796              		.global	TIM_OC6Init
 1797              		.thumb
 1798              		.thumb_func
 1800              	TIM_OC6Init:
 1801              	.LFB132:
1037:../src/stm32f30x_tim.c **** 
1038:../src/stm32f30x_tim.c **** /**
1039:../src/stm32f30x_tim.c ****   * @brief  Initializes the TIMx Channel6 according to the specified parameters
1040:../src/stm32f30x_tim.c ****   *         in the TIM_OCInitStruct.
1041:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1042:../src/stm32f30x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
1043:../src/stm32f30x_tim.c ****   *         the configuration information for the specified TIM peripheral.
1044:../src/stm32f30x_tim.c ****   * @retval None
1045:../src/stm32f30x_tim.c ****   */
1046:../src/stm32f30x_tim.c **** void TIM_OC6Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
1047:../src/stm32f30x_tim.c **** {
 1802              		.loc 1 1047 0
 1803              		.cfi_startproc
 1804              		@ args = 0, pretend = 0, frame = 24
 1805              		@ frame_needed = 1, uses_anonymous_args = 0
 1806              		@ link register save eliminated.
 1807 0a4c 80B4     		push	{r7}
 1808              	.LCFI63:
 1809              		.cfi_def_cfa_offset 4
 1810              		.cfi_offset 7, -4
 1811 0a4e 87B0     		sub	sp, sp, #28
 1812              	.LCFI64:
 1813              		.cfi_def_cfa_offset 32
 1814 0a50 00AF     		add	r7, sp, #0
 1815              	.LCFI65:
 1816              		.cfi_def_cfa_register 7
 1817 0a52 7860     		str	r0, [r7, #4]
 1818 0a54 3960     		str	r1, [r7, #0]
1048:../src/stm32f30x_tim.c ****   uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1819              		.loc 1 1048 0
 1820 0a56 4FF00003 		mov	r3, #0
 1821 0a5a 3B61     		str	r3, [r7, #16]
 1822 0a5c 4FF00003 		mov	r3, #0
 1823 0a60 FB60     		str	r3, [r7, #12]
 1824 0a62 4FF00003 		mov	r3, #0
 1825 0a66 7B61     		str	r3, [r7, #20]
1049:../src/stm32f30x_tim.c ****    
1050:../src/stm32f30x_tim.c ****   /* Check the parameters */
1051:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx)); 
1052:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
1053:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
1054:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
1055:../src/stm32f30x_tim.c **** 
1056:../src/stm32f30x_tim.c ****   /* Disable the Channel 5: Reset the CC5E Bit */
1057:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC6E; /* to be verified*/
 1826              		.loc 1 1057 0
 1827 0a68 7B68     		ldr	r3, [r7, #4]
 1828 0a6a 1B6A     		ldr	r3, [r3, #32]
 1829 0a6c 23F48012 		bic	r2, r3, #1048576
 1830 0a70 7B68     		ldr	r3, [r7, #4]
 1831 0a72 1A62     		str	r2, [r3, #32]
1058:../src/stm32f30x_tim.c ****   
1059:../src/stm32f30x_tim.c ****   /* Get the TIMx CCER register value */
1060:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 1832              		.loc 1 1060 0
 1833 0a74 7B68     		ldr	r3, [r7, #4]
 1834 0a76 1B6A     		ldr	r3, [r3, #32]
 1835 0a78 FB60     		str	r3, [r7, #12]
1061:../src/stm32f30x_tim.c ****   /* Get the TIMx CR2 register value */
1062:../src/stm32f30x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1836              		.loc 1 1062 0
 1837 0a7a 7B68     		ldr	r3, [r7, #4]
 1838 0a7c 5B68     		ldr	r3, [r3, #4]
 1839 0a7e 7B61     		str	r3, [r7, #20]
1063:../src/stm32f30x_tim.c ****   
1064:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR3 register value */
1065:../src/stm32f30x_tim.c ****   tmpccmrx = TIMx->CCMR3;
 1840              		.loc 1 1065 0
 1841 0a80 7B68     		ldr	r3, [r7, #4]
 1842 0a82 5B6D     		ldr	r3, [r3, #84]
 1843 0a84 3B61     		str	r3, [r7, #16]
1066:../src/stm32f30x_tim.c ****   
1067:../src/stm32f30x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
1068:../src/stm32f30x_tim.c ****   tmpccmrx &= (uint32_t)~TIM_CCMR3_OC6M;
 1844              		.loc 1 1068 0
 1845 0a86 3B69     		ldr	r3, [r7, #16]
 1846 0a88 23F4E043 		bic	r3, r3, #28672
 1847 0a8c 3B61     		str	r3, [r7, #16]
1069:../src/stm32f30x_tim.c ****   
1070:../src/stm32f30x_tim.c ****   /* Select the Output Compare Mode */
1071:../src/stm32f30x_tim.c ****   tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1848              		.loc 1 1071 0
 1849 0a8e 3B68     		ldr	r3, [r7, #0]
 1850 0a90 1B68     		ldr	r3, [r3, #0]
 1851 0a92 4FEA0323 		lsl	r3, r3, #8
 1852 0a96 3A69     		ldr	r2, [r7, #16]
 1853 0a98 1343     		orrs	r3, r3, r2
 1854 0a9a 3B61     		str	r3, [r7, #16]
1072:../src/stm32f30x_tim.c ****   
1073:../src/stm32f30x_tim.c ****   /* Reset the Output Polarity level */
1074:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 1855              		.loc 1 1074 0
 1856 0a9c FB68     		ldr	r3, [r7, #12]
 1857 0a9e 23F40013 		bic	r3, r3, #2097152
 1858 0aa2 FB60     		str	r3, [r7, #12]
1075:../src/stm32f30x_tim.c ****   /* Set the Output Compare Polarity */
1076:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 20);
 1859              		.loc 1 1076 0
 1860 0aa4 3B68     		ldr	r3, [r7, #0]
 1861 0aa6 9B89     		ldrh	r3, [r3, #12]
 1862 0aa8 4FEA0353 		lsl	r3, r3, #20
 1863 0aac FA68     		ldr	r2, [r7, #12]
 1864 0aae 1343     		orrs	r3, r3, r2
 1865 0ab0 FB60     		str	r3, [r7, #12]
1077:../src/stm32f30x_tim.c **** 
1078:../src/stm32f30x_tim.c ****   /* Set the Output State */
1079:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 20);
 1866              		.loc 1 1079 0
 1867 0ab2 3B68     		ldr	r3, [r7, #0]
 1868 0ab4 9B88     		ldrh	r3, [r3, #4]
 1869 0ab6 4FEA0353 		lsl	r3, r3, #20
 1870 0aba FA68     		ldr	r2, [r7, #12]
 1871 0abc 1343     		orrs	r3, r3, r2
 1872 0abe FB60     		str	r3, [r7, #12]
1080:../src/stm32f30x_tim.c ****   
1081:../src/stm32f30x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1873              		.loc 1 1081 0
 1874 0ac0 7A68     		ldr	r2, [r7, #4]
 1875 0ac2 4FF43053 		mov	r3, #11264
 1876 0ac6 C4F20103 		movt	r3, 16385
 1877 0aca 9A42     		cmp	r2, r3
 1878 0acc 06D0     		beq	.L60
 1879              		.loc 1 1081 0 is_stmt 0 discriminator 1
 1880 0ace 7A68     		ldr	r2, [r7, #4]
 1881 0ad0 4FF45053 		mov	r3, #13312
 1882 0ad4 C4F20103 		movt	r3, 16385
 1883 0ad8 9A42     		cmp	r2, r3
 1884 0ada 03D1     		bne	.L61
 1885              	.L60:
1082:../src/stm32f30x_tim.c ****   {
1083:../src/stm32f30x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
1084:../src/stm32f30x_tim.c ****     /* Reset the Output Compare IDLE State */
1085:../src/stm32f30x_tim.c ****     tmpcr2 &=(uint32_t) ~TIM_CR2_OIS6;
 1886              		.loc 1 1085 0 is_stmt 1
 1887 0adc 7B69     		ldr	r3, [r7, #20]
 1888 0ade 23F40033 		bic	r3, r3, #131072
 1889 0ae2 7B61     		str	r3, [r7, #20]
 1890              	.L61:
1086:../src/stm32f30x_tim.c ****     /* Set the Output Idle state */
1087:../src/stm32f30x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 18);
1088:../src/stm32f30x_tim.c ****   }
1089:../src/stm32f30x_tim.c ****   /* Write to TIMx CR2 */
1090:../src/stm32f30x_tim.c ****   TIMx->CR2 = tmpcr2;
 1891              		.loc 1 1090 0
 1892 0ae4 7B68     		ldr	r3, [r7, #4]
 1893 0ae6 7A69     		ldr	r2, [r7, #20]
 1894 0ae8 5A60     		str	r2, [r3, #4]
1091:../src/stm32f30x_tim.c ****   
1092:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 */  
1093:../src/stm32f30x_tim.c ****   TIMx->CCMR3 = tmpccmrx;
 1895              		.loc 1 1093 0
 1896 0aea 7B68     		ldr	r3, [r7, #4]
 1897 0aec 3A69     		ldr	r2, [r7, #16]
 1898 0aee 5A65     		str	r2, [r3, #84]
1094:../src/stm32f30x_tim.c ****     
1095:../src/stm32f30x_tim.c ****   /* Set the Capture Compare Register value */
1096:../src/stm32f30x_tim.c ****   TIMx->CCR6 = TIM_OCInitStruct->TIM_Pulse;
 1899              		.loc 1 1096 0
 1900 0af0 3B68     		ldr	r3, [r7, #0]
 1901 0af2 9A68     		ldr	r2, [r3, #8]
 1902 0af4 7B68     		ldr	r3, [r7, #4]
 1903 0af6 DA65     		str	r2, [r3, #92]
1097:../src/stm32f30x_tim.c ****   
1098:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER */
1099:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 1904              		.loc 1 1099 0
 1905 0af8 7B68     		ldr	r3, [r7, #4]
 1906 0afa FA68     		ldr	r2, [r7, #12]
 1907 0afc 1A62     		str	r2, [r3, #32]
1100:../src/stm32f30x_tim.c **** }
 1908              		.loc 1 1100 0
 1909 0afe 07F11C07 		add	r7, r7, #28
 1910 0b02 BD46     		mov	sp, r7
 1911 0b04 80BC     		pop	{r7}
 1912 0b06 7047     		bx	lr
 1913              		.cfi_endproc
 1914              	.LFE132:
 1916              		.align	2
 1917              		.global	TIM_SelectGC5C1
 1918              		.thumb
 1919              		.thumb_func
 1921              	TIM_SelectGC5C1:
 1922              	.LFB133:
1101:../src/stm32f30x_tim.c **** 
1102:../src/stm32f30x_tim.c **** /**
1103:../src/stm32f30x_tim.c ****   * @brief  Selects the TIM Group Channel 5 and Channel 1, 
1104:../src/stm32f30x_tim.c ****             OC1REFC is the logical AND of OC1REFC and OC5REF.
1105:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
1106:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the Commutation event.
1107:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
1108:../src/stm32f30x_tim.c ****   * @retval None
1109:../src/stm32f30x_tim.c ****   */
1110:../src/stm32f30x_tim.c **** void TIM_SelectGC5C1(TIM_TypeDef* TIMx, FunctionalState NewState)
1111:../src/stm32f30x_tim.c **** {
 1923              		.loc 1 1111 0
 1924              		.cfi_startproc
 1925              		@ args = 0, pretend = 0, frame = 8
 1926              		@ frame_needed = 1, uses_anonymous_args = 0
 1927              		@ link register save eliminated.
 1928 0b08 80B4     		push	{r7}
 1929              	.LCFI66:
 1930              		.cfi_def_cfa_offset 4
 1931              		.cfi_offset 7, -4
 1932 0b0a 83B0     		sub	sp, sp, #12
 1933              	.LCFI67:
 1934              		.cfi_def_cfa_offset 16
 1935 0b0c 00AF     		add	r7, sp, #0
 1936              	.LCFI68:
 1937              		.cfi_def_cfa_register 7
 1938 0b0e 7860     		str	r0, [r7, #4]
 1939 0b10 0B46     		mov	r3, r1
 1940 0b12 FB70     		strb	r3, [r7, #3]
1112:../src/stm32f30x_tim.c ****   /* Check the parameters */
1113:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1114:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1115:../src/stm32f30x_tim.c **** 
1116:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 1941              		.loc 1 1116 0
 1942 0b14 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1943 0b16 002B     		cmp	r3, #0
 1944 0b18 06D0     		beq	.L63
1117:../src/stm32f30x_tim.c ****   {
1118:../src/stm32f30x_tim.c ****     /* Set the GC5C1 Bit */
1119:../src/stm32f30x_tim.c ****     TIMx->CCR5 |= TIM_CCR5_GC5C1;
 1945              		.loc 1 1119 0
 1946 0b1a 7B68     		ldr	r3, [r7, #4]
 1947 0b1c 9B6D     		ldr	r3, [r3, #88]
 1948 0b1e 43F00052 		orr	r2, r3, #536870912
 1949 0b22 7B68     		ldr	r3, [r7, #4]
 1950 0b24 9A65     		str	r2, [r3, #88]
 1951 0b26 05E0     		b	.L62
 1952              	.L63:
1120:../src/stm32f30x_tim.c ****   }
1121:../src/stm32f30x_tim.c ****   else
1122:../src/stm32f30x_tim.c ****   {
1123:../src/stm32f30x_tim.c ****     /* Reset the GC5C1 Bit */
1124:../src/stm32f30x_tim.c ****     TIMx->CCR5 &= (uint32_t)~TIM_CCR5_GC5C1;
 1953              		.loc 1 1124 0
 1954 0b28 7B68     		ldr	r3, [r7, #4]
 1955 0b2a 9B6D     		ldr	r3, [r3, #88]
 1956 0b2c 23F00052 		bic	r2, r3, #536870912
 1957 0b30 7B68     		ldr	r3, [r7, #4]
 1958 0b32 9A65     		str	r2, [r3, #88]
 1959              	.L62:
1125:../src/stm32f30x_tim.c ****   }
1126:../src/stm32f30x_tim.c **** }
 1960              		.loc 1 1126 0
 1961 0b34 07F10C07 		add	r7, r7, #12
 1962 0b38 BD46     		mov	sp, r7
 1963 0b3a 80BC     		pop	{r7}
 1964 0b3c 7047     		bx	lr
 1965              		.cfi_endproc
 1966              	.LFE133:
 1968 0b3e 00BF     		.align	2
 1969              		.global	TIM_SelectGC5C2
 1970              		.thumb
 1971              		.thumb_func
 1973              	TIM_SelectGC5C2:
 1974              	.LFB134:
1127:../src/stm32f30x_tim.c **** 
1128:../src/stm32f30x_tim.c **** /**
1129:../src/stm32f30x_tim.c ****   * @brief  Selects the TIM Group Channel 5 and Channel 2, 
1130:../src/stm32f30x_tim.c ****             OC2REFC is the logical AND of OC2REFC and OC5REF.
1131:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
1132:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the Commutation event.
1133:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
1134:../src/stm32f30x_tim.c ****   * @retval None
1135:../src/stm32f30x_tim.c ****   */
1136:../src/stm32f30x_tim.c **** void TIM_SelectGC5C2(TIM_TypeDef* TIMx, FunctionalState NewState)
1137:../src/stm32f30x_tim.c **** {
 1975              		.loc 1 1137 0
 1976              		.cfi_startproc
 1977              		@ args = 0, pretend = 0, frame = 8
 1978              		@ frame_needed = 1, uses_anonymous_args = 0
 1979              		@ link register save eliminated.
 1980 0b40 80B4     		push	{r7}
 1981              	.LCFI69:
 1982              		.cfi_def_cfa_offset 4
 1983              		.cfi_offset 7, -4
 1984 0b42 83B0     		sub	sp, sp, #12
 1985              	.LCFI70:
 1986              		.cfi_def_cfa_offset 16
 1987 0b44 00AF     		add	r7, sp, #0
 1988              	.LCFI71:
 1989              		.cfi_def_cfa_register 7
 1990 0b46 7860     		str	r0, [r7, #4]
 1991 0b48 0B46     		mov	r3, r1
 1992 0b4a FB70     		strb	r3, [r7, #3]
1138:../src/stm32f30x_tim.c ****   /* Check the parameters */
1139:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1140:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1141:../src/stm32f30x_tim.c **** 
1142:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 1993              		.loc 1 1142 0
 1994 0b4c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1995 0b4e 002B     		cmp	r3, #0
 1996 0b50 06D0     		beq	.L66
1143:../src/stm32f30x_tim.c ****   {
1144:../src/stm32f30x_tim.c ****     /* Set the GC5C2 Bit */
1145:../src/stm32f30x_tim.c ****     TIMx->CCR5 |= TIM_CCR5_GC5C2;
 1997              		.loc 1 1145 0
 1998 0b52 7B68     		ldr	r3, [r7, #4]
 1999 0b54 9B6D     		ldr	r3, [r3, #88]
 2000 0b56 43F08042 		orr	r2, r3, #1073741824
 2001 0b5a 7B68     		ldr	r3, [r7, #4]
 2002 0b5c 9A65     		str	r2, [r3, #88]
 2003 0b5e 05E0     		b	.L65
 2004              	.L66:
1146:../src/stm32f30x_tim.c ****   }
1147:../src/stm32f30x_tim.c ****   else
1148:../src/stm32f30x_tim.c ****   {
1149:../src/stm32f30x_tim.c ****     /* Reset the GC5C2 Bit */
1150:../src/stm32f30x_tim.c ****     TIMx->CCR5 &= (uint32_t)~TIM_CCR5_GC5C2;
 2005              		.loc 1 1150 0
 2006 0b60 7B68     		ldr	r3, [r7, #4]
 2007 0b62 9B6D     		ldr	r3, [r3, #88]
 2008 0b64 23F08042 		bic	r2, r3, #1073741824
 2009 0b68 7B68     		ldr	r3, [r7, #4]
 2010 0b6a 9A65     		str	r2, [r3, #88]
 2011              	.L65:
1151:../src/stm32f30x_tim.c ****   }
1152:../src/stm32f30x_tim.c **** }
 2012              		.loc 1 1152 0
 2013 0b6c 07F10C07 		add	r7, r7, #12
 2014 0b70 BD46     		mov	sp, r7
 2015 0b72 80BC     		pop	{r7}
 2016 0b74 7047     		bx	lr
 2017              		.cfi_endproc
 2018              	.LFE134:
 2020 0b76 00BF     		.align	2
 2021              		.global	TIM_SelectGC5C3
 2022              		.thumb
 2023              		.thumb_func
 2025              	TIM_SelectGC5C3:
 2026              	.LFB135:
1153:../src/stm32f30x_tim.c **** 
1154:../src/stm32f30x_tim.c **** 
1155:../src/stm32f30x_tim.c **** /**
1156:../src/stm32f30x_tim.c ****   * @brief  Selects the TIM Group Channel 5 and Channel 3, 
1157:../src/stm32f30x_tim.c ****             OC3REFC is the logical AND of OC3REFC and OC5REF.
1158:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
1159:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the Commutation event.
1160:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
1161:../src/stm32f30x_tim.c ****   * @retval None
1162:../src/stm32f30x_tim.c ****   */
1163:../src/stm32f30x_tim.c **** void TIM_SelectGC5C3(TIM_TypeDef* TIMx, FunctionalState NewState)
1164:../src/stm32f30x_tim.c **** {
 2027              		.loc 1 1164 0
 2028              		.cfi_startproc
 2029              		@ args = 0, pretend = 0, frame = 8
 2030              		@ frame_needed = 1, uses_anonymous_args = 0
 2031              		@ link register save eliminated.
 2032 0b78 80B4     		push	{r7}
 2033              	.LCFI72:
 2034              		.cfi_def_cfa_offset 4
 2035              		.cfi_offset 7, -4
 2036 0b7a 83B0     		sub	sp, sp, #12
 2037              	.LCFI73:
 2038              		.cfi_def_cfa_offset 16
 2039 0b7c 00AF     		add	r7, sp, #0
 2040              	.LCFI74:
 2041              		.cfi_def_cfa_register 7
 2042 0b7e 7860     		str	r0, [r7, #4]
 2043 0b80 0B46     		mov	r3, r1
 2044 0b82 FB70     		strb	r3, [r7, #3]
1165:../src/stm32f30x_tim.c ****   /* Check the parameters */
1166:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1167:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1168:../src/stm32f30x_tim.c **** 
1169:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 2045              		.loc 1 1169 0
 2046 0b84 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2047 0b86 002B     		cmp	r3, #0
 2048 0b88 06D0     		beq	.L69
1170:../src/stm32f30x_tim.c ****   {
1171:../src/stm32f30x_tim.c ****     /* Set the GC5C3 Bit */
1172:../src/stm32f30x_tim.c ****     TIMx->CCR5 |= TIM_CCR5_GC5C3;
 2049              		.loc 1 1172 0
 2050 0b8a 7B68     		ldr	r3, [r7, #4]
 2051 0b8c 9B6D     		ldr	r3, [r3, #88]
 2052 0b8e 43F00042 		orr	r2, r3, #-2147483648
 2053 0b92 7B68     		ldr	r3, [r7, #4]
 2054 0b94 9A65     		str	r2, [r3, #88]
 2055 0b96 05E0     		b	.L68
 2056              	.L69:
1173:../src/stm32f30x_tim.c ****   }
1174:../src/stm32f30x_tim.c ****   else
1175:../src/stm32f30x_tim.c ****   {
1176:../src/stm32f30x_tim.c ****     /* Reset the GC5C3 Bit */
1177:../src/stm32f30x_tim.c ****     TIMx->CCR5 &= (uint32_t)~TIM_CCR5_GC5C3;
 2057              		.loc 1 1177 0
 2058 0b98 7B68     		ldr	r3, [r7, #4]
 2059 0b9a 9B6D     		ldr	r3, [r3, #88]
 2060 0b9c 23F00042 		bic	r2, r3, #-2147483648
 2061 0ba0 7B68     		ldr	r3, [r7, #4]
 2062 0ba2 9A65     		str	r2, [r3, #88]
 2063              	.L68:
1178:../src/stm32f30x_tim.c ****   }
1179:../src/stm32f30x_tim.c **** }
 2064              		.loc 1 1179 0
 2065 0ba4 07F10C07 		add	r7, r7, #12
 2066 0ba8 BD46     		mov	sp, r7
 2067 0baa 80BC     		pop	{r7}
 2068 0bac 7047     		bx	lr
 2069              		.cfi_endproc
 2070              	.LFE135:
 2072 0bae 00BF     		.align	2
 2073              		.global	TIM_OCStructInit
 2074              		.thumb
 2075              		.thumb_func
 2077              	TIM_OCStructInit:
 2078              	.LFB136:
1180:../src/stm32f30x_tim.c **** 
1181:../src/stm32f30x_tim.c **** /**
1182:../src/stm32f30x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
1183:../src/stm32f30x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
1184:../src/stm32f30x_tim.c ****   *         be initialized.
1185:../src/stm32f30x_tim.c ****   * @retval None
1186:../src/stm32f30x_tim.c ****   */
1187:../src/stm32f30x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
1188:../src/stm32f30x_tim.c **** {
 2079              		.loc 1 1188 0
 2080              		.cfi_startproc
 2081              		@ args = 0, pretend = 0, frame = 8
 2082              		@ frame_needed = 1, uses_anonymous_args = 0
 2083              		@ link register save eliminated.
 2084 0bb0 80B4     		push	{r7}
 2085              	.LCFI75:
 2086              		.cfi_def_cfa_offset 4
 2087              		.cfi_offset 7, -4
 2088 0bb2 83B0     		sub	sp, sp, #12
 2089              	.LCFI76:
 2090              		.cfi_def_cfa_offset 16
 2091 0bb4 00AF     		add	r7, sp, #0
 2092              	.LCFI77:
 2093              		.cfi_def_cfa_register 7
 2094 0bb6 7860     		str	r0, [r7, #4]
1189:../src/stm32f30x_tim.c ****   /* Set the default configuration */
1190:../src/stm32f30x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 2095              		.loc 1 1190 0
 2096 0bb8 7B68     		ldr	r3, [r7, #4]
 2097 0bba 4FF00002 		mov	r2, #0
 2098 0bbe 1A60     		str	r2, [r3, #0]
1191:../src/stm32f30x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 2099              		.loc 1 1191 0
 2100 0bc0 7B68     		ldr	r3, [r7, #4]
 2101 0bc2 4FF00002 		mov	r2, #0
 2102 0bc6 9A80     		strh	r2, [r3, #4]	@ movhi
1192:../src/stm32f30x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 2103              		.loc 1 1192 0
 2104 0bc8 7B68     		ldr	r3, [r7, #4]
 2105 0bca 4FF00002 		mov	r2, #0
 2106 0bce DA80     		strh	r2, [r3, #6]	@ movhi
1193:../src/stm32f30x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 2107              		.loc 1 1193 0
 2108 0bd0 7B68     		ldr	r3, [r7, #4]
 2109 0bd2 4FF00002 		mov	r2, #0
 2110 0bd6 9A60     		str	r2, [r3, #8]
1194:../src/stm32f30x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 2111              		.loc 1 1194 0
 2112 0bd8 7B68     		ldr	r3, [r7, #4]
 2113 0bda 4FF00002 		mov	r2, #0
 2114 0bde 9A81     		strh	r2, [r3, #12]	@ movhi
1195:../src/stm32f30x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 2115              		.loc 1 1195 0
 2116 0be0 7B68     		ldr	r3, [r7, #4]
 2117 0be2 4FF00002 		mov	r2, #0
 2118 0be6 DA81     		strh	r2, [r3, #14]	@ movhi
1196:../src/stm32f30x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 2119              		.loc 1 1196 0
 2120 0be8 7B68     		ldr	r3, [r7, #4]
 2121 0bea 4FF00002 		mov	r2, #0
 2122 0bee 1A82     		strh	r2, [r3, #16]	@ movhi
1197:../src/stm32f30x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 2123              		.loc 1 1197 0
 2124 0bf0 7B68     		ldr	r3, [r7, #4]
 2125 0bf2 4FF00002 		mov	r2, #0
 2126 0bf6 5A82     		strh	r2, [r3, #18]	@ movhi
1198:../src/stm32f30x_tim.c **** }
 2127              		.loc 1 1198 0
 2128 0bf8 07F10C07 		add	r7, r7, #12
 2129 0bfc BD46     		mov	sp, r7
 2130 0bfe 80BC     		pop	{r7}
 2131 0c00 7047     		bx	lr
 2132              		.cfi_endproc
 2133              	.LFE136:
 2135 0c02 00BF     		.align	2
 2136              		.global	TIM_SelectOCxM
 2137              		.thumb
 2138              		.thumb_func
 2140              	TIM_SelectOCxM:
 2141              	.LFB137:
1199:../src/stm32f30x_tim.c **** 
1200:../src/stm32f30x_tim.c **** /**
1201:../src/stm32f30x_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
1202:../src/stm32f30x_tim.c ****   * @note   This function disables the selected channel before changing the Output
1203:../src/stm32f30x_tim.c ****   *         Compare Mode. If needed, user has to enable this channel using
1204:../src/stm32f30x_tim.c ****   *         TIM_CCxCmd() and TIM_CCxNCmd() functions.
1205:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
1206:../src/stm32f30x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1207:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1208:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1209:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1210:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1211:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1212:../src/stm32f30x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
1213:../src/stm32f30x_tim.c ****   *           This parameter can be one of the following values:
1214:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Timing
1215:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Active
1216:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Toggle
1217:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_PWM1
1218:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_PWM2
1219:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_Active
1220:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_InActive
1221:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Retrigerrable_OPM1
1222:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Retrigerrable_OPM2
1223:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Combined_PWM1
1224:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Combined_PWM2
1225:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Asymmetric_PWM1
1226:../src/stm32f30x_tim.c ****   *            @arg TIM_OCMode_Asymmetric_PWM2            
1227:../src/stm32f30x_tim.c ****   * @retval None
1228:../src/stm32f30x_tim.c ****   */
1229:../src/stm32f30x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint32_t TIM_OCMode) /* to be updated*
1230:../src/stm32f30x_tim.c **** {
 2142              		.loc 1 1230 0
 2143              		.cfi_startproc
 2144              		@ args = 0, pretend = 0, frame = 24
 2145              		@ frame_needed = 1, uses_anonymous_args = 0
 2146              		@ link register save eliminated.
 2147 0c04 80B4     		push	{r7}
 2148              	.LCFI78:
 2149              		.cfi_def_cfa_offset 4
 2150              		.cfi_offset 7, -4
 2151 0c06 87B0     		sub	sp, sp, #28
 2152              	.LCFI79:
 2153              		.cfi_def_cfa_offset 32
 2154 0c08 00AF     		add	r7, sp, #0
 2155              	.LCFI80:
 2156              		.cfi_def_cfa_register 7
 2157 0c0a F860     		str	r0, [r7, #12]
 2158 0c0c 0B46     		mov	r3, r1
 2159 0c0e 7A60     		str	r2, [r7, #4]
 2160 0c10 7B81     		strh	r3, [r7, #10]	@ movhi
1231:../src/stm32f30x_tim.c ****   uint32_t tmp = 0;
 2161              		.loc 1 1231 0
 2162 0c12 4FF00003 		mov	r3, #0
 2163 0c16 7B61     		str	r3, [r7, #20]
1232:../src/stm32f30x_tim.c ****   uint16_t tmp1 = 0;
 2164              		.loc 1 1232 0
 2165 0c18 4FF00003 		mov	r3, #0
 2166 0c1c 7B82     		strh	r3, [r7, #18]	@ movhi
1233:../src/stm32f30x_tim.c **** 
1234:../src/stm32f30x_tim.c ****   /* Check the parameters */
1235:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1236:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1237:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
1238:../src/stm32f30x_tim.c **** 
1239:../src/stm32f30x_tim.c ****   tmp = (uint32_t) TIMx;
 2167              		.loc 1 1239 0
 2168 0c1e FB68     		ldr	r3, [r7, #12]
 2169 0c20 7B61     		str	r3, [r7, #20]
1240:../src/stm32f30x_tim.c ****   tmp += CCMR_OFFSET;
 2170              		.loc 1 1240 0
 2171 0c22 7B69     		ldr	r3, [r7, #20]
 2172 0c24 03F11803 		add	r3, r3, #24
 2173 0c28 7B61     		str	r3, [r7, #20]
1241:../src/stm32f30x_tim.c **** 
1242:../src/stm32f30x_tim.c ****   tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 2174              		.loc 1 1242 0
 2175 0c2a 7B89     		ldrh	r3, [r7, #10]
 2176 0c2c 4FF00102 		mov	r2, #1
 2177 0c30 02FA03F3 		lsl	r3, r2, r3
 2178 0c34 7B82     		strh	r3, [r7, #18]	@ movhi
1243:../src/stm32f30x_tim.c **** 
1244:../src/stm32f30x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
1245:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 2179              		.loc 1 1245 0
 2180 0c36 FB68     		ldr	r3, [r7, #12]
 2181 0c38 1A6A     		ldr	r2, [r3, #32]
 2182 0c3a 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 2183 0c3c 6FEA0303 		mvn	r3, r3
 2184 0c40 9BB2     		uxth	r3, r3
 2185 0c42 1A40     		ands	r2, r2, r3
 2186 0c44 FB68     		ldr	r3, [r7, #12]
 2187 0c46 1A62     		str	r2, [r3, #32]
1246:../src/stm32f30x_tim.c **** 
1247:../src/stm32f30x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 2188              		.loc 1 1247 0
 2189 0c48 7B89     		ldrh	r3, [r7, #10]
 2190 0c4a 002B     		cmp	r3, #0
 2191 0c4c 02D0     		beq	.L73
 2192              		.loc 1 1247 0 is_stmt 0 discriminator 1
 2193 0c4e 7B89     		ldrh	r3, [r7, #10]
 2194 0c50 082B     		cmp	r3, #8
 2195 0c52 15D1     		bne	.L74
 2196              	.L73:
1248:../src/stm32f30x_tim.c ****   {
1249:../src/stm32f30x_tim.c ****     tmp += (TIM_Channel>>1);
 2197              		.loc 1 1249 0 is_stmt 1
 2198 0c54 7B89     		ldrh	r3, [r7, #10]
 2199 0c56 4FEA5303 		lsr	r3, r3, #1
 2200 0c5a 9BB2     		uxth	r3, r3
 2201 0c5c 7A69     		ldr	r2, [r7, #20]
 2202 0c5e D318     		adds	r3, r2, r3
 2203 0c60 7B61     		str	r3, [r7, #20]
1250:../src/stm32f30x_tim.c **** 
1251:../src/stm32f30x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1252:../src/stm32f30x_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 2204              		.loc 1 1252 0
 2205 0c62 7A69     		ldr	r2, [r7, #20]
 2206 0c64 7B69     		ldr	r3, [r7, #20]
 2207 0c66 1B68     		ldr	r3, [r3, #0]
 2208 0c68 23F48033 		bic	r3, r3, #65536
 2209 0c6c 23F07003 		bic	r3, r3, #112
 2210 0c70 1360     		str	r3, [r2, #0]
1253:../src/stm32f30x_tim.c ****    
1254:../src/stm32f30x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1255:../src/stm32f30x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 2211              		.loc 1 1255 0
 2212 0c72 7B69     		ldr	r3, [r7, #20]
 2213 0c74 7A69     		ldr	r2, [r7, #20]
 2214 0c76 1168     		ldr	r1, [r2, #0]
 2215 0c78 7A68     		ldr	r2, [r7, #4]
 2216 0c7a 0A43     		orrs	r2, r2, r1
 2217 0c7c 1A60     		str	r2, [r3, #0]
 2218 0c7e 19E0     		b	.L72
 2219              	.L74:
1256:../src/stm32f30x_tim.c ****   }
1257:../src/stm32f30x_tim.c ****   else
1258:../src/stm32f30x_tim.c ****   {
1259:../src/stm32f30x_tim.c ****     tmp += (uint32_t)(TIM_Channel - (uint32_t)4)>> (uint32_t)1;
 2220              		.loc 1 1259 0
 2221 0c80 7B89     		ldrh	r3, [r7, #10]
 2222 0c82 A3F10403 		sub	r3, r3, #4
 2223 0c86 4FEA5303 		lsr	r3, r3, #1
 2224 0c8a 7A69     		ldr	r2, [r7, #20]
 2225 0c8c D318     		adds	r3, r2, r3
 2226 0c8e 7B61     		str	r3, [r7, #20]
1260:../src/stm32f30x_tim.c **** 
1261:../src/stm32f30x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1262:../src/stm32f30x_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 2227              		.loc 1 1262 0
 2228 0c90 7A69     		ldr	r2, [r7, #20]
 2229 0c92 7B69     		ldr	r3, [r7, #20]
 2230 0c94 1B68     		ldr	r3, [r3, #0]
 2231 0c96 23F08073 		bic	r3, r3, #16777216
 2232 0c9a 23F4E043 		bic	r3, r3, #28672
 2233 0c9e 1360     		str	r3, [r2, #0]
1263:../src/stm32f30x_tim.c ****     
1264:../src/stm32f30x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1265:../src/stm32f30x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 2234              		.loc 1 1265 0
 2235 0ca0 7B69     		ldr	r3, [r7, #20]
 2236 0ca2 7A69     		ldr	r2, [r7, #20]
 2237 0ca4 1168     		ldr	r1, [r2, #0]
 2238 0ca6 7A68     		ldr	r2, [r7, #4]
 2239 0ca8 92B2     		uxth	r2, r2
 2240 0caa 4FEA0222 		lsl	r2, r2, #8
 2241 0cae 92B2     		uxth	r2, r2
 2242 0cb0 0A43     		orrs	r2, r2, r1
 2243 0cb2 1A60     		str	r2, [r3, #0]
 2244              	.L72:
1266:../src/stm32f30x_tim.c ****   }
1267:../src/stm32f30x_tim.c **** }
 2245              		.loc 1 1267 0
 2246 0cb4 07F11C07 		add	r7, r7, #28
 2247 0cb8 BD46     		mov	sp, r7
 2248 0cba 80BC     		pop	{r7}
 2249 0cbc 7047     		bx	lr
 2250              		.cfi_endproc
 2251              	.LFE137:
 2253 0cbe 00BF     		.align	2
 2254              		.global	TIM_SetCompare1
 2255              		.thumb
 2256              		.thumb_func
 2258              	TIM_SetCompare1:
 2259              	.LFB138:
1268:../src/stm32f30x_tim.c **** 
1269:../src/stm32f30x_tim.c **** /**
1270:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
1271:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
1272:../src/stm32f30x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
1273:../src/stm32f30x_tim.c ****   * @retval None
1274:../src/stm32f30x_tim.c ****   */
1275:../src/stm32f30x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
1276:../src/stm32f30x_tim.c **** {
 2260              		.loc 1 1276 0
 2261              		.cfi_startproc
 2262              		@ args = 0, pretend = 0, frame = 8
 2263              		@ frame_needed = 1, uses_anonymous_args = 0
 2264              		@ link register save eliminated.
 2265 0cc0 80B4     		push	{r7}
 2266              	.LCFI81:
 2267              		.cfi_def_cfa_offset 4
 2268              		.cfi_offset 7, -4
 2269 0cc2 83B0     		sub	sp, sp, #12
 2270              	.LCFI82:
 2271              		.cfi_def_cfa_offset 16
 2272 0cc4 00AF     		add	r7, sp, #0
 2273              	.LCFI83:
 2274              		.cfi_def_cfa_register 7
 2275 0cc6 7860     		str	r0, [r7, #4]
 2276 0cc8 3960     		str	r1, [r7, #0]
1277:../src/stm32f30x_tim.c ****   /* Check the parameters */
1278:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1279:../src/stm32f30x_tim.c **** 
1280:../src/stm32f30x_tim.c ****   /* Set the Capture Compare1 Register value */
1281:../src/stm32f30x_tim.c ****   TIMx->CCR1 = Compare1;
 2277              		.loc 1 1281 0
 2278 0cca 7B68     		ldr	r3, [r7, #4]
 2279 0ccc 3A68     		ldr	r2, [r7, #0]
 2280 0cce 5A63     		str	r2, [r3, #52]
1282:../src/stm32f30x_tim.c **** }
 2281              		.loc 1 1282 0
 2282 0cd0 07F10C07 		add	r7, r7, #12
 2283 0cd4 BD46     		mov	sp, r7
 2284 0cd6 80BC     		pop	{r7}
 2285 0cd8 7047     		bx	lr
 2286              		.cfi_endproc
 2287              	.LFE138:
 2289 0cda 00BF     		.align	2
 2290              		.global	TIM_SetCompare2
 2291              		.thumb
 2292              		.thumb_func
 2294              	TIM_SetCompare2:
 2295              	.LFB139:
1283:../src/stm32f30x_tim.c **** 
1284:../src/stm32f30x_tim.c **** /**
1285:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
1286:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
1287:../src/stm32f30x_tim.c ****   *         peripheral.
1288:../src/stm32f30x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
1289:../src/stm32f30x_tim.c ****   * @retval None
1290:../src/stm32f30x_tim.c ****   */
1291:../src/stm32f30x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
1292:../src/stm32f30x_tim.c **** {
 2296              		.loc 1 1292 0
 2297              		.cfi_startproc
 2298              		@ args = 0, pretend = 0, frame = 8
 2299              		@ frame_needed = 1, uses_anonymous_args = 0
 2300              		@ link register save eliminated.
 2301 0cdc 80B4     		push	{r7}
 2302              	.LCFI84:
 2303              		.cfi_def_cfa_offset 4
 2304              		.cfi_offset 7, -4
 2305 0cde 83B0     		sub	sp, sp, #12
 2306              	.LCFI85:
 2307              		.cfi_def_cfa_offset 16
 2308 0ce0 00AF     		add	r7, sp, #0
 2309              	.LCFI86:
 2310              		.cfi_def_cfa_register 7
 2311 0ce2 7860     		str	r0, [r7, #4]
 2312 0ce4 3960     		str	r1, [r7, #0]
1293:../src/stm32f30x_tim.c ****   /* Check the parameters */
1294:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1295:../src/stm32f30x_tim.c **** 
1296:../src/stm32f30x_tim.c ****   /* Set the Capture Compare2 Register value */
1297:../src/stm32f30x_tim.c ****   TIMx->CCR2 = Compare2;
 2313              		.loc 1 1297 0
 2314 0ce6 7B68     		ldr	r3, [r7, #4]
 2315 0ce8 3A68     		ldr	r2, [r7, #0]
 2316 0cea 9A63     		str	r2, [r3, #56]
1298:../src/stm32f30x_tim.c **** }
 2317              		.loc 1 1298 0
 2318 0cec 07F10C07 		add	r7, r7, #12
 2319 0cf0 BD46     		mov	sp, r7
 2320 0cf2 80BC     		pop	{r7}
 2321 0cf4 7047     		bx	lr
 2322              		.cfi_endproc
 2323              	.LFE139:
 2325 0cf6 00BF     		.align	2
 2326              		.global	TIM_SetCompare3
 2327              		.thumb
 2328              		.thumb_func
 2330              	TIM_SetCompare3:
 2331              	.LFB140:
1299:../src/stm32f30x_tim.c **** 
1300:../src/stm32f30x_tim.c **** /**
1301:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
1302:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1303:../src/stm32f30x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
1304:../src/stm32f30x_tim.c ****   * @retval None
1305:../src/stm32f30x_tim.c ****   */
1306:../src/stm32f30x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
1307:../src/stm32f30x_tim.c **** {
 2332              		.loc 1 1307 0
 2333              		.cfi_startproc
 2334              		@ args = 0, pretend = 0, frame = 8
 2335              		@ frame_needed = 1, uses_anonymous_args = 0
 2336              		@ link register save eliminated.
 2337 0cf8 80B4     		push	{r7}
 2338              	.LCFI87:
 2339              		.cfi_def_cfa_offset 4
 2340              		.cfi_offset 7, -4
 2341 0cfa 83B0     		sub	sp, sp, #12
 2342              	.LCFI88:
 2343              		.cfi_def_cfa_offset 16
 2344 0cfc 00AF     		add	r7, sp, #0
 2345              	.LCFI89:
 2346              		.cfi_def_cfa_register 7
 2347 0cfe 7860     		str	r0, [r7, #4]
 2348 0d00 3960     		str	r1, [r7, #0]
1308:../src/stm32f30x_tim.c ****   /* Check the parameters */
1309:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1310:../src/stm32f30x_tim.c **** 
1311:../src/stm32f30x_tim.c ****   /* Set the Capture Compare3 Register value */
1312:../src/stm32f30x_tim.c ****   TIMx->CCR3 = Compare3;
 2349              		.loc 1 1312 0
 2350 0d02 7B68     		ldr	r3, [r7, #4]
 2351 0d04 3A68     		ldr	r2, [r7, #0]
 2352 0d06 DA63     		str	r2, [r3, #60]
1313:../src/stm32f30x_tim.c **** }
 2353              		.loc 1 1313 0
 2354 0d08 07F10C07 		add	r7, r7, #12
 2355 0d0c BD46     		mov	sp, r7
 2356 0d0e 80BC     		pop	{r7}
 2357 0d10 7047     		bx	lr
 2358              		.cfi_endproc
 2359              	.LFE140:
 2361 0d12 00BF     		.align	2
 2362              		.global	TIM_SetCompare4
 2363              		.thumb
 2364              		.thumb_func
 2366              	TIM_SetCompare4:
 2367              	.LFB141:
1314:../src/stm32f30x_tim.c **** 
1315:../src/stm32f30x_tim.c **** /**
1316:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
1317:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1318:../src/stm32f30x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
1319:../src/stm32f30x_tim.c ****   * @retval None
1320:../src/stm32f30x_tim.c ****   */
1321:../src/stm32f30x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
1322:../src/stm32f30x_tim.c **** {
 2368              		.loc 1 1322 0
 2369              		.cfi_startproc
 2370              		@ args = 0, pretend = 0, frame = 8
 2371              		@ frame_needed = 1, uses_anonymous_args = 0
 2372              		@ link register save eliminated.
 2373 0d14 80B4     		push	{r7}
 2374              	.LCFI90:
 2375              		.cfi_def_cfa_offset 4
 2376              		.cfi_offset 7, -4
 2377 0d16 83B0     		sub	sp, sp, #12
 2378              	.LCFI91:
 2379              		.cfi_def_cfa_offset 16
 2380 0d18 00AF     		add	r7, sp, #0
 2381              	.LCFI92:
 2382              		.cfi_def_cfa_register 7
 2383 0d1a 7860     		str	r0, [r7, #4]
 2384 0d1c 3960     		str	r1, [r7, #0]
1323:../src/stm32f30x_tim.c ****   /* Check the parameters */
1324:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1325:../src/stm32f30x_tim.c **** 
1326:../src/stm32f30x_tim.c ****   /* Set the Capture Compare4 Register value */
1327:../src/stm32f30x_tim.c ****   TIMx->CCR4 = Compare4;
 2385              		.loc 1 1327 0
 2386 0d1e 7B68     		ldr	r3, [r7, #4]
 2387 0d20 3A68     		ldr	r2, [r7, #0]
 2388 0d22 1A64     		str	r2, [r3, #64]
1328:../src/stm32f30x_tim.c **** }
 2389              		.loc 1 1328 0
 2390 0d24 07F10C07 		add	r7, r7, #12
 2391 0d28 BD46     		mov	sp, r7
 2392 0d2a 80BC     		pop	{r7}
 2393 0d2c 7047     		bx	lr
 2394              		.cfi_endproc
 2395              	.LFE141:
 2397 0d2e 00BF     		.align	2
 2398              		.global	TIM_SetCompare5
 2399              		.thumb
 2400              		.thumb_func
 2402              	TIM_SetCompare5:
 2403              	.LFB142:
1329:../src/stm32f30x_tim.c **** 
1330:../src/stm32f30x_tim.c **** /**
1331:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Capture Compare5 Register value
1332:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1333:../src/stm32f30x_tim.c ****   * @param  Compare5: specifies the Capture Compare5 register new value.
1334:../src/stm32f30x_tim.c ****   * @retval None
1335:../src/stm32f30x_tim.c ****   */
1336:../src/stm32f30x_tim.c **** void TIM_SetCompare5(TIM_TypeDef* TIMx, uint32_t Compare5)
1337:../src/stm32f30x_tim.c **** {
 2404              		.loc 1 1337 0
 2405              		.cfi_startproc
 2406              		@ args = 0, pretend = 0, frame = 8
 2407              		@ frame_needed = 1, uses_anonymous_args = 0
 2408              		@ link register save eliminated.
 2409 0d30 80B4     		push	{r7}
 2410              	.LCFI93:
 2411              		.cfi_def_cfa_offset 4
 2412              		.cfi_offset 7, -4
 2413 0d32 83B0     		sub	sp, sp, #12
 2414              	.LCFI94:
 2415              		.cfi_def_cfa_offset 16
 2416 0d34 00AF     		add	r7, sp, #0
 2417              	.LCFI95:
 2418              		.cfi_def_cfa_register 7
 2419 0d36 7860     		str	r0, [r7, #4]
 2420 0d38 3960     		str	r1, [r7, #0]
1338:../src/stm32f30x_tim.c ****   /* Check the parameters */
1339:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1340:../src/stm32f30x_tim.c **** 
1341:../src/stm32f30x_tim.c ****   /* Set the Capture Compare5 Register value */
1342:../src/stm32f30x_tim.c ****   TIMx->CCR5 = Compare5;
 2421              		.loc 1 1342 0
 2422 0d3a 7B68     		ldr	r3, [r7, #4]
 2423 0d3c 3A68     		ldr	r2, [r7, #0]
 2424 0d3e 9A65     		str	r2, [r3, #88]
1343:../src/stm32f30x_tim.c **** }
 2425              		.loc 1 1343 0
 2426 0d40 07F10C07 		add	r7, r7, #12
 2427 0d44 BD46     		mov	sp, r7
 2428 0d46 80BC     		pop	{r7}
 2429 0d48 7047     		bx	lr
 2430              		.cfi_endproc
 2431              	.LFE142:
 2433 0d4a 00BF     		.align	2
 2434              		.global	TIM_SetCompare6
 2435              		.thumb
 2436              		.thumb_func
 2438              	TIM_SetCompare6:
 2439              	.LFB143:
1344:../src/stm32f30x_tim.c **** 
1345:../src/stm32f30x_tim.c **** /**
1346:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Capture Compare6 Register value
1347:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1348:../src/stm32f30x_tim.c ****   * @param  Compare6: specifies the Capture Compare5 register new value.
1349:../src/stm32f30x_tim.c ****   * @retval None
1350:../src/stm32f30x_tim.c ****   */
1351:../src/stm32f30x_tim.c **** void TIM_SetCompare6(TIM_TypeDef* TIMx, uint32_t Compare6)
1352:../src/stm32f30x_tim.c **** {
 2440              		.loc 1 1352 0
 2441              		.cfi_startproc
 2442              		@ args = 0, pretend = 0, frame = 8
 2443              		@ frame_needed = 1, uses_anonymous_args = 0
 2444              		@ link register save eliminated.
 2445 0d4c 80B4     		push	{r7}
 2446              	.LCFI96:
 2447              		.cfi_def_cfa_offset 4
 2448              		.cfi_offset 7, -4
 2449 0d4e 83B0     		sub	sp, sp, #12
 2450              	.LCFI97:
 2451              		.cfi_def_cfa_offset 16
 2452 0d50 00AF     		add	r7, sp, #0
 2453              	.LCFI98:
 2454              		.cfi_def_cfa_register 7
 2455 0d52 7860     		str	r0, [r7, #4]
 2456 0d54 3960     		str	r1, [r7, #0]
1353:../src/stm32f30x_tim.c ****   /* Check the parameters */
1354:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1355:../src/stm32f30x_tim.c **** 
1356:../src/stm32f30x_tim.c ****   /* Set the Capture Compare6 Register value */
1357:../src/stm32f30x_tim.c ****   TIMx->CCR6 = Compare6;
 2457              		.loc 1 1357 0
 2458 0d56 7B68     		ldr	r3, [r7, #4]
 2459 0d58 3A68     		ldr	r2, [r7, #0]
 2460 0d5a DA65     		str	r2, [r3, #92]
1358:../src/stm32f30x_tim.c **** }
 2461              		.loc 1 1358 0
 2462 0d5c 07F10C07 		add	r7, r7, #12
 2463 0d60 BD46     		mov	sp, r7
 2464 0d62 80BC     		pop	{r7}
 2465 0d64 7047     		bx	lr
 2466              		.cfi_endproc
 2467              	.LFE143:
 2469 0d66 00BF     		.align	2
 2470              		.global	TIM_ForcedOC1Config
 2471              		.thumb
 2472              		.thumb_func
 2474              	TIM_ForcedOC1Config:
 2475              	.LFB144:
1359:../src/stm32f30x_tim.c **** 
1360:../src/stm32f30x_tim.c **** /**
1361:../src/stm32f30x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1362:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
1363:../src/stm32f30x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1364:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1365:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
1366:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1367:../src/stm32f30x_tim.c ****   * @retval None
1368:../src/stm32f30x_tim.c ****   */
1369:../src/stm32f30x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1370:../src/stm32f30x_tim.c **** {
 2476              		.loc 1 1370 0
 2477              		.cfi_startproc
 2478              		@ args = 0, pretend = 0, frame = 16
 2479              		@ frame_needed = 1, uses_anonymous_args = 0
 2480              		@ link register save eliminated.
 2481 0d68 80B4     		push	{r7}
 2482              	.LCFI99:
 2483              		.cfi_def_cfa_offset 4
 2484              		.cfi_offset 7, -4
 2485 0d6a 85B0     		sub	sp, sp, #20
 2486              	.LCFI100:
 2487              		.cfi_def_cfa_offset 24
 2488 0d6c 00AF     		add	r7, sp, #0
 2489              	.LCFI101:
 2490              		.cfi_def_cfa_register 7
 2491 0d6e 7860     		str	r0, [r7, #4]
 2492 0d70 0B46     		mov	r3, r1
 2493 0d72 7B80     		strh	r3, [r7, #2]	@ movhi
1371:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0;
 2494              		.loc 1 1371 0
 2495 0d74 4FF00003 		mov	r3, #0
 2496 0d78 FB60     		str	r3, [r7, #12]
1372:../src/stm32f30x_tim.c **** 
1373:../src/stm32f30x_tim.c ****   /* Check the parameters */
1374:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1375:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1376:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2497              		.loc 1 1376 0
 2498 0d7a 7B68     		ldr	r3, [r7, #4]
 2499 0d7c 9B69     		ldr	r3, [r3, #24]
 2500 0d7e FB60     		str	r3, [r7, #12]
1377:../src/stm32f30x_tim.c **** 
1378:../src/stm32f30x_tim.c ****   /* Reset the OC1M Bits */
1379:../src/stm32f30x_tim.c ****   tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC1M;
 2501              		.loc 1 1379 0
 2502 0d80 FB68     		ldr	r3, [r7, #12]
 2503 0d82 23F48033 		bic	r3, r3, #65536
 2504 0d86 23F07003 		bic	r3, r3, #112
 2505 0d8a FB60     		str	r3, [r7, #12]
1380:../src/stm32f30x_tim.c **** 
1381:../src/stm32f30x_tim.c ****   /* Configure The Forced output Mode */
1382:../src/stm32f30x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 2506              		.loc 1 1382 0
 2507 0d8c 7B88     		ldrh	r3, [r7, #2]
 2508 0d8e FA68     		ldr	r2, [r7, #12]
 2509 0d90 1343     		orrs	r3, r3, r2
 2510 0d92 FB60     		str	r3, [r7, #12]
1383:../src/stm32f30x_tim.c **** 
1384:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 register */
1385:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2511              		.loc 1 1385 0
 2512 0d94 7B68     		ldr	r3, [r7, #4]
 2513 0d96 FA68     		ldr	r2, [r7, #12]
 2514 0d98 9A61     		str	r2, [r3, #24]
1386:../src/stm32f30x_tim.c **** }
 2515              		.loc 1 1386 0
 2516 0d9a 07F11407 		add	r7, r7, #20
 2517 0d9e BD46     		mov	sp, r7
 2518 0da0 80BC     		pop	{r7}
 2519 0da2 7047     		bx	lr
 2520              		.cfi_endproc
 2521              	.LFE144:
 2523              		.align	2
 2524              		.global	TIM_ForcedOC2Config
 2525              		.thumb
 2526              		.thumb_func
 2528              	TIM_ForcedOC2Config:
 2529              	.LFB145:
1387:../src/stm32f30x_tim.c **** 
1388:../src/stm32f30x_tim.c **** /**
1389:../src/stm32f30x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1390:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be   1, 2, 3, 4, 8 or 15 to select the TIM 
1391:../src/stm32f30x_tim.c ****   *         peripheral.
1392:../src/stm32f30x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1393:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1394:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
1395:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1396:../src/stm32f30x_tim.c ****   * @retval None
1397:../src/stm32f30x_tim.c ****   */
1398:../src/stm32f30x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1399:../src/stm32f30x_tim.c **** {
 2530              		.loc 1 1399 0
 2531              		.cfi_startproc
 2532              		@ args = 0, pretend = 0, frame = 16
 2533              		@ frame_needed = 1, uses_anonymous_args = 0
 2534              		@ link register save eliminated.
 2535 0da4 80B4     		push	{r7}
 2536              	.LCFI102:
 2537              		.cfi_def_cfa_offset 4
 2538              		.cfi_offset 7, -4
 2539 0da6 85B0     		sub	sp, sp, #20
 2540              	.LCFI103:
 2541              		.cfi_def_cfa_offset 24
 2542 0da8 00AF     		add	r7, sp, #0
 2543              	.LCFI104:
 2544              		.cfi_def_cfa_register 7
 2545 0daa 7860     		str	r0, [r7, #4]
 2546 0dac 0B46     		mov	r3, r1
 2547 0dae 7B80     		strh	r3, [r7, #2]	@ movhi
1400:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0;
 2548              		.loc 1 1400 0
 2549 0db0 4FF00003 		mov	r3, #0
 2550 0db4 FB60     		str	r3, [r7, #12]
1401:../src/stm32f30x_tim.c **** 
1402:../src/stm32f30x_tim.c ****   /* Check the parameters */
1403:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1404:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1405:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2551              		.loc 1 1405 0
 2552 0db6 7B68     		ldr	r3, [r7, #4]
 2553 0db8 9B69     		ldr	r3, [r3, #24]
 2554 0dba FB60     		str	r3, [r7, #12]
1406:../src/stm32f30x_tim.c **** 
1407:../src/stm32f30x_tim.c ****   /* Reset the OC2M Bits */
1408:../src/stm32f30x_tim.c ****   tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC2M;
 2555              		.loc 1 1408 0
 2556 0dbc FB68     		ldr	r3, [r7, #12]
 2557 0dbe 23F08073 		bic	r3, r3, #16777216
 2558 0dc2 23F4E043 		bic	r3, r3, #28672
 2559 0dc6 FB60     		str	r3, [r7, #12]
1409:../src/stm32f30x_tim.c **** 
1410:../src/stm32f30x_tim.c ****   /* Configure The Forced output Mode */
1411:../src/stm32f30x_tim.c ****   tmpccmr1 |= ((uint32_t)TIM_ForcedAction << 8);
 2560              		.loc 1 1411 0
 2561 0dc8 7B88     		ldrh	r3, [r7, #2]
 2562 0dca 4FEA0323 		lsl	r3, r3, #8
 2563 0dce FA68     		ldr	r2, [r7, #12]
 2564 0dd0 1343     		orrs	r3, r3, r2
 2565 0dd2 FB60     		str	r3, [r7, #12]
1412:../src/stm32f30x_tim.c **** 
1413:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 register */
1414:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2566              		.loc 1 1414 0
 2567 0dd4 7B68     		ldr	r3, [r7, #4]
 2568 0dd6 FA68     		ldr	r2, [r7, #12]
 2569 0dd8 9A61     		str	r2, [r3, #24]
1415:../src/stm32f30x_tim.c **** }
 2570              		.loc 1 1415 0
 2571 0dda 07F11407 		add	r7, r7, #20
 2572 0dde BD46     		mov	sp, r7
 2573 0de0 80BC     		pop	{r7}
 2574 0de2 7047     		bx	lr
 2575              		.cfi_endproc
 2576              	.LFE145:
 2578              		.align	2
 2579              		.global	TIM_ForcedOC3Config
 2580              		.thumb
 2581              		.thumb_func
 2583              	TIM_ForcedOC3Config:
 2584              	.LFB146:
1416:../src/stm32f30x_tim.c **** 
1417:../src/stm32f30x_tim.c **** /**
1418:../src/stm32f30x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1419:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
1420:../src/stm32f30x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1421:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1422:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
1423:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1424:../src/stm32f30x_tim.c ****   * @retval None
1425:../src/stm32f30x_tim.c ****   */
1426:../src/stm32f30x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1427:../src/stm32f30x_tim.c **** {
 2585              		.loc 1 1427 0
 2586              		.cfi_startproc
 2587              		@ args = 0, pretend = 0, frame = 16
 2588              		@ frame_needed = 1, uses_anonymous_args = 0
 2589              		@ link register save eliminated.
 2590 0de4 80B4     		push	{r7}
 2591              	.LCFI105:
 2592              		.cfi_def_cfa_offset 4
 2593              		.cfi_offset 7, -4
 2594 0de6 85B0     		sub	sp, sp, #20
 2595              	.LCFI106:
 2596              		.cfi_def_cfa_offset 24
 2597 0de8 00AF     		add	r7, sp, #0
 2598              	.LCFI107:
 2599              		.cfi_def_cfa_register 7
 2600 0dea 7860     		str	r0, [r7, #4]
 2601 0dec 0B46     		mov	r3, r1
 2602 0dee 7B80     		strh	r3, [r7, #2]	@ movhi
1428:../src/stm32f30x_tim.c ****   uint32_t tmpccmr2 = 0;
 2603              		.loc 1 1428 0
 2604 0df0 4FF00003 		mov	r3, #0
 2605 0df4 FB60     		str	r3, [r7, #12]
1429:../src/stm32f30x_tim.c **** 
1430:../src/stm32f30x_tim.c ****   /* Check the parameters */
1431:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1432:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1433:../src/stm32f30x_tim.c **** 
1434:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2606              		.loc 1 1434 0
 2607 0df6 7B68     		ldr	r3, [r7, #4]
 2608 0df8 DB69     		ldr	r3, [r3, #28]
 2609 0dfa FB60     		str	r3, [r7, #12]
1435:../src/stm32f30x_tim.c **** 
1436:../src/stm32f30x_tim.c ****   /* Reset the OC1M Bits */
1437:../src/stm32f30x_tim.c ****   tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC3M;
 2610              		.loc 1 1437 0
 2611 0dfc FB68     		ldr	r3, [r7, #12]
 2612 0dfe 23F07003 		bic	r3, r3, #112
 2613 0e02 FB60     		str	r3, [r7, #12]
1438:../src/stm32f30x_tim.c **** 
1439:../src/stm32f30x_tim.c ****   /* Configure The Forced output Mode */
1440:../src/stm32f30x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 2614              		.loc 1 1440 0
 2615 0e04 7B88     		ldrh	r3, [r7, #2]
 2616 0e06 FA68     		ldr	r2, [r7, #12]
 2617 0e08 1343     		orrs	r3, r3, r2
 2618 0e0a FB60     		str	r3, [r7, #12]
1441:../src/stm32f30x_tim.c **** 
1442:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 register */
1443:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2619              		.loc 1 1443 0
 2620 0e0c 7B68     		ldr	r3, [r7, #4]
 2621 0e0e FA68     		ldr	r2, [r7, #12]
 2622 0e10 DA61     		str	r2, [r3, #28]
1444:../src/stm32f30x_tim.c **** }
 2623              		.loc 1 1444 0
 2624 0e12 07F11407 		add	r7, r7, #20
 2625 0e16 BD46     		mov	sp, r7
 2626 0e18 80BC     		pop	{r7}
 2627 0e1a 7047     		bx	lr
 2628              		.cfi_endproc
 2629              	.LFE146:
 2631              		.align	2
 2632              		.global	TIM_ForcedOC4Config
 2633              		.thumb
 2634              		.thumb_func
 2636              	TIM_ForcedOC4Config:
 2637              	.LFB147:
1445:../src/stm32f30x_tim.c **** 
1446:../src/stm32f30x_tim.c **** /**
1447:../src/stm32f30x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1448:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
1449:../src/stm32f30x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1450:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1451:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
1452:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1453:../src/stm32f30x_tim.c ****   * @retval None
1454:../src/stm32f30x_tim.c ****   */
1455:../src/stm32f30x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1456:../src/stm32f30x_tim.c **** {
 2638              		.loc 1 1456 0
 2639              		.cfi_startproc
 2640              		@ args = 0, pretend = 0, frame = 16
 2641              		@ frame_needed = 1, uses_anonymous_args = 0
 2642              		@ link register save eliminated.
 2643 0e1c 80B4     		push	{r7}
 2644              	.LCFI108:
 2645              		.cfi_def_cfa_offset 4
 2646              		.cfi_offset 7, -4
 2647 0e1e 85B0     		sub	sp, sp, #20
 2648              	.LCFI109:
 2649              		.cfi_def_cfa_offset 24
 2650 0e20 00AF     		add	r7, sp, #0
 2651              	.LCFI110:
 2652              		.cfi_def_cfa_register 7
 2653 0e22 7860     		str	r0, [r7, #4]
 2654 0e24 0B46     		mov	r3, r1
 2655 0e26 7B80     		strh	r3, [r7, #2]	@ movhi
1457:../src/stm32f30x_tim.c ****   uint32_t tmpccmr2 = 0;
 2656              		.loc 1 1457 0
 2657 0e28 4FF00003 		mov	r3, #0
 2658 0e2c FB60     		str	r3, [r7, #12]
1458:../src/stm32f30x_tim.c **** 
1459:../src/stm32f30x_tim.c ****   /* Check the parameters */
1460:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1461:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1462:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2659              		.loc 1 1462 0
 2660 0e2e 7B68     		ldr	r3, [r7, #4]
 2661 0e30 DB69     		ldr	r3, [r3, #28]
 2662 0e32 FB60     		str	r3, [r7, #12]
1463:../src/stm32f30x_tim.c **** 
1464:../src/stm32f30x_tim.c ****   /* Reset the OC2M Bits */
1465:../src/stm32f30x_tim.c ****   tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC4M;
 2663              		.loc 1 1465 0
 2664 0e34 FB68     		ldr	r3, [r7, #12]
 2665 0e36 23F4E043 		bic	r3, r3, #28672
 2666 0e3a FB60     		str	r3, [r7, #12]
1466:../src/stm32f30x_tim.c **** 
1467:../src/stm32f30x_tim.c ****   /* Configure The Forced output Mode */
1468:../src/stm32f30x_tim.c ****   tmpccmr2 |= ((uint32_t)TIM_ForcedAction << 8);
 2667              		.loc 1 1468 0
 2668 0e3c 7B88     		ldrh	r3, [r7, #2]
 2669 0e3e 4FEA0323 		lsl	r3, r3, #8
 2670 0e42 FA68     		ldr	r2, [r7, #12]
 2671 0e44 1343     		orrs	r3, r3, r2
 2672 0e46 FB60     		str	r3, [r7, #12]
1469:../src/stm32f30x_tim.c **** 
1470:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 register */
1471:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2673              		.loc 1 1471 0
 2674 0e48 7B68     		ldr	r3, [r7, #4]
 2675 0e4a FA68     		ldr	r2, [r7, #12]
 2676 0e4c DA61     		str	r2, [r3, #28]
1472:../src/stm32f30x_tim.c **** }
 2677              		.loc 1 1472 0
 2678 0e4e 07F11407 		add	r7, r7, #20
 2679 0e52 BD46     		mov	sp, r7
 2680 0e54 80BC     		pop	{r7}
 2681 0e56 7047     		bx	lr
 2682              		.cfi_endproc
 2683              	.LFE147:
 2685              		.align	2
 2686              		.global	TIM_ForcedOC5Config
 2687              		.thumb
 2688              		.thumb_func
 2690              	TIM_ForcedOC5Config:
 2691              	.LFB148:
1473:../src/stm32f30x_tim.c **** 
1474:../src/stm32f30x_tim.c **** /**
1475:../src/stm32f30x_tim.c ****   * @brief  Forces the TIMx output 5 waveform to active or inactive level.
1476:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM peripheral.
1477:../src/stm32f30x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1478:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1479:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC5REF
1480:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC5REF.
1481:../src/stm32f30x_tim.c ****   * @retval None
1482:../src/stm32f30x_tim.c ****   */
1483:../src/stm32f30x_tim.c **** void TIM_ForcedOC5Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1484:../src/stm32f30x_tim.c **** {
 2692              		.loc 1 1484 0
 2693              		.cfi_startproc
 2694              		@ args = 0, pretend = 0, frame = 16
 2695              		@ frame_needed = 1, uses_anonymous_args = 0
 2696              		@ link register save eliminated.
 2697 0e58 80B4     		push	{r7}
 2698              	.LCFI111:
 2699              		.cfi_def_cfa_offset 4
 2700              		.cfi_offset 7, -4
 2701 0e5a 85B0     		sub	sp, sp, #20
 2702              	.LCFI112:
 2703              		.cfi_def_cfa_offset 24
 2704 0e5c 00AF     		add	r7, sp, #0
 2705              	.LCFI113:
 2706              		.cfi_def_cfa_register 7
 2707 0e5e 7860     		str	r0, [r7, #4]
 2708 0e60 0B46     		mov	r3, r1
 2709 0e62 7B80     		strh	r3, [r7, #2]	@ movhi
1485:../src/stm32f30x_tim.c ****   uint32_t tmpccmr3 = 0;
 2710              		.loc 1 1485 0
 2711 0e64 4FF00003 		mov	r3, #0
 2712 0e68 FB60     		str	r3, [r7, #12]
1486:../src/stm32f30x_tim.c **** 
1487:../src/stm32f30x_tim.c ****   /* Check the parameters */
1488:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1489:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1490:../src/stm32f30x_tim.c ****   tmpccmr3 = TIMx->CCMR3;
 2713              		.loc 1 1490 0
 2714 0e6a 7B68     		ldr	r3, [r7, #4]
 2715 0e6c 5B6D     		ldr	r3, [r3, #84]
 2716 0e6e FB60     		str	r3, [r7, #12]
1491:../src/stm32f30x_tim.c **** 
1492:../src/stm32f30x_tim.c ****   /* Reset the OC5M Bits */
1493:../src/stm32f30x_tim.c ****   tmpccmr3 &= (uint32_t)~TIM_CCMR3_OC5M;
 2717              		.loc 1 1493 0
 2718 0e70 FB68     		ldr	r3, [r7, #12]
 2719 0e72 23F07003 		bic	r3, r3, #112
 2720 0e76 FB60     		str	r3, [r7, #12]
1494:../src/stm32f30x_tim.c **** 
1495:../src/stm32f30x_tim.c ****   /* Configure The Forced output Mode */
1496:../src/stm32f30x_tim.c ****   tmpccmr3 |= (uint32_t)(TIM_ForcedAction);
 2721              		.loc 1 1496 0
 2722 0e78 7B88     		ldrh	r3, [r7, #2]
 2723 0e7a FA68     		ldr	r2, [r7, #12]
 2724 0e7c 1343     		orrs	r3, r3, r2
 2725 0e7e FB60     		str	r3, [r7, #12]
1497:../src/stm32f30x_tim.c **** 
1498:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR3 register */
1499:../src/stm32f30x_tim.c ****   TIMx->CCMR3 = tmpccmr3;
 2726              		.loc 1 1499 0
 2727 0e80 7B68     		ldr	r3, [r7, #4]
 2728 0e82 FA68     		ldr	r2, [r7, #12]
 2729 0e84 5A65     		str	r2, [r3, #84]
1500:../src/stm32f30x_tim.c **** }
 2730              		.loc 1 1500 0
 2731 0e86 07F11407 		add	r7, r7, #20
 2732 0e8a BD46     		mov	sp, r7
 2733 0e8c 80BC     		pop	{r7}
 2734 0e8e 7047     		bx	lr
 2735              		.cfi_endproc
 2736              	.LFE148:
 2738              		.align	2
 2739              		.global	TIM_ForcedOC6Config
 2740              		.thumb
 2741              		.thumb_func
 2743              	TIM_ForcedOC6Config:
 2744              	.LFB149:
1501:../src/stm32f30x_tim.c **** 
1502:../src/stm32f30x_tim.c **** /**
1503:../src/stm32f30x_tim.c ****   * @brief  Forces the TIMx output 6 waveform to active or inactive level.
1504:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1505:../src/stm32f30x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1506:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1507:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC5REF
1508:../src/stm32f30x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC5REF.
1509:../src/stm32f30x_tim.c ****   * @retval None
1510:../src/stm32f30x_tim.c ****   */
1511:../src/stm32f30x_tim.c **** void TIM_ForcedOC6Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1512:../src/stm32f30x_tim.c **** {
 2745              		.loc 1 1512 0
 2746              		.cfi_startproc
 2747              		@ args = 0, pretend = 0, frame = 16
 2748              		@ frame_needed = 1, uses_anonymous_args = 0
 2749              		@ link register save eliminated.
 2750 0e90 80B4     		push	{r7}
 2751              	.LCFI114:
 2752              		.cfi_def_cfa_offset 4
 2753              		.cfi_offset 7, -4
 2754 0e92 85B0     		sub	sp, sp, #20
 2755              	.LCFI115:
 2756              		.cfi_def_cfa_offset 24
 2757 0e94 00AF     		add	r7, sp, #0
 2758              	.LCFI116:
 2759              		.cfi_def_cfa_register 7
 2760 0e96 7860     		str	r0, [r7, #4]
 2761 0e98 0B46     		mov	r3, r1
 2762 0e9a 7B80     		strh	r3, [r7, #2]	@ movhi
1513:../src/stm32f30x_tim.c ****   uint32_t tmpccmr3 = 0;
 2763              		.loc 1 1513 0
 2764 0e9c 4FF00003 		mov	r3, #0
 2765 0ea0 FB60     		str	r3, [r7, #12]
1514:../src/stm32f30x_tim.c **** 
1515:../src/stm32f30x_tim.c ****   /* Check the parameters */
1516:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1517:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1518:../src/stm32f30x_tim.c ****   tmpccmr3 = TIMx->CCMR3;
 2766              		.loc 1 1518 0
 2767 0ea2 7B68     		ldr	r3, [r7, #4]
 2768 0ea4 5B6D     		ldr	r3, [r3, #84]
 2769 0ea6 FB60     		str	r3, [r7, #12]
1519:../src/stm32f30x_tim.c **** 
1520:../src/stm32f30x_tim.c ****   /* Reset the OC6M Bits */
1521:../src/stm32f30x_tim.c ****   tmpccmr3 &= (uint32_t)~TIM_CCMR3_OC6M;
 2770              		.loc 1 1521 0
 2771 0ea8 FB68     		ldr	r3, [r7, #12]
 2772 0eaa 23F4E043 		bic	r3, r3, #28672
 2773 0eae FB60     		str	r3, [r7, #12]
1522:../src/stm32f30x_tim.c **** 
1523:../src/stm32f30x_tim.c ****   /* Configure The Forced output Mode */
1524:../src/stm32f30x_tim.c ****   tmpccmr3 |= ((uint32_t)TIM_ForcedAction << 8);
 2774              		.loc 1 1524 0
 2775 0eb0 7B88     		ldrh	r3, [r7, #2]
 2776 0eb2 4FEA0323 		lsl	r3, r3, #8
 2777 0eb6 FA68     		ldr	r2, [r7, #12]
 2778 0eb8 1343     		orrs	r3, r3, r2
 2779 0eba FB60     		str	r3, [r7, #12]
1525:../src/stm32f30x_tim.c **** 
1526:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR3 register */
1527:../src/stm32f30x_tim.c ****   TIMx->CCMR3 = tmpccmr3;
 2780              		.loc 1 1527 0
 2781 0ebc 7B68     		ldr	r3, [r7, #4]
 2782 0ebe FA68     		ldr	r2, [r7, #12]
 2783 0ec0 5A65     		str	r2, [r3, #84]
1528:../src/stm32f30x_tim.c **** }
 2784              		.loc 1 1528 0
 2785 0ec2 07F11407 		add	r7, r7, #20
 2786 0ec6 BD46     		mov	sp, r7
 2787 0ec8 80BC     		pop	{r7}
 2788 0eca 7047     		bx	lr
 2789              		.cfi_endproc
 2790              	.LFE149:
 2792              		.align	2
 2793              		.global	TIM_OC1PreloadConfig
 2794              		.thumb
 2795              		.thumb_func
 2797              	TIM_OC1PreloadConfig:
 2798              	.LFB150:
1529:../src/stm32f30x_tim.c **** 
1530:../src/stm32f30x_tim.c **** /**
1531:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1532:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
1533:../src/stm32f30x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1534:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1535:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Enable
1536:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Disable
1537:../src/stm32f30x_tim.c ****   * @retval None
1538:../src/stm32f30x_tim.c ****   */
1539:../src/stm32f30x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1540:../src/stm32f30x_tim.c **** {
 2799              		.loc 1 1540 0
 2800              		.cfi_startproc
 2801              		@ args = 0, pretend = 0, frame = 16
 2802              		@ frame_needed = 1, uses_anonymous_args = 0
 2803              		@ link register save eliminated.
 2804 0ecc 80B4     		push	{r7}
 2805              	.LCFI117:
 2806              		.cfi_def_cfa_offset 4
 2807              		.cfi_offset 7, -4
 2808 0ece 85B0     		sub	sp, sp, #20
 2809              	.LCFI118:
 2810              		.cfi_def_cfa_offset 24
 2811 0ed0 00AF     		add	r7, sp, #0
 2812              	.LCFI119:
 2813              		.cfi_def_cfa_register 7
 2814 0ed2 7860     		str	r0, [r7, #4]
 2815 0ed4 0B46     		mov	r3, r1
 2816 0ed6 7B80     		strh	r3, [r7, #2]	@ movhi
1541:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0;
 2817              		.loc 1 1541 0
 2818 0ed8 4FF00003 		mov	r3, #0
 2819 0edc FB60     		str	r3, [r7, #12]
1542:../src/stm32f30x_tim.c **** 
1543:../src/stm32f30x_tim.c ****   /* Check the parameters */
1544:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1545:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1546:../src/stm32f30x_tim.c **** 
1547:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2820              		.loc 1 1547 0
 2821 0ede 7B68     		ldr	r3, [r7, #4]
 2822 0ee0 9B69     		ldr	r3, [r3, #24]
 2823 0ee2 FB60     		str	r3, [r7, #12]
1548:../src/stm32f30x_tim.c **** 
1549:../src/stm32f30x_tim.c ****   /* Reset the OC1PE Bit */
1550:../src/stm32f30x_tim.c ****   tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 2824              		.loc 1 1550 0
 2825 0ee4 FB68     		ldr	r3, [r7, #12]
 2826 0ee6 23F00803 		bic	r3, r3, #8
 2827 0eea FB60     		str	r3, [r7, #12]
1551:../src/stm32f30x_tim.c **** 
1552:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1553:../src/stm32f30x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 2828              		.loc 1 1553 0
 2829 0eec 7B88     		ldrh	r3, [r7, #2]
 2830 0eee FA68     		ldr	r2, [r7, #12]
 2831 0ef0 1343     		orrs	r3, r3, r2
 2832 0ef2 FB60     		str	r3, [r7, #12]
1554:../src/stm32f30x_tim.c **** 
1555:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 register */
1556:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2833              		.loc 1 1556 0
 2834 0ef4 7B68     		ldr	r3, [r7, #4]
 2835 0ef6 FA68     		ldr	r2, [r7, #12]
 2836 0ef8 9A61     		str	r2, [r3, #24]
1557:../src/stm32f30x_tim.c **** }
 2837              		.loc 1 1557 0
 2838 0efa 07F11407 		add	r7, r7, #20
 2839 0efe BD46     		mov	sp, r7
 2840 0f00 80BC     		pop	{r7}
 2841 0f02 7047     		bx	lr
 2842              		.cfi_endproc
 2843              	.LFE150:
 2845              		.align	2
 2846              		.global	TIM_OC2PreloadConfig
 2847              		.thumb
 2848              		.thumb_func
 2850              	TIM_OC2PreloadConfig:
 2851              	.LFB151:
1558:../src/stm32f30x_tim.c **** 
1559:../src/stm32f30x_tim.c **** /**
1560:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1561:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 8 or 15 to select the TIM 
1562:../src/stm32f30x_tim.c ****   *         peripheral.
1563:../src/stm32f30x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1564:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1565:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Enable
1566:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Disable
1567:../src/stm32f30x_tim.c ****   * @retval None
1568:../src/stm32f30x_tim.c ****   */
1569:../src/stm32f30x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1570:../src/stm32f30x_tim.c **** {
 2852              		.loc 1 1570 0
 2853              		.cfi_startproc
 2854              		@ args = 0, pretend = 0, frame = 16
 2855              		@ frame_needed = 1, uses_anonymous_args = 0
 2856              		@ link register save eliminated.
 2857 0f04 80B4     		push	{r7}
 2858              	.LCFI120:
 2859              		.cfi_def_cfa_offset 4
 2860              		.cfi_offset 7, -4
 2861 0f06 85B0     		sub	sp, sp, #20
 2862              	.LCFI121:
 2863              		.cfi_def_cfa_offset 24
 2864 0f08 00AF     		add	r7, sp, #0
 2865              	.LCFI122:
 2866              		.cfi_def_cfa_register 7
 2867 0f0a 7860     		str	r0, [r7, #4]
 2868 0f0c 0B46     		mov	r3, r1
 2869 0f0e 7B80     		strh	r3, [r7, #2]	@ movhi
1571:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0;
 2870              		.loc 1 1571 0
 2871 0f10 4FF00003 		mov	r3, #0
 2872 0f14 FB60     		str	r3, [r7, #12]
1572:../src/stm32f30x_tim.c **** 
1573:../src/stm32f30x_tim.c ****   /* Check the parameters */
1574:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1575:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1576:../src/stm32f30x_tim.c **** 
1577:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2873              		.loc 1 1577 0
 2874 0f16 7B68     		ldr	r3, [r7, #4]
 2875 0f18 9B69     		ldr	r3, [r3, #24]
 2876 0f1a FB60     		str	r3, [r7, #12]
1578:../src/stm32f30x_tim.c **** 
1579:../src/stm32f30x_tim.c ****   /* Reset the OC2PE Bit */
1580:../src/stm32f30x_tim.c ****   tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC2PE);
 2877              		.loc 1 1580 0
 2878 0f1c FB68     		ldr	r3, [r7, #12]
 2879 0f1e 23F40063 		bic	r3, r3, #2048
 2880 0f22 FB60     		str	r3, [r7, #12]
1581:../src/stm32f30x_tim.c **** 
1582:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1583:../src/stm32f30x_tim.c ****   tmpccmr1 |= ((uint32_t)TIM_OCPreload << 8);
 2881              		.loc 1 1583 0
 2882 0f24 7B88     		ldrh	r3, [r7, #2]
 2883 0f26 4FEA0323 		lsl	r3, r3, #8
 2884 0f2a FA68     		ldr	r2, [r7, #12]
 2885 0f2c 1343     		orrs	r3, r3, r2
 2886 0f2e FB60     		str	r3, [r7, #12]
1584:../src/stm32f30x_tim.c **** 
1585:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 register */
1586:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2887              		.loc 1 1586 0
 2888 0f30 7B68     		ldr	r3, [r7, #4]
 2889 0f32 FA68     		ldr	r2, [r7, #12]
 2890 0f34 9A61     		str	r2, [r3, #24]
1587:../src/stm32f30x_tim.c **** }
 2891              		.loc 1 1587 0
 2892 0f36 07F11407 		add	r7, r7, #20
 2893 0f3a BD46     		mov	sp, r7
 2894 0f3c 80BC     		pop	{r7}
 2895 0f3e 7047     		bx	lr
 2896              		.cfi_endproc
 2897              	.LFE151:
 2899              		.align	2
 2900              		.global	TIM_OC3PreloadConfig
 2901              		.thumb
 2902              		.thumb_func
 2904              	TIM_OC3PreloadConfig:
 2905              	.LFB152:
1588:../src/stm32f30x_tim.c **** 
1589:../src/stm32f30x_tim.c **** /**
1590:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1591:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
1592:../src/stm32f30x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1593:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1594:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Enable
1595:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Disable
1596:../src/stm32f30x_tim.c ****   * @retval None
1597:../src/stm32f30x_tim.c ****   */
1598:../src/stm32f30x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1599:../src/stm32f30x_tim.c **** {
 2906              		.loc 1 1599 0
 2907              		.cfi_startproc
 2908              		@ args = 0, pretend = 0, frame = 16
 2909              		@ frame_needed = 1, uses_anonymous_args = 0
 2910              		@ link register save eliminated.
 2911 0f40 80B4     		push	{r7}
 2912              	.LCFI123:
 2913              		.cfi_def_cfa_offset 4
 2914              		.cfi_offset 7, -4
 2915 0f42 85B0     		sub	sp, sp, #20
 2916              	.LCFI124:
 2917              		.cfi_def_cfa_offset 24
 2918 0f44 00AF     		add	r7, sp, #0
 2919              	.LCFI125:
 2920              		.cfi_def_cfa_register 7
 2921 0f46 7860     		str	r0, [r7, #4]
 2922 0f48 0B46     		mov	r3, r1
 2923 0f4a 7B80     		strh	r3, [r7, #2]	@ movhi
1600:../src/stm32f30x_tim.c ****   uint32_t tmpccmr2 = 0;
 2924              		.loc 1 1600 0
 2925 0f4c 4FF00003 		mov	r3, #0
 2926 0f50 FB60     		str	r3, [r7, #12]
1601:../src/stm32f30x_tim.c **** 
1602:../src/stm32f30x_tim.c ****   /* Check the parameters */
1603:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1604:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1605:../src/stm32f30x_tim.c **** 
1606:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2927              		.loc 1 1606 0
 2928 0f52 7B68     		ldr	r3, [r7, #4]
 2929 0f54 DB69     		ldr	r3, [r3, #28]
 2930 0f56 FB60     		str	r3, [r7, #12]
1607:../src/stm32f30x_tim.c **** 
1608:../src/stm32f30x_tim.c ****   /* Reset the OC3PE Bit */
1609:../src/stm32f30x_tim.c ****   tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC3PE);
 2931              		.loc 1 1609 0
 2932 0f58 FB68     		ldr	r3, [r7, #12]
 2933 0f5a 23F00803 		bic	r3, r3, #8
 2934 0f5e FB60     		str	r3, [r7, #12]
1610:../src/stm32f30x_tim.c **** 
1611:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1612:../src/stm32f30x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 2935              		.loc 1 1612 0
 2936 0f60 7B88     		ldrh	r3, [r7, #2]
 2937 0f62 FA68     		ldr	r2, [r7, #12]
 2938 0f64 1343     		orrs	r3, r3, r2
 2939 0f66 FB60     		str	r3, [r7, #12]
1613:../src/stm32f30x_tim.c **** 
1614:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 register */
1615:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2940              		.loc 1 1615 0
 2941 0f68 7B68     		ldr	r3, [r7, #4]
 2942 0f6a FA68     		ldr	r2, [r7, #12]
 2943 0f6c DA61     		str	r2, [r3, #28]
1616:../src/stm32f30x_tim.c **** }
 2944              		.loc 1 1616 0
 2945 0f6e 07F11407 		add	r7, r7, #20
 2946 0f72 BD46     		mov	sp, r7
 2947 0f74 80BC     		pop	{r7}
 2948 0f76 7047     		bx	lr
 2949              		.cfi_endproc
 2950              	.LFE152:
 2952              		.align	2
 2953              		.global	TIM_OC4PreloadConfig
 2954              		.thumb
 2955              		.thumb_func
 2957              	TIM_OC4PreloadConfig:
 2958              	.LFB153:
1617:../src/stm32f30x_tim.c **** 
1618:../src/stm32f30x_tim.c **** /**
1619:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1620:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
1621:../src/stm32f30x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1622:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1623:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Enable
1624:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Disable
1625:../src/stm32f30x_tim.c ****   * @retval None
1626:../src/stm32f30x_tim.c ****   */
1627:../src/stm32f30x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1628:../src/stm32f30x_tim.c **** {
 2959              		.loc 1 1628 0
 2960              		.cfi_startproc
 2961              		@ args = 0, pretend = 0, frame = 16
 2962              		@ frame_needed = 1, uses_anonymous_args = 0
 2963              		@ link register save eliminated.
 2964 0f78 80B4     		push	{r7}
 2965              	.LCFI126:
 2966              		.cfi_def_cfa_offset 4
 2967              		.cfi_offset 7, -4
 2968 0f7a 85B0     		sub	sp, sp, #20
 2969              	.LCFI127:
 2970              		.cfi_def_cfa_offset 24
 2971 0f7c 00AF     		add	r7, sp, #0
 2972              	.LCFI128:
 2973              		.cfi_def_cfa_register 7
 2974 0f7e 7860     		str	r0, [r7, #4]
 2975 0f80 0B46     		mov	r3, r1
 2976 0f82 7B80     		strh	r3, [r7, #2]	@ movhi
1629:../src/stm32f30x_tim.c ****   uint32_t tmpccmr2 = 0;
 2977              		.loc 1 1629 0
 2978 0f84 4FF00003 		mov	r3, #0
 2979 0f88 FB60     		str	r3, [r7, #12]
1630:../src/stm32f30x_tim.c **** 
1631:../src/stm32f30x_tim.c ****   /* Check the parameters */
1632:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1633:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1634:../src/stm32f30x_tim.c **** 
1635:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2980              		.loc 1 1635 0
 2981 0f8a 7B68     		ldr	r3, [r7, #4]
 2982 0f8c DB69     		ldr	r3, [r3, #28]
 2983 0f8e FB60     		str	r3, [r7, #12]
1636:../src/stm32f30x_tim.c **** 
1637:../src/stm32f30x_tim.c ****   /* Reset the OC4PE Bit */
1638:../src/stm32f30x_tim.c ****   tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC4PE);
 2984              		.loc 1 1638 0
 2985 0f90 FB68     		ldr	r3, [r7, #12]
 2986 0f92 23F40063 		bic	r3, r3, #2048
 2987 0f96 FB60     		str	r3, [r7, #12]
1639:../src/stm32f30x_tim.c **** 
1640:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1641:../src/stm32f30x_tim.c ****   tmpccmr2 |= ((uint32_t)TIM_OCPreload << 8);
 2988              		.loc 1 1641 0
 2989 0f98 7B88     		ldrh	r3, [r7, #2]
 2990 0f9a 4FEA0323 		lsl	r3, r3, #8
 2991 0f9e FA68     		ldr	r2, [r7, #12]
 2992 0fa0 1343     		orrs	r3, r3, r2
 2993 0fa2 FB60     		str	r3, [r7, #12]
1642:../src/stm32f30x_tim.c **** 
1643:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 register */
1644:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2994              		.loc 1 1644 0
 2995 0fa4 7B68     		ldr	r3, [r7, #4]
 2996 0fa6 FA68     		ldr	r2, [r7, #12]
 2997 0fa8 DA61     		str	r2, [r3, #28]
1645:../src/stm32f30x_tim.c **** }
 2998              		.loc 1 1645 0
 2999 0faa 07F11407 		add	r7, r7, #20
 3000 0fae BD46     		mov	sp, r7
 3001 0fb0 80BC     		pop	{r7}
 3002 0fb2 7047     		bx	lr
 3003              		.cfi_endproc
 3004              	.LFE153:
 3006              		.align	2
 3007              		.global	TIM_OC5PreloadConfig
 3008              		.thumb
 3009              		.thumb_func
 3011              	TIM_OC5PreloadConfig:
 3012              	.LFB154:
1646:../src/stm32f30x_tim.c **** 
1647:../src/stm32f30x_tim.c **** /**
1648:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR5.
1649:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM peripheral.
1650:../src/stm32f30x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1651:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1652:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Enable
1653:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Disable
1654:../src/stm32f30x_tim.c ****   * @retval None
1655:../src/stm32f30x_tim.c ****   */
1656:../src/stm32f30x_tim.c **** void TIM_OC5PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1657:../src/stm32f30x_tim.c **** {
 3013              		.loc 1 1657 0
 3014              		.cfi_startproc
 3015              		@ args = 0, pretend = 0, frame = 16
 3016              		@ frame_needed = 1, uses_anonymous_args = 0
 3017              		@ link register save eliminated.
 3018 0fb4 80B4     		push	{r7}
 3019              	.LCFI129:
 3020              		.cfi_def_cfa_offset 4
 3021              		.cfi_offset 7, -4
 3022 0fb6 85B0     		sub	sp, sp, #20
 3023              	.LCFI130:
 3024              		.cfi_def_cfa_offset 24
 3025 0fb8 00AF     		add	r7, sp, #0
 3026              	.LCFI131:
 3027              		.cfi_def_cfa_register 7
 3028 0fba 7860     		str	r0, [r7, #4]
 3029 0fbc 0B46     		mov	r3, r1
 3030 0fbe 7B80     		strh	r3, [r7, #2]	@ movhi
1658:../src/stm32f30x_tim.c ****   uint32_t tmpccmr3 = 0;
 3031              		.loc 1 1658 0
 3032 0fc0 4FF00003 		mov	r3, #0
 3033 0fc4 FB60     		str	r3, [r7, #12]
1659:../src/stm32f30x_tim.c **** 
1660:../src/stm32f30x_tim.c ****   /* Check the parameters */
1661:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1662:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1663:../src/stm32f30x_tim.c **** 
1664:../src/stm32f30x_tim.c ****   tmpccmr3 = TIMx->CCMR3;
 3034              		.loc 1 1664 0
 3035 0fc6 7B68     		ldr	r3, [r7, #4]
 3036 0fc8 5B6D     		ldr	r3, [r3, #84]
 3037 0fca FB60     		str	r3, [r7, #12]
1665:../src/stm32f30x_tim.c **** 
1666:../src/stm32f30x_tim.c ****   /* Reset the OC5PE Bit */
1667:../src/stm32f30x_tim.c ****   tmpccmr3 &= (uint32_t)(~TIM_CCMR3_OC5PE);
 3038              		.loc 1 1667 0
 3039 0fcc FB68     		ldr	r3, [r7, #12]
 3040 0fce 23F00803 		bic	r3, r3, #8
 3041 0fd2 FB60     		str	r3, [r7, #12]
1668:../src/stm32f30x_tim.c **** 
1669:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1670:../src/stm32f30x_tim.c ****   tmpccmr3 |= (uint32_t)(TIM_OCPreload);
 3042              		.loc 1 1670 0
 3043 0fd4 7B88     		ldrh	r3, [r7, #2]
 3044 0fd6 FA68     		ldr	r2, [r7, #12]
 3045 0fd8 1343     		orrs	r3, r3, r2
 3046 0fda FB60     		str	r3, [r7, #12]
1671:../src/stm32f30x_tim.c **** 
1672:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR3 register */
1673:../src/stm32f30x_tim.c ****   TIMx->CCMR3 = tmpccmr3;
 3047              		.loc 1 1673 0
 3048 0fdc 7B68     		ldr	r3, [r7, #4]
 3049 0fde FA68     		ldr	r2, [r7, #12]
 3050 0fe0 5A65     		str	r2, [r3, #84]
1674:../src/stm32f30x_tim.c **** }
 3051              		.loc 1 1674 0
 3052 0fe2 07F11407 		add	r7, r7, #20
 3053 0fe6 BD46     		mov	sp, r7
 3054 0fe8 80BC     		pop	{r7}
 3055 0fea 7047     		bx	lr
 3056              		.cfi_endproc
 3057              	.LFE154:
 3059              		.align	2
 3060              		.global	TIM_OC6PreloadConfig
 3061              		.thumb
 3062              		.thumb_func
 3064              	TIM_OC6PreloadConfig:
 3065              	.LFB155:
1675:../src/stm32f30x_tim.c **** 
1676:../src/stm32f30x_tim.c **** /**
1677:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR6.
1678:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM peripheral.
1679:../src/stm32f30x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1680:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1681:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Enable
1682:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPreload_Disable
1683:../src/stm32f30x_tim.c ****   * @retval None
1684:../src/stm32f30x_tim.c ****   */
1685:../src/stm32f30x_tim.c **** void TIM_OC6PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1686:../src/stm32f30x_tim.c **** {
 3066              		.loc 1 1686 0
 3067              		.cfi_startproc
 3068              		@ args = 0, pretend = 0, frame = 16
 3069              		@ frame_needed = 1, uses_anonymous_args = 0
 3070              		@ link register save eliminated.
 3071 0fec 80B4     		push	{r7}
 3072              	.LCFI132:
 3073              		.cfi_def_cfa_offset 4
 3074              		.cfi_offset 7, -4
 3075 0fee 85B0     		sub	sp, sp, #20
 3076              	.LCFI133:
 3077              		.cfi_def_cfa_offset 24
 3078 0ff0 00AF     		add	r7, sp, #0
 3079              	.LCFI134:
 3080              		.cfi_def_cfa_register 7
 3081 0ff2 7860     		str	r0, [r7, #4]
 3082 0ff4 0B46     		mov	r3, r1
 3083 0ff6 7B80     		strh	r3, [r7, #2]	@ movhi
1687:../src/stm32f30x_tim.c ****   uint32_t tmpccmr3 = 0;
 3084              		.loc 1 1687 0
 3085 0ff8 4FF00003 		mov	r3, #0
 3086 0ffc FB60     		str	r3, [r7, #12]
1688:../src/stm32f30x_tim.c **** 
1689:../src/stm32f30x_tim.c ****   /* Check the parameters */
1690:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1691:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1692:../src/stm32f30x_tim.c **** 
1693:../src/stm32f30x_tim.c ****   tmpccmr3 = TIMx->CCMR3;
 3087              		.loc 1 1693 0
 3088 0ffe 7B68     		ldr	r3, [r7, #4]
 3089 1000 5B6D     		ldr	r3, [r3, #84]
 3090 1002 FB60     		str	r3, [r7, #12]
1694:../src/stm32f30x_tim.c **** 
1695:../src/stm32f30x_tim.c ****   /* Reset the OC5PE Bit */
1696:../src/stm32f30x_tim.c ****   tmpccmr3 &= (uint32_t)(~TIM_CCMR3_OC6PE);
 3091              		.loc 1 1696 0
 3092 1004 FB68     		ldr	r3, [r7, #12]
 3093 1006 23F40063 		bic	r3, r3, #2048
 3094 100a FB60     		str	r3, [r7, #12]
1697:../src/stm32f30x_tim.c **** 
1698:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1699:../src/stm32f30x_tim.c ****   tmpccmr3 |= ((uint32_t)TIM_OCPreload << 8);
 3095              		.loc 1 1699 0
 3096 100c 7B88     		ldrh	r3, [r7, #2]
 3097 100e 4FEA0323 		lsl	r3, r3, #8
 3098 1012 FA68     		ldr	r2, [r7, #12]
 3099 1014 1343     		orrs	r3, r3, r2
 3100 1016 FB60     		str	r3, [r7, #12]
1700:../src/stm32f30x_tim.c **** 
1701:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR3 register */
1702:../src/stm32f30x_tim.c ****   TIMx->CCMR3 = tmpccmr3;
 3101              		.loc 1 1702 0
 3102 1018 7B68     		ldr	r3, [r7, #4]
 3103 101a FA68     		ldr	r2, [r7, #12]
 3104 101c 5A65     		str	r2, [r3, #84]
1703:../src/stm32f30x_tim.c **** }
 3105              		.loc 1 1703 0
 3106 101e 07F11407 		add	r7, r7, #20
 3107 1022 BD46     		mov	sp, r7
 3108 1024 80BC     		pop	{r7}
 3109 1026 7047     		bx	lr
 3110              		.cfi_endproc
 3111              	.LFE155:
 3113              		.align	2
 3114              		.global	TIM_OC1FastConfig
 3115              		.thumb
 3116              		.thumb_func
 3118              	TIM_OC1FastConfig:
 3119              	.LFB156:
1704:../src/stm32f30x_tim.c **** 
1705:../src/stm32f30x_tim.c **** /**
1706:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1707:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
1708:../src/stm32f30x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1709:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1710:../src/stm32f30x_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1711:../src/stm32f30x_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1712:../src/stm32f30x_tim.c ****   * @retval None
1713:../src/stm32f30x_tim.c ****   */
1714:../src/stm32f30x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1715:../src/stm32f30x_tim.c **** {
 3120              		.loc 1 1715 0
 3121              		.cfi_startproc
 3122              		@ args = 0, pretend = 0, frame = 16
 3123              		@ frame_needed = 1, uses_anonymous_args = 0
 3124              		@ link register save eliminated.
 3125 1028 80B4     		push	{r7}
 3126              	.LCFI135:
 3127              		.cfi_def_cfa_offset 4
 3128              		.cfi_offset 7, -4
 3129 102a 85B0     		sub	sp, sp, #20
 3130              	.LCFI136:
 3131              		.cfi_def_cfa_offset 24
 3132 102c 00AF     		add	r7, sp, #0
 3133              	.LCFI137:
 3134              		.cfi_def_cfa_register 7
 3135 102e 7860     		str	r0, [r7, #4]
 3136 1030 0B46     		mov	r3, r1
 3137 1032 7B80     		strh	r3, [r7, #2]	@ movhi
1716:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0;
 3138              		.loc 1 1716 0
 3139 1034 4FF00003 		mov	r3, #0
 3140 1038 FB60     		str	r3, [r7, #12]
1717:../src/stm32f30x_tim.c **** 
1718:../src/stm32f30x_tim.c ****   /* Check the parameters */
1719:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1720:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1721:../src/stm32f30x_tim.c **** 
1722:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR1 register value */
1723:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3141              		.loc 1 1723 0
 3142 103a 7B68     		ldr	r3, [r7, #4]
 3143 103c 9B69     		ldr	r3, [r3, #24]
 3144 103e FB60     		str	r3, [r7, #12]
1724:../src/stm32f30x_tim.c **** 
1725:../src/stm32f30x_tim.c ****   /* Reset the OC1FE Bit */
1726:../src/stm32f30x_tim.c ****   tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC1FE;
 3145              		.loc 1 1726 0
 3146 1040 FB68     		ldr	r3, [r7, #12]
 3147 1042 23F00403 		bic	r3, r3, #4
 3148 1046 FB60     		str	r3, [r7, #12]
1727:../src/stm32f30x_tim.c **** 
1728:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1729:../src/stm32f30x_tim.c ****   tmpccmr1 |= TIM_OCFast;
 3149              		.loc 1 1729 0
 3150 1048 7B88     		ldrh	r3, [r7, #2]
 3151 104a FA68     		ldr	r2, [r7, #12]
 3152 104c 1343     		orrs	r3, r3, r2
 3153 104e FB60     		str	r3, [r7, #12]
1730:../src/stm32f30x_tim.c **** 
1731:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 */
1732:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3154              		.loc 1 1732 0
 3155 1050 7B68     		ldr	r3, [r7, #4]
 3156 1052 FA68     		ldr	r2, [r7, #12]
 3157 1054 9A61     		str	r2, [r3, #24]
1733:../src/stm32f30x_tim.c **** }
 3158              		.loc 1 1733 0
 3159 1056 07F11407 		add	r7, r7, #20
 3160 105a BD46     		mov	sp, r7
 3161 105c 80BC     		pop	{r7}
 3162 105e 7047     		bx	lr
 3163              		.cfi_endproc
 3164              	.LFE156:
 3166              		.align	2
 3167              		.global	TIM_OC2FastConfig
 3168              		.thumb
 3169              		.thumb_func
 3171              	TIM_OC2FastConfig:
 3172              	.LFB157:
1734:../src/stm32f30x_tim.c **** 
1735:../src/stm32f30x_tim.c **** /**
1736:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1737:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
1738:../src/stm32f30x_tim.c ****   *         peripheral.
1739:../src/stm32f30x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1740:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1741:../src/stm32f30x_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1742:../src/stm32f30x_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1743:../src/stm32f30x_tim.c ****   * @retval None
1744:../src/stm32f30x_tim.c ****   */
1745:../src/stm32f30x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1746:../src/stm32f30x_tim.c **** {
 3173              		.loc 1 1746 0
 3174              		.cfi_startproc
 3175              		@ args = 0, pretend = 0, frame = 16
 3176              		@ frame_needed = 1, uses_anonymous_args = 0
 3177              		@ link register save eliminated.
 3178 1060 80B4     		push	{r7}
 3179              	.LCFI138:
 3180              		.cfi_def_cfa_offset 4
 3181              		.cfi_offset 7, -4
 3182 1062 85B0     		sub	sp, sp, #20
 3183              	.LCFI139:
 3184              		.cfi_def_cfa_offset 24
 3185 1064 00AF     		add	r7, sp, #0
 3186              	.LCFI140:
 3187              		.cfi_def_cfa_register 7
 3188 1066 7860     		str	r0, [r7, #4]
 3189 1068 0B46     		mov	r3, r1
 3190 106a 7B80     		strh	r3, [r7, #2]	@ movhi
1747:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0;
 3191              		.loc 1 1747 0
 3192 106c 4FF00003 		mov	r3, #0
 3193 1070 FB60     		str	r3, [r7, #12]
1748:../src/stm32f30x_tim.c **** 
1749:../src/stm32f30x_tim.c ****   /* Check the parameters */
1750:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1751:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1752:../src/stm32f30x_tim.c **** 
1753:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR1 register value */
1754:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3194              		.loc 1 1754 0
 3195 1072 7B68     		ldr	r3, [r7, #4]
 3196 1074 9B69     		ldr	r3, [r3, #24]
 3197 1076 FB60     		str	r3, [r7, #12]
1755:../src/stm32f30x_tim.c **** 
1756:../src/stm32f30x_tim.c ****   /* Reset the OC2FE Bit */
1757:../src/stm32f30x_tim.c ****   tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC2FE);
 3198              		.loc 1 1757 0
 3199 1078 FB68     		ldr	r3, [r7, #12]
 3200 107a 23F48063 		bic	r3, r3, #1024
 3201 107e FB60     		str	r3, [r7, #12]
1758:../src/stm32f30x_tim.c **** 
1759:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1760:../src/stm32f30x_tim.c ****   tmpccmr1 |= ((uint32_t)TIM_OCFast << 8);
 3202              		.loc 1 1760 0
 3203 1080 7B88     		ldrh	r3, [r7, #2]
 3204 1082 4FEA0323 		lsl	r3, r3, #8
 3205 1086 FA68     		ldr	r2, [r7, #12]
 3206 1088 1343     		orrs	r3, r3, r2
 3207 108a FB60     		str	r3, [r7, #12]
1761:../src/stm32f30x_tim.c **** 
1762:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 */
1763:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3208              		.loc 1 1763 0
 3209 108c 7B68     		ldr	r3, [r7, #4]
 3210 108e FA68     		ldr	r2, [r7, #12]
 3211 1090 9A61     		str	r2, [r3, #24]
1764:../src/stm32f30x_tim.c **** }
 3212              		.loc 1 1764 0
 3213 1092 07F11407 		add	r7, r7, #20
 3214 1096 BD46     		mov	sp, r7
 3215 1098 80BC     		pop	{r7}
 3216 109a 7047     		bx	lr
 3217              		.cfi_endproc
 3218              	.LFE157:
 3220              		.align	2
 3221              		.global	TIM_OC3FastConfig
 3222              		.thumb
 3223              		.thumb_func
 3225              	TIM_OC3FastConfig:
 3226              	.LFB158:
1765:../src/stm32f30x_tim.c **** 
1766:../src/stm32f30x_tim.c **** /**
1767:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1768:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
1769:../src/stm32f30x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1770:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1771:../src/stm32f30x_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1772:../src/stm32f30x_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1773:../src/stm32f30x_tim.c ****   * @retval None
1774:../src/stm32f30x_tim.c ****   */
1775:../src/stm32f30x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1776:../src/stm32f30x_tim.c **** {
 3227              		.loc 1 1776 0
 3228              		.cfi_startproc
 3229              		@ args = 0, pretend = 0, frame = 16
 3230              		@ frame_needed = 1, uses_anonymous_args = 0
 3231              		@ link register save eliminated.
 3232 109c 80B4     		push	{r7}
 3233              	.LCFI141:
 3234              		.cfi_def_cfa_offset 4
 3235              		.cfi_offset 7, -4
 3236 109e 85B0     		sub	sp, sp, #20
 3237              	.LCFI142:
 3238              		.cfi_def_cfa_offset 24
 3239 10a0 00AF     		add	r7, sp, #0
 3240              	.LCFI143:
 3241              		.cfi_def_cfa_register 7
 3242 10a2 7860     		str	r0, [r7, #4]
 3243 10a4 0B46     		mov	r3, r1
 3244 10a6 7B80     		strh	r3, [r7, #2]	@ movhi
1777:../src/stm32f30x_tim.c ****   uint32_t tmpccmr2 = 0;
 3245              		.loc 1 1777 0
 3246 10a8 4FF00003 		mov	r3, #0
 3247 10ac FB60     		str	r3, [r7, #12]
1778:../src/stm32f30x_tim.c ****   
1779:../src/stm32f30x_tim.c ****   /* Check the parameters */
1780:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1781:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1782:../src/stm32f30x_tim.c **** 
1783:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR2 register value */
1784:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3248              		.loc 1 1784 0
 3249 10ae 7B68     		ldr	r3, [r7, #4]
 3250 10b0 DB69     		ldr	r3, [r3, #28]
 3251 10b2 FB60     		str	r3, [r7, #12]
1785:../src/stm32f30x_tim.c **** 
1786:../src/stm32f30x_tim.c ****   /* Reset the OC3FE Bit */
1787:../src/stm32f30x_tim.c ****   tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC3FE;
 3252              		.loc 1 1787 0
 3253 10b4 FB68     		ldr	r3, [r7, #12]
 3254 10b6 23F00403 		bic	r3, r3, #4
 3255 10ba FB60     		str	r3, [r7, #12]
1788:../src/stm32f30x_tim.c **** 
1789:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1790:../src/stm32f30x_tim.c ****   tmpccmr2 |= TIM_OCFast;
 3256              		.loc 1 1790 0
 3257 10bc 7B88     		ldrh	r3, [r7, #2]
 3258 10be FA68     		ldr	r2, [r7, #12]
 3259 10c0 1343     		orrs	r3, r3, r2
 3260 10c2 FB60     		str	r3, [r7, #12]
1791:../src/stm32f30x_tim.c **** 
1792:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 */
1793:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3261              		.loc 1 1793 0
 3262 10c4 7B68     		ldr	r3, [r7, #4]
 3263 10c6 FA68     		ldr	r2, [r7, #12]
 3264 10c8 DA61     		str	r2, [r3, #28]
1794:../src/stm32f30x_tim.c **** }
 3265              		.loc 1 1794 0
 3266 10ca 07F11407 		add	r7, r7, #20
 3267 10ce BD46     		mov	sp, r7
 3268 10d0 80BC     		pop	{r7}
 3269 10d2 7047     		bx	lr
 3270              		.cfi_endproc
 3271              	.LFE158:
 3273              		.align	2
 3274              		.global	TIM_OC4FastConfig
 3275              		.thumb
 3276              		.thumb_func
 3278              	TIM_OC4FastConfig:
 3279              	.LFB159:
1795:../src/stm32f30x_tim.c **** 
1796:../src/stm32f30x_tim.c **** /**
1797:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1798:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
1799:../src/stm32f30x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1800:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1801:../src/stm32f30x_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1802:../src/stm32f30x_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1803:../src/stm32f30x_tim.c ****   * @retval None
1804:../src/stm32f30x_tim.c ****   */
1805:../src/stm32f30x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1806:../src/stm32f30x_tim.c **** {
 3280              		.loc 1 1806 0
 3281              		.cfi_startproc
 3282              		@ args = 0, pretend = 0, frame = 16
 3283              		@ frame_needed = 1, uses_anonymous_args = 0
 3284              		@ link register save eliminated.
 3285 10d4 80B4     		push	{r7}
 3286              	.LCFI144:
 3287              		.cfi_def_cfa_offset 4
 3288              		.cfi_offset 7, -4
 3289 10d6 85B0     		sub	sp, sp, #20
 3290              	.LCFI145:
 3291              		.cfi_def_cfa_offset 24
 3292 10d8 00AF     		add	r7, sp, #0
 3293              	.LCFI146:
 3294              		.cfi_def_cfa_register 7
 3295 10da 7860     		str	r0, [r7, #4]
 3296 10dc 0B46     		mov	r3, r1
 3297 10de 7B80     		strh	r3, [r7, #2]	@ movhi
1807:../src/stm32f30x_tim.c ****   uint32_t tmpccmr2 = 0;
 3298              		.loc 1 1807 0
 3299 10e0 4FF00003 		mov	r3, #0
 3300 10e4 FB60     		str	r3, [r7, #12]
1808:../src/stm32f30x_tim.c **** 
1809:../src/stm32f30x_tim.c ****   /* Check the parameters */
1810:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1811:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1812:../src/stm32f30x_tim.c **** 
1813:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR2 register value */
1814:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3301              		.loc 1 1814 0
 3302 10e6 7B68     		ldr	r3, [r7, #4]
 3303 10e8 DB69     		ldr	r3, [r3, #28]
 3304 10ea FB60     		str	r3, [r7, #12]
1815:../src/stm32f30x_tim.c **** 
1816:../src/stm32f30x_tim.c ****   /* Reset the OC4FE Bit */
1817:../src/stm32f30x_tim.c ****   tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC4FE);
 3305              		.loc 1 1817 0
 3306 10ec FB68     		ldr	r3, [r7, #12]
 3307 10ee 23F48063 		bic	r3, r3, #1024
 3308 10f2 FB60     		str	r3, [r7, #12]
1818:../src/stm32f30x_tim.c **** 
1819:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1820:../src/stm32f30x_tim.c ****   tmpccmr2 |= ((uint32_t)TIM_OCFast << 8);
 3309              		.loc 1 1820 0
 3310 10f4 7B88     		ldrh	r3, [r7, #2]
 3311 10f6 4FEA0323 		lsl	r3, r3, #8
 3312 10fa FA68     		ldr	r2, [r7, #12]
 3313 10fc 1343     		orrs	r3, r3, r2
 3314 10fe FB60     		str	r3, [r7, #12]
1821:../src/stm32f30x_tim.c **** 
1822:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 */
1823:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3315              		.loc 1 1823 0
 3316 1100 7B68     		ldr	r3, [r7, #4]
 3317 1102 FA68     		ldr	r2, [r7, #12]
 3318 1104 DA61     		str	r2, [r3, #28]
1824:../src/stm32f30x_tim.c **** }
 3319              		.loc 1 1824 0
 3320 1106 07F11407 		add	r7, r7, #20
 3321 110a BD46     		mov	sp, r7
 3322 110c 80BC     		pop	{r7}
 3323 110e 7047     		bx	lr
 3324              		.cfi_endproc
 3325              	.LFE159:
 3327              		.align	2
 3328              		.global	TIM_ClearOC1Ref
 3329              		.thumb
 3330              		.thumb_func
 3332              	TIM_ClearOC1Ref:
 3333              	.LFB160:
1825:../src/stm32f30x_tim.c **** 
1826:../src/stm32f30x_tim.c **** /**
1827:../src/stm32f30x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1828:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
1829:../src/stm32f30x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1830:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1831:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1832:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1833:../src/stm32f30x_tim.c ****   * @retval None
1834:../src/stm32f30x_tim.c ****   */
1835:../src/stm32f30x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1836:../src/stm32f30x_tim.c **** {
 3334              		.loc 1 1836 0
 3335              		.cfi_startproc
 3336              		@ args = 0, pretend = 0, frame = 16
 3337              		@ frame_needed = 1, uses_anonymous_args = 0
 3338              		@ link register save eliminated.
 3339 1110 80B4     		push	{r7}
 3340              	.LCFI147:
 3341              		.cfi_def_cfa_offset 4
 3342              		.cfi_offset 7, -4
 3343 1112 85B0     		sub	sp, sp, #20
 3344              	.LCFI148:
 3345              		.cfi_def_cfa_offset 24
 3346 1114 00AF     		add	r7, sp, #0
 3347              	.LCFI149:
 3348              		.cfi_def_cfa_register 7
 3349 1116 7860     		str	r0, [r7, #4]
 3350 1118 0B46     		mov	r3, r1
 3351 111a 7B80     		strh	r3, [r7, #2]	@ movhi
1837:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0;
 3352              		.loc 1 1837 0
 3353 111c 4FF00003 		mov	r3, #0
 3354 1120 FB60     		str	r3, [r7, #12]
1838:../src/stm32f30x_tim.c **** 
1839:../src/stm32f30x_tim.c ****   /* Check the parameters */
1840:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1841:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1842:../src/stm32f30x_tim.c **** 
1843:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3355              		.loc 1 1843 0
 3356 1122 7B68     		ldr	r3, [r7, #4]
 3357 1124 9B69     		ldr	r3, [r3, #24]
 3358 1126 FB60     		str	r3, [r7, #12]
1844:../src/stm32f30x_tim.c **** 
1845:../src/stm32f30x_tim.c ****   /* Reset the OC1CE Bit */
1846:../src/stm32f30x_tim.c ****   tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC1CE;
 3359              		.loc 1 1846 0
 3360 1128 FB68     		ldr	r3, [r7, #12]
 3361 112a 23F08003 		bic	r3, r3, #128
 3362 112e FB60     		str	r3, [r7, #12]
1847:../src/stm32f30x_tim.c **** 
1848:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1849:../src/stm32f30x_tim.c ****   tmpccmr1 |= TIM_OCClear;
 3363              		.loc 1 1849 0
 3364 1130 7B88     		ldrh	r3, [r7, #2]
 3365 1132 FA68     		ldr	r2, [r7, #12]
 3366 1134 1343     		orrs	r3, r3, r2
 3367 1136 FB60     		str	r3, [r7, #12]
1850:../src/stm32f30x_tim.c **** 
1851:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 register */
1852:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3368              		.loc 1 1852 0
 3369 1138 7B68     		ldr	r3, [r7, #4]
 3370 113a FA68     		ldr	r2, [r7, #12]
 3371 113c 9A61     		str	r2, [r3, #24]
1853:../src/stm32f30x_tim.c **** }
 3372              		.loc 1 1853 0
 3373 113e 07F11407 		add	r7, r7, #20
 3374 1142 BD46     		mov	sp, r7
 3375 1144 80BC     		pop	{r7}
 3376 1146 7047     		bx	lr
 3377              		.cfi_endproc
 3378              	.LFE160:
 3380              		.align	2
 3381              		.global	TIM_ClearOC2Ref
 3382              		.thumb
 3383              		.thumb_func
 3385              	TIM_ClearOC2Ref:
 3386              	.LFB161:
1854:../src/stm32f30x_tim.c **** 
1855:../src/stm32f30x_tim.c **** /**
1856:../src/stm32f30x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1857:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
1858:../src/stm32f30x_tim.c ****   *         peripheral.
1859:../src/stm32f30x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1860:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1861:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1862:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1863:../src/stm32f30x_tim.c ****   * @retval None
1864:../src/stm32f30x_tim.c ****   */
1865:../src/stm32f30x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1866:../src/stm32f30x_tim.c **** {
 3387              		.loc 1 1866 0
 3388              		.cfi_startproc
 3389              		@ args = 0, pretend = 0, frame = 16
 3390              		@ frame_needed = 1, uses_anonymous_args = 0
 3391              		@ link register save eliminated.
 3392 1148 80B4     		push	{r7}
 3393              	.LCFI150:
 3394              		.cfi_def_cfa_offset 4
 3395              		.cfi_offset 7, -4
 3396 114a 85B0     		sub	sp, sp, #20
 3397              	.LCFI151:
 3398              		.cfi_def_cfa_offset 24
 3399 114c 00AF     		add	r7, sp, #0
 3400              	.LCFI152:
 3401              		.cfi_def_cfa_register 7
 3402 114e 7860     		str	r0, [r7, #4]
 3403 1150 0B46     		mov	r3, r1
 3404 1152 7B80     		strh	r3, [r7, #2]	@ movhi
1867:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0;
 3405              		.loc 1 1867 0
 3406 1154 4FF00003 		mov	r3, #0
 3407 1158 FB60     		str	r3, [r7, #12]
1868:../src/stm32f30x_tim.c **** 
1869:../src/stm32f30x_tim.c ****   /* Check the parameters */
1870:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1871:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1872:../src/stm32f30x_tim.c **** 
1873:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3408              		.loc 1 1873 0
 3409 115a 7B68     		ldr	r3, [r7, #4]
 3410 115c 9B69     		ldr	r3, [r3, #24]
 3411 115e FB60     		str	r3, [r7, #12]
1874:../src/stm32f30x_tim.c **** 
1875:../src/stm32f30x_tim.c ****   /* Reset the OC2CE Bit */
1876:../src/stm32f30x_tim.c ****   tmpccmr1 &= (uint32_t)~TIM_CCMR1_OC2CE;
 3412              		.loc 1 1876 0
 3413 1160 FB68     		ldr	r3, [r7, #12]
 3414 1162 23F40043 		bic	r3, r3, #32768
 3415 1166 FB60     		str	r3, [r7, #12]
1877:../src/stm32f30x_tim.c **** 
1878:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1879:../src/stm32f30x_tim.c ****   tmpccmr1 |= ((uint32_t)TIM_OCClear << 8);
 3416              		.loc 1 1879 0
 3417 1168 7B88     		ldrh	r3, [r7, #2]
 3418 116a 4FEA0323 		lsl	r3, r3, #8
 3419 116e FA68     		ldr	r2, [r7, #12]
 3420 1170 1343     		orrs	r3, r3, r2
 3421 1172 FB60     		str	r3, [r7, #12]
1880:../src/stm32f30x_tim.c **** 
1881:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 register */
1882:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3422              		.loc 1 1882 0
 3423 1174 7B68     		ldr	r3, [r7, #4]
 3424 1176 FA68     		ldr	r2, [r7, #12]
 3425 1178 9A61     		str	r2, [r3, #24]
1883:../src/stm32f30x_tim.c **** }
 3426              		.loc 1 1883 0
 3427 117a 07F11407 		add	r7, r7, #20
 3428 117e BD46     		mov	sp, r7
 3429 1180 80BC     		pop	{r7}
 3430 1182 7047     		bx	lr
 3431              		.cfi_endproc
 3432              	.LFE161:
 3434              		.align	2
 3435              		.global	TIM_ClearOC3Ref
 3436              		.thumb
 3437              		.thumb_func
 3439              	TIM_ClearOC3Ref:
 3440              	.LFB162:
1884:../src/stm32f30x_tim.c **** 
1885:../src/stm32f30x_tim.c **** /**
1886:../src/stm32f30x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1887:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
1888:../src/stm32f30x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1889:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1890:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1891:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1892:../src/stm32f30x_tim.c ****   * @retval None
1893:../src/stm32f30x_tim.c ****   */
1894:../src/stm32f30x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1895:../src/stm32f30x_tim.c **** {
 3441              		.loc 1 1895 0
 3442              		.cfi_startproc
 3443              		@ args = 0, pretend = 0, frame = 16
 3444              		@ frame_needed = 1, uses_anonymous_args = 0
 3445              		@ link register save eliminated.
 3446 1184 80B4     		push	{r7}
 3447              	.LCFI153:
 3448              		.cfi_def_cfa_offset 4
 3449              		.cfi_offset 7, -4
 3450 1186 85B0     		sub	sp, sp, #20
 3451              	.LCFI154:
 3452              		.cfi_def_cfa_offset 24
 3453 1188 00AF     		add	r7, sp, #0
 3454              	.LCFI155:
 3455              		.cfi_def_cfa_register 7
 3456 118a 7860     		str	r0, [r7, #4]
 3457 118c 0B46     		mov	r3, r1
 3458 118e 7B80     		strh	r3, [r7, #2]	@ movhi
1896:../src/stm32f30x_tim.c ****   uint32_t tmpccmr2 = 0;
 3459              		.loc 1 1896 0
 3460 1190 4FF00003 		mov	r3, #0
 3461 1194 FB60     		str	r3, [r7, #12]
1897:../src/stm32f30x_tim.c **** 
1898:../src/stm32f30x_tim.c ****   /* Check the parameters */
1899:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1900:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1901:../src/stm32f30x_tim.c **** 
1902:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3462              		.loc 1 1902 0
 3463 1196 7B68     		ldr	r3, [r7, #4]
 3464 1198 DB69     		ldr	r3, [r3, #28]
 3465 119a FB60     		str	r3, [r7, #12]
1903:../src/stm32f30x_tim.c **** 
1904:../src/stm32f30x_tim.c ****   /* Reset the OC3CE Bit */
1905:../src/stm32f30x_tim.c ****   tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC3CE;
 3466              		.loc 1 1905 0
 3467 119c FB68     		ldr	r3, [r7, #12]
 3468 119e 23F08003 		bic	r3, r3, #128
 3469 11a2 FB60     		str	r3, [r7, #12]
1906:../src/stm32f30x_tim.c **** 
1907:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1908:../src/stm32f30x_tim.c ****   tmpccmr2 |= TIM_OCClear;
 3470              		.loc 1 1908 0
 3471 11a4 7B88     		ldrh	r3, [r7, #2]
 3472 11a6 FA68     		ldr	r2, [r7, #12]
 3473 11a8 1343     		orrs	r3, r3, r2
 3474 11aa FB60     		str	r3, [r7, #12]
1909:../src/stm32f30x_tim.c **** 
1910:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 register */
1911:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3475              		.loc 1 1911 0
 3476 11ac 7B68     		ldr	r3, [r7, #4]
 3477 11ae FA68     		ldr	r2, [r7, #12]
 3478 11b0 DA61     		str	r2, [r3, #28]
1912:../src/stm32f30x_tim.c **** }
 3479              		.loc 1 1912 0
 3480 11b2 07F11407 		add	r7, r7, #20
 3481 11b6 BD46     		mov	sp, r7
 3482 11b8 80BC     		pop	{r7}
 3483 11ba 7047     		bx	lr
 3484              		.cfi_endproc
 3485              	.LFE162:
 3487              		.align	2
 3488              		.global	TIM_ClearOC4Ref
 3489              		.thumb
 3490              		.thumb_func
 3492              	TIM_ClearOC4Ref:
 3493              	.LFB163:
1913:../src/stm32f30x_tim.c **** 
1914:../src/stm32f30x_tim.c **** /**
1915:../src/stm32f30x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1916:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
1917:../src/stm32f30x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1918:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1919:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1920:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1921:../src/stm32f30x_tim.c ****   * @retval None
1922:../src/stm32f30x_tim.c ****   */
1923:../src/stm32f30x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1924:../src/stm32f30x_tim.c **** {
 3494              		.loc 1 1924 0
 3495              		.cfi_startproc
 3496              		@ args = 0, pretend = 0, frame = 16
 3497              		@ frame_needed = 1, uses_anonymous_args = 0
 3498              		@ link register save eliminated.
 3499 11bc 80B4     		push	{r7}
 3500              	.LCFI156:
 3501              		.cfi_def_cfa_offset 4
 3502              		.cfi_offset 7, -4
 3503 11be 85B0     		sub	sp, sp, #20
 3504              	.LCFI157:
 3505              		.cfi_def_cfa_offset 24
 3506 11c0 00AF     		add	r7, sp, #0
 3507              	.LCFI158:
 3508              		.cfi_def_cfa_register 7
 3509 11c2 7860     		str	r0, [r7, #4]
 3510 11c4 0B46     		mov	r3, r1
 3511 11c6 7B80     		strh	r3, [r7, #2]	@ movhi
1925:../src/stm32f30x_tim.c ****   uint32_t tmpccmr2 = 0;
 3512              		.loc 1 1925 0
 3513 11c8 4FF00003 		mov	r3, #0
 3514 11cc FB60     		str	r3, [r7, #12]
1926:../src/stm32f30x_tim.c **** 
1927:../src/stm32f30x_tim.c ****   /* Check the parameters */
1928:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1929:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1930:../src/stm32f30x_tim.c **** 
1931:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3515              		.loc 1 1931 0
 3516 11ce 7B68     		ldr	r3, [r7, #4]
 3517 11d0 DB69     		ldr	r3, [r3, #28]
 3518 11d2 FB60     		str	r3, [r7, #12]
1932:../src/stm32f30x_tim.c **** 
1933:../src/stm32f30x_tim.c ****   /* Reset the OC4CE Bit */
1934:../src/stm32f30x_tim.c ****   tmpccmr2 &= (uint32_t)~TIM_CCMR2_OC4CE;
 3519              		.loc 1 1934 0
 3520 11d4 FB68     		ldr	r3, [r7, #12]
 3521 11d6 23F40043 		bic	r3, r3, #32768
 3522 11da FB60     		str	r3, [r7, #12]
1935:../src/stm32f30x_tim.c **** 
1936:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1937:../src/stm32f30x_tim.c ****   tmpccmr2 |= ((uint32_t)TIM_OCClear << 8);
 3523              		.loc 1 1937 0
 3524 11dc 7B88     		ldrh	r3, [r7, #2]
 3525 11de 4FEA0323 		lsl	r3, r3, #8
 3526 11e2 FA68     		ldr	r2, [r7, #12]
 3527 11e4 1343     		orrs	r3, r3, r2
 3528 11e6 FB60     		str	r3, [r7, #12]
1938:../src/stm32f30x_tim.c **** 
1939:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 register */
1940:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3529              		.loc 1 1940 0
 3530 11e8 7B68     		ldr	r3, [r7, #4]
 3531 11ea FA68     		ldr	r2, [r7, #12]
 3532 11ec DA61     		str	r2, [r3, #28]
1941:../src/stm32f30x_tim.c **** }
 3533              		.loc 1 1941 0
 3534 11ee 07F11407 		add	r7, r7, #20
 3535 11f2 BD46     		mov	sp, r7
 3536 11f4 80BC     		pop	{r7}
 3537 11f6 7047     		bx	lr
 3538              		.cfi_endproc
 3539              	.LFE163:
 3541              		.align	2
 3542              		.global	TIM_ClearOC5Ref
 3543              		.thumb
 3544              		.thumb_func
 3546              	TIM_ClearOC5Ref:
 3547              	.LFB164:
1942:../src/stm32f30x_tim.c **** 
1943:../src/stm32f30x_tim.c **** /**
1944:../src/stm32f30x_tim.c ****   * @brief  Clears or safeguards the OCREF5 signal on an external event
1945:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM peripheral.
1946:../src/stm32f30x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1947:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1948:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1949:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1950:../src/stm32f30x_tim.c ****   * @retval None
1951:../src/stm32f30x_tim.c ****   */
1952:../src/stm32f30x_tim.c **** void TIM_ClearOC5Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1953:../src/stm32f30x_tim.c **** {
 3548              		.loc 1 1953 0
 3549              		.cfi_startproc
 3550              		@ args = 0, pretend = 0, frame = 16
 3551              		@ frame_needed = 1, uses_anonymous_args = 0
 3552              		@ link register save eliminated.
 3553 11f8 80B4     		push	{r7}
 3554              	.LCFI159:
 3555              		.cfi_def_cfa_offset 4
 3556              		.cfi_offset 7, -4
 3557 11fa 85B0     		sub	sp, sp, #20
 3558              	.LCFI160:
 3559              		.cfi_def_cfa_offset 24
 3560 11fc 00AF     		add	r7, sp, #0
 3561              	.LCFI161:
 3562              		.cfi_def_cfa_register 7
 3563 11fe 7860     		str	r0, [r7, #4]
 3564 1200 0B46     		mov	r3, r1
 3565 1202 7B80     		strh	r3, [r7, #2]	@ movhi
1954:../src/stm32f30x_tim.c ****   uint32_t tmpccmr3 = 0;
 3566              		.loc 1 1954 0
 3567 1204 4FF00003 		mov	r3, #0
 3568 1208 FB60     		str	r3, [r7, #12]
1955:../src/stm32f30x_tim.c **** 
1956:../src/stm32f30x_tim.c ****   /* Check the parameters */
1957:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1958:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1959:../src/stm32f30x_tim.c **** 
1960:../src/stm32f30x_tim.c ****   tmpccmr3 = TIMx->CCMR3;
 3569              		.loc 1 1960 0
 3570 120a 7B68     		ldr	r3, [r7, #4]
 3571 120c 5B6D     		ldr	r3, [r3, #84]
 3572 120e FB60     		str	r3, [r7, #12]
1961:../src/stm32f30x_tim.c **** 
1962:../src/stm32f30x_tim.c ****   /* Reset the OC5CE Bit */
1963:../src/stm32f30x_tim.c ****   tmpccmr3 &= (uint32_t)~TIM_CCMR3_OC5CE;
 3573              		.loc 1 1963 0
 3574 1210 FB68     		ldr	r3, [r7, #12]
 3575 1212 23F08003 		bic	r3, r3, #128
 3576 1216 FB60     		str	r3, [r7, #12]
1964:../src/stm32f30x_tim.c **** 
1965:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1966:../src/stm32f30x_tim.c ****   tmpccmr3 |= (uint32_t)(TIM_OCClear);
 3577              		.loc 1 1966 0
 3578 1218 7B88     		ldrh	r3, [r7, #2]
 3579 121a FA68     		ldr	r2, [r7, #12]
 3580 121c 1343     		orrs	r3, r3, r2
 3581 121e FB60     		str	r3, [r7, #12]
1967:../src/stm32f30x_tim.c **** 
1968:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR3 register */
1969:../src/stm32f30x_tim.c ****   TIMx->CCMR3 = tmpccmr3;
 3582              		.loc 1 1969 0
 3583 1220 7B68     		ldr	r3, [r7, #4]
 3584 1222 FA68     		ldr	r2, [r7, #12]
 3585 1224 5A65     		str	r2, [r3, #84]
1970:../src/stm32f30x_tim.c **** }
 3586              		.loc 1 1970 0
 3587 1226 07F11407 		add	r7, r7, #20
 3588 122a BD46     		mov	sp, r7
 3589 122c 80BC     		pop	{r7}
 3590 122e 7047     		bx	lr
 3591              		.cfi_endproc
 3592              	.LFE164:
 3594              		.align	2
 3595              		.global	TIM_ClearOC6Ref
 3596              		.thumb
 3597              		.thumb_func
 3599              	TIM_ClearOC6Ref:
 3600              	.LFB165:
1971:../src/stm32f30x_tim.c **** 
1972:../src/stm32f30x_tim.c **** /**
1973:../src/stm32f30x_tim.c ****   * @brief  Clears or safeguards the OCREF6 signal on an external event
1974:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM peripheral.
1975:../src/stm32f30x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1976:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
1977:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1978:../src/stm32f30x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1979:../src/stm32f30x_tim.c ****   * @retval None
1980:../src/stm32f30x_tim.c ****   */
1981:../src/stm32f30x_tim.c **** void TIM_ClearOC6Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1982:../src/stm32f30x_tim.c **** {
 3601              		.loc 1 1982 0
 3602              		.cfi_startproc
 3603              		@ args = 0, pretend = 0, frame = 16
 3604              		@ frame_needed = 1, uses_anonymous_args = 0
 3605              		@ link register save eliminated.
 3606 1230 80B4     		push	{r7}
 3607              	.LCFI162:
 3608              		.cfi_def_cfa_offset 4
 3609              		.cfi_offset 7, -4
 3610 1232 85B0     		sub	sp, sp, #20
 3611              	.LCFI163:
 3612              		.cfi_def_cfa_offset 24
 3613 1234 00AF     		add	r7, sp, #0
 3614              	.LCFI164:
 3615              		.cfi_def_cfa_register 7
 3616 1236 7860     		str	r0, [r7, #4]
 3617 1238 0B46     		mov	r3, r1
 3618 123a 7B80     		strh	r3, [r7, #2]	@ movhi
1983:../src/stm32f30x_tim.c ****   uint32_t tmpccmr3 = 0;
 3619              		.loc 1 1983 0
 3620 123c 4FF00003 		mov	r3, #0
 3621 1240 FB60     		str	r3, [r7, #12]
1984:../src/stm32f30x_tim.c **** 
1985:../src/stm32f30x_tim.c ****   /* Check the parameters */
1986:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1987:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1988:../src/stm32f30x_tim.c **** 
1989:../src/stm32f30x_tim.c ****   tmpccmr3 = TIMx->CCMR3;
 3622              		.loc 1 1989 0
 3623 1242 7B68     		ldr	r3, [r7, #4]
 3624 1244 5B6D     		ldr	r3, [r3, #84]
 3625 1246 FB60     		str	r3, [r7, #12]
1990:../src/stm32f30x_tim.c **** 
1991:../src/stm32f30x_tim.c ****   /* Reset the OC5CE Bit */
1992:../src/stm32f30x_tim.c ****   tmpccmr3 &= (uint32_t)~TIM_CCMR3_OC6CE;
 3626              		.loc 1 1992 0
 3627 1248 FB68     		ldr	r3, [r7, #12]
 3628 124a 23F40043 		bic	r3, r3, #32768
 3629 124e FB60     		str	r3, [r7, #12]
1993:../src/stm32f30x_tim.c **** 
1994:../src/stm32f30x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1995:../src/stm32f30x_tim.c ****   tmpccmr3 |= ((uint32_t)TIM_OCClear << 8);
 3630              		.loc 1 1995 0
 3631 1250 7B88     		ldrh	r3, [r7, #2]
 3632 1252 4FEA0323 		lsl	r3, r3, #8
 3633 1256 FA68     		ldr	r2, [r7, #12]
 3634 1258 1343     		orrs	r3, r3, r2
 3635 125a FB60     		str	r3, [r7, #12]
1996:../src/stm32f30x_tim.c **** 
1997:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR3 register */
1998:../src/stm32f30x_tim.c ****   TIMx->CCMR3 = tmpccmr3;
 3636              		.loc 1 1998 0
 3637 125c 7B68     		ldr	r3, [r7, #4]
 3638 125e FA68     		ldr	r2, [r7, #12]
 3639 1260 5A65     		str	r2, [r3, #84]
1999:../src/stm32f30x_tim.c **** }
 3640              		.loc 1 1999 0
 3641 1262 07F11407 		add	r7, r7, #20
 3642 1266 BD46     		mov	sp, r7
 3643 1268 80BC     		pop	{r7}
 3644 126a 7047     		bx	lr
 3645              		.cfi_endproc
 3646              	.LFE165:
 3648              		.align	2
 3649              		.global	TIM_SelectOCREFClear
 3650              		.thumb
 3651              		.thumb_func
 3653              	TIM_SelectOCREFClear:
 3654              	.LFB166:
2000:../src/stm32f30x_tim.c **** 
2001:../src/stm32f30x_tim.c **** /**
2002:../src/stm32f30x_tim.c ****   * @brief  Selects the OCReference Clear source.
2003:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
2004:../src/stm32f30x_tim.c ****   * @param  TIM_OCReferenceClear: specifies the OCReference Clear source.
2005:../src/stm32f30x_tim.c ****   *   This parameter can be one of the following values:
2006:../src/stm32f30x_tim.c ****   *     @arg TIM_OCReferenceClear_ETRF: The internal OCreference clear input is connected to ETRF.
2007:../src/stm32f30x_tim.c ****   *     @arg TIM_OCReferenceClear_OCREFCLR: The internal OCreference clear input is connected to OC
2008:../src/stm32f30x_tim.c ****   * @retval None
2009:../src/stm32f30x_tim.c ****   */
2010:../src/stm32f30x_tim.c **** void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear)
2011:../src/stm32f30x_tim.c **** {
 3655              		.loc 1 2011 0
 3656              		.cfi_startproc
 3657              		@ args = 0, pretend = 0, frame = 8
 3658              		@ frame_needed = 1, uses_anonymous_args = 0
 3659              		@ link register save eliminated.
 3660 126c 80B4     		push	{r7}
 3661              	.LCFI165:
 3662              		.cfi_def_cfa_offset 4
 3663              		.cfi_offset 7, -4
 3664 126e 83B0     		sub	sp, sp, #12
 3665              	.LCFI166:
 3666              		.cfi_def_cfa_offset 16
 3667 1270 00AF     		add	r7, sp, #0
 3668              	.LCFI167:
 3669              		.cfi_def_cfa_register 7
 3670 1272 7860     		str	r0, [r7, #4]
 3671 1274 0B46     		mov	r3, r1
 3672 1276 7B80     		strh	r3, [r7, #2]	@ movhi
2012:../src/stm32f30x_tim.c ****   /* Check the parameters */
2013:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2014:../src/stm32f30x_tim.c ****   assert_param(TIM_OCREFERENCECECLEAR_SOURCE(TIM_OCReferenceClear));
2015:../src/stm32f30x_tim.c **** 
2016:../src/stm32f30x_tim.c ****   /* Set the TIM_OCReferenceClear source */
2017:../src/stm32f30x_tim.c ****   TIMx->SMCR &=  (uint16_t)~((uint16_t)TIM_SMCR_OCCS);
 3673              		.loc 1 2017 0
 3674 1278 7B68     		ldr	r3, [r7, #4]
 3675 127a 9A68     		ldr	r2, [r3, #8]
 3676 127c 4FF6F773 		movw	r3, #65527
 3677 1280 1340     		ands	r3, r3, r2
 3678 1282 7A68     		ldr	r2, [r7, #4]
 3679 1284 9360     		str	r3, [r2, #8]
2018:../src/stm32f30x_tim.c ****   TIMx->SMCR |=  TIM_OCReferenceClear;
 3680              		.loc 1 2018 0
 3681 1286 7B68     		ldr	r3, [r7, #4]
 3682 1288 9A68     		ldr	r2, [r3, #8]
 3683 128a 7B88     		ldrh	r3, [r7, #2]
 3684 128c 1A43     		orrs	r2, r2, r3
 3685 128e 7B68     		ldr	r3, [r7, #4]
 3686 1290 9A60     		str	r2, [r3, #8]
2019:../src/stm32f30x_tim.c **** }
 3687              		.loc 1 2019 0
 3688 1292 07F10C07 		add	r7, r7, #12
 3689 1296 BD46     		mov	sp, r7
 3690 1298 80BC     		pop	{r7}
 3691 129a 7047     		bx	lr
 3692              		.cfi_endproc
 3693              	.LFE166:
 3695              		.align	2
 3696              		.global	TIM_OC1PolarityConfig
 3697              		.thumb
 3698              		.thumb_func
 3700              	TIM_OC1PolarityConfig:
 3701              	.LFB167:
2020:../src/stm32f30x_tim.c **** 
2021:../src/stm32f30x_tim.c **** /**
2022:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
2023:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
2024:../src/stm32f30x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
2025:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2026:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
2027:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
2028:../src/stm32f30x_tim.c ****   * @retval None
2029:../src/stm32f30x_tim.c ****   */
2030:../src/stm32f30x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
2031:../src/stm32f30x_tim.c **** {
 3702              		.loc 1 2031 0
 3703              		.cfi_startproc
 3704              		@ args = 0, pretend = 0, frame = 16
 3705              		@ frame_needed = 1, uses_anonymous_args = 0
 3706              		@ link register save eliminated.
 3707 129c 80B4     		push	{r7}
 3708              	.LCFI168:
 3709              		.cfi_def_cfa_offset 4
 3710              		.cfi_offset 7, -4
 3711 129e 85B0     		sub	sp, sp, #20
 3712              	.LCFI169:
 3713              		.cfi_def_cfa_offset 24
 3714 12a0 00AF     		add	r7, sp, #0
 3715              	.LCFI170:
 3716              		.cfi_def_cfa_register 7
 3717 12a2 7860     		str	r0, [r7, #4]
 3718 12a4 0B46     		mov	r3, r1
 3719 12a6 7B80     		strh	r3, [r7, #2]	@ movhi
2032:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 3720              		.loc 1 2032 0
 3721 12a8 4FF00003 		mov	r3, #0
 3722 12ac FB60     		str	r3, [r7, #12]
2033:../src/stm32f30x_tim.c **** 
2034:../src/stm32f30x_tim.c ****   /* Check the parameters */
2035:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2036:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2037:../src/stm32f30x_tim.c **** 
2038:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 3723              		.loc 1 2038 0
 3724 12ae 7B68     		ldr	r3, [r7, #4]
 3725 12b0 1B6A     		ldr	r3, [r3, #32]
 3726 12b2 FB60     		str	r3, [r7, #12]
2039:../src/stm32f30x_tim.c **** 
2040:../src/stm32f30x_tim.c ****   /* Set or Reset the CC1P Bit */
2041:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)(~TIM_CCER_CC1P);
 3727              		.loc 1 2041 0
 3728 12b4 FB68     		ldr	r3, [r7, #12]
 3729 12b6 23F00203 		bic	r3, r3, #2
 3730 12ba FB60     		str	r3, [r7, #12]
2042:../src/stm32f30x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3731              		.loc 1 2042 0
 3732 12bc 7B88     		ldrh	r3, [r7, #2]
 3733 12be FA68     		ldr	r2, [r7, #12]
 3734 12c0 1343     		orrs	r3, r3, r2
 3735 12c2 FB60     		str	r3, [r7, #12]
2043:../src/stm32f30x_tim.c **** 
2044:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2045:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 3736              		.loc 1 2045 0
 3737 12c4 7B68     		ldr	r3, [r7, #4]
 3738 12c6 FA68     		ldr	r2, [r7, #12]
 3739 12c8 1A62     		str	r2, [r3, #32]
2046:../src/stm32f30x_tim.c **** }
 3740              		.loc 1 2046 0
 3741 12ca 07F11407 		add	r7, r7, #20
 3742 12ce BD46     		mov	sp, r7
 3743 12d0 80BC     		pop	{r7}
 3744 12d2 7047     		bx	lr
 3745              		.cfi_endproc
 3746              	.LFE167:
 3748              		.align	2
 3749              		.global	TIM_OC1NPolarityConfig
 3750              		.thumb
 3751              		.thumb_func
 3753              	TIM_OC1NPolarityConfig:
 3754              	.LFB168:
2047:../src/stm32f30x_tim.c **** 
2048:../src/stm32f30x_tim.c **** /**
2049:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
2050:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
2051:../src/stm32f30x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
2052:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2053:../src/stm32f30x_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
2054:../src/stm32f30x_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
2055:../src/stm32f30x_tim.c ****   * @retval None
2056:../src/stm32f30x_tim.c ****   */
2057:../src/stm32f30x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
2058:../src/stm32f30x_tim.c **** {
 3755              		.loc 1 2058 0
 3756              		.cfi_startproc
 3757              		@ args = 0, pretend = 0, frame = 16
 3758              		@ frame_needed = 1, uses_anonymous_args = 0
 3759              		@ link register save eliminated.
 3760 12d4 80B4     		push	{r7}
 3761              	.LCFI171:
 3762              		.cfi_def_cfa_offset 4
 3763              		.cfi_offset 7, -4
 3764 12d6 85B0     		sub	sp, sp, #20
 3765              	.LCFI172:
 3766              		.cfi_def_cfa_offset 24
 3767 12d8 00AF     		add	r7, sp, #0
 3768              	.LCFI173:
 3769              		.cfi_def_cfa_register 7
 3770 12da 7860     		str	r0, [r7, #4]
 3771 12dc 0B46     		mov	r3, r1
 3772 12de 7B80     		strh	r3, [r7, #2]	@ movhi
2059:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 3773              		.loc 1 2059 0
 3774 12e0 4FF00003 		mov	r3, #0
 3775 12e4 FB60     		str	r3, [r7, #12]
2060:../src/stm32f30x_tim.c ****   /* Check the parameters */
2061:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2062:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2063:../src/stm32f30x_tim.c ****    
2064:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 3776              		.loc 1 2064 0
 3777 12e6 7B68     		ldr	r3, [r7, #4]
 3778 12e8 1B6A     		ldr	r3, [r3, #32]
 3779 12ea FB60     		str	r3, [r7, #12]
2065:../src/stm32f30x_tim.c **** 
2066:../src/stm32f30x_tim.c ****   /* Set or Reset the CC1NP Bit */
2067:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 3780              		.loc 1 2067 0
 3781 12ec FB68     		ldr	r3, [r7, #12]
 3782 12ee 23F00803 		bic	r3, r3, #8
 3783 12f2 FB60     		str	r3, [r7, #12]
2068:../src/stm32f30x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3784              		.loc 1 2068 0
 3785 12f4 7B88     		ldrh	r3, [r7, #2]
 3786 12f6 FA68     		ldr	r2, [r7, #12]
 3787 12f8 1343     		orrs	r3, r3, r2
 3788 12fa FB60     		str	r3, [r7, #12]
2069:../src/stm32f30x_tim.c **** 
2070:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2071:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 3789              		.loc 1 2071 0
 3790 12fc 7B68     		ldr	r3, [r7, #4]
 3791 12fe FA68     		ldr	r2, [r7, #12]
 3792 1300 1A62     		str	r2, [r3, #32]
2072:../src/stm32f30x_tim.c **** }
 3793              		.loc 1 2072 0
 3794 1302 07F11407 		add	r7, r7, #20
 3795 1306 BD46     		mov	sp, r7
 3796 1308 80BC     		pop	{r7}
 3797 130a 7047     		bx	lr
 3798              		.cfi_endproc
 3799              	.LFE168:
 3801              		.align	2
 3802              		.global	TIM_OC2PolarityConfig
 3803              		.thumb
 3804              		.thumb_func
 3806              	TIM_OC2PolarityConfig:
 3807              	.LFB169:
2073:../src/stm32f30x_tim.c **** 
2074:../src/stm32f30x_tim.c **** /**
2075:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
2076:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 8 or 15 to select the TIM 
2077:../src/stm32f30x_tim.c ****   *         peripheral.
2078:../src/stm32f30x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
2079:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2080:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
2081:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
2082:../src/stm32f30x_tim.c ****   * @retval None
2083:../src/stm32f30x_tim.c ****   */
2084:../src/stm32f30x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
2085:../src/stm32f30x_tim.c **** {
 3808              		.loc 1 2085 0
 3809              		.cfi_startproc
 3810              		@ args = 0, pretend = 0, frame = 16
 3811              		@ frame_needed = 1, uses_anonymous_args = 0
 3812              		@ link register save eliminated.
 3813 130c 80B4     		push	{r7}
 3814              	.LCFI174:
 3815              		.cfi_def_cfa_offset 4
 3816              		.cfi_offset 7, -4
 3817 130e 85B0     		sub	sp, sp, #20
 3818              	.LCFI175:
 3819              		.cfi_def_cfa_offset 24
 3820 1310 00AF     		add	r7, sp, #0
 3821              	.LCFI176:
 3822              		.cfi_def_cfa_register 7
 3823 1312 7860     		str	r0, [r7, #4]
 3824 1314 0B46     		mov	r3, r1
 3825 1316 7B80     		strh	r3, [r7, #2]	@ movhi
2086:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 3826              		.loc 1 2086 0
 3827 1318 4FF00003 		mov	r3, #0
 3828 131c FB60     		str	r3, [r7, #12]
2087:../src/stm32f30x_tim.c **** 
2088:../src/stm32f30x_tim.c ****   /* Check the parameters */
2089:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2090:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2091:../src/stm32f30x_tim.c **** 
2092:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 3829              		.loc 1 2092 0
 3830 131e 7B68     		ldr	r3, [r7, #4]
 3831 1320 1B6A     		ldr	r3, [r3, #32]
 3832 1322 FB60     		str	r3, [r7, #12]
2093:../src/stm32f30x_tim.c **** 
2094:../src/stm32f30x_tim.c ****   /* Set or Reset the CC2P Bit */
2095:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)(~TIM_CCER_CC2P);
 3833              		.loc 1 2095 0
 3834 1324 FB68     		ldr	r3, [r7, #12]
 3835 1326 23F02003 		bic	r3, r3, #32
 3836 132a FB60     		str	r3, [r7, #12]
2096:../src/stm32f30x_tim.c ****   tmpccer |= ((uint32_t)TIM_OCPolarity << 4);
 3837              		.loc 1 2096 0
 3838 132c 7B88     		ldrh	r3, [r7, #2]
 3839 132e 4FEA0313 		lsl	r3, r3, #4
 3840 1332 FA68     		ldr	r2, [r7, #12]
 3841 1334 1343     		orrs	r3, r3, r2
 3842 1336 FB60     		str	r3, [r7, #12]
2097:../src/stm32f30x_tim.c **** 
2098:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2099:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 3843              		.loc 1 2099 0
 3844 1338 7B68     		ldr	r3, [r7, #4]
 3845 133a FA68     		ldr	r2, [r7, #12]
 3846 133c 1A62     		str	r2, [r3, #32]
2100:../src/stm32f30x_tim.c **** }
 3847              		.loc 1 2100 0
 3848 133e 07F11407 		add	r7, r7, #20
 3849 1342 BD46     		mov	sp, r7
 3850 1344 80BC     		pop	{r7}
 3851 1346 7047     		bx	lr
 3852              		.cfi_endproc
 3853              	.LFE169:
 3855              		.align	2
 3856              		.global	TIM_OC2NPolarityConfig
 3857              		.thumb
 3858              		.thumb_func
 3860              	TIM_OC2NPolarityConfig:
 3861              	.LFB170:
2101:../src/stm32f30x_tim.c **** 
2102:../src/stm32f30x_tim.c **** /**
2103:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
2104:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
2105:../src/stm32f30x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
2106:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2107:../src/stm32f30x_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
2108:../src/stm32f30x_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
2109:../src/stm32f30x_tim.c ****   * @retval None
2110:../src/stm32f30x_tim.c ****   */
2111:../src/stm32f30x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
2112:../src/stm32f30x_tim.c **** {
 3862              		.loc 1 2112 0
 3863              		.cfi_startproc
 3864              		@ args = 0, pretend = 0, frame = 16
 3865              		@ frame_needed = 1, uses_anonymous_args = 0
 3866              		@ link register save eliminated.
 3867 1348 80B4     		push	{r7}
 3868              	.LCFI177:
 3869              		.cfi_def_cfa_offset 4
 3870              		.cfi_offset 7, -4
 3871 134a 85B0     		sub	sp, sp, #20
 3872              	.LCFI178:
 3873              		.cfi_def_cfa_offset 24
 3874 134c 00AF     		add	r7, sp, #0
 3875              	.LCFI179:
 3876              		.cfi_def_cfa_register 7
 3877 134e 7860     		str	r0, [r7, #4]
 3878 1350 0B46     		mov	r3, r1
 3879 1352 7B80     		strh	r3, [r7, #2]	@ movhi
2113:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 3880              		.loc 1 2113 0
 3881 1354 4FF00003 		mov	r3, #0
 3882 1358 FB60     		str	r3, [r7, #12]
2114:../src/stm32f30x_tim.c **** 
2115:../src/stm32f30x_tim.c ****   /* Check the parameters */
2116:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2117:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2118:../src/stm32f30x_tim.c ****   
2119:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 3883              		.loc 1 2119 0
 3884 135a 7B68     		ldr	r3, [r7, #4]
 3885 135c 1B6A     		ldr	r3, [r3, #32]
 3886 135e FB60     		str	r3, [r7, #12]
2120:../src/stm32f30x_tim.c **** 
2121:../src/stm32f30x_tim.c ****   /* Set or Reset the CC2NP Bit */
2122:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC2NP;
 3887              		.loc 1 2122 0
 3888 1360 FB68     		ldr	r3, [r7, #12]
 3889 1362 23F08003 		bic	r3, r3, #128
 3890 1366 FB60     		str	r3, [r7, #12]
2123:../src/stm32f30x_tim.c ****   tmpccer |= ((uint32_t)TIM_OCNPolarity << 4);
 3891              		.loc 1 2123 0
 3892 1368 7B88     		ldrh	r3, [r7, #2]
 3893 136a 4FEA0313 		lsl	r3, r3, #4
 3894 136e FA68     		ldr	r2, [r7, #12]
 3895 1370 1343     		orrs	r3, r3, r2
 3896 1372 FB60     		str	r3, [r7, #12]
2124:../src/stm32f30x_tim.c **** 
2125:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2126:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 3897              		.loc 1 2126 0
 3898 1374 7B68     		ldr	r3, [r7, #4]
 3899 1376 FA68     		ldr	r2, [r7, #12]
 3900 1378 1A62     		str	r2, [r3, #32]
2127:../src/stm32f30x_tim.c **** }
 3901              		.loc 1 2127 0
 3902 137a 07F11407 		add	r7, r7, #20
 3903 137e BD46     		mov	sp, r7
 3904 1380 80BC     		pop	{r7}
 3905 1382 7047     		bx	lr
 3906              		.cfi_endproc
 3907              	.LFE170:
 3909              		.align	2
 3910              		.global	TIM_OC3PolarityConfig
 3911              		.thumb
 3912              		.thumb_func
 3914              	TIM_OC3PolarityConfig:
 3915              	.LFB171:
2128:../src/stm32f30x_tim.c **** 
2129:../src/stm32f30x_tim.c **** /**
2130:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
2131:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
2132:../src/stm32f30x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
2133:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2134:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
2135:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
2136:../src/stm32f30x_tim.c ****   * @retval None
2137:../src/stm32f30x_tim.c ****   */
2138:../src/stm32f30x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
2139:../src/stm32f30x_tim.c **** {
 3916              		.loc 1 2139 0
 3917              		.cfi_startproc
 3918              		@ args = 0, pretend = 0, frame = 16
 3919              		@ frame_needed = 1, uses_anonymous_args = 0
 3920              		@ link register save eliminated.
 3921 1384 80B4     		push	{r7}
 3922              	.LCFI180:
 3923              		.cfi_def_cfa_offset 4
 3924              		.cfi_offset 7, -4
 3925 1386 85B0     		sub	sp, sp, #20
 3926              	.LCFI181:
 3927              		.cfi_def_cfa_offset 24
 3928 1388 00AF     		add	r7, sp, #0
 3929              	.LCFI182:
 3930              		.cfi_def_cfa_register 7
 3931 138a 7860     		str	r0, [r7, #4]
 3932 138c 0B46     		mov	r3, r1
 3933 138e 7B80     		strh	r3, [r7, #2]	@ movhi
2140:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 3934              		.loc 1 2140 0
 3935 1390 4FF00003 		mov	r3, #0
 3936 1394 FB60     		str	r3, [r7, #12]
2141:../src/stm32f30x_tim.c **** 
2142:../src/stm32f30x_tim.c ****   /* Check the parameters */
2143:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2144:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2145:../src/stm32f30x_tim.c **** 
2146:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 3937              		.loc 1 2146 0
 3938 1396 7B68     		ldr	r3, [r7, #4]
 3939 1398 1B6A     		ldr	r3, [r3, #32]
 3940 139a FB60     		str	r3, [r7, #12]
2147:../src/stm32f30x_tim.c **** 
2148:../src/stm32f30x_tim.c ****   /* Set or Reset the CC3P Bit */
2149:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC3P;
 3941              		.loc 1 2149 0
 3942 139c FB68     		ldr	r3, [r7, #12]
 3943 139e 23F40073 		bic	r3, r3, #512
 3944 13a2 FB60     		str	r3, [r7, #12]
2150:../src/stm32f30x_tim.c ****   tmpccer |= ((uint32_t)TIM_OCPolarity << 8);
 3945              		.loc 1 2150 0
 3946 13a4 7B88     		ldrh	r3, [r7, #2]
 3947 13a6 4FEA0323 		lsl	r3, r3, #8
 3948 13aa FA68     		ldr	r2, [r7, #12]
 3949 13ac 1343     		orrs	r3, r3, r2
 3950 13ae FB60     		str	r3, [r7, #12]
2151:../src/stm32f30x_tim.c **** 
2152:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2153:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 3951              		.loc 1 2153 0
 3952 13b0 7B68     		ldr	r3, [r7, #4]
 3953 13b2 FA68     		ldr	r2, [r7, #12]
 3954 13b4 1A62     		str	r2, [r3, #32]
2154:../src/stm32f30x_tim.c **** }
 3955              		.loc 1 2154 0
 3956 13b6 07F11407 		add	r7, r7, #20
 3957 13ba BD46     		mov	sp, r7
 3958 13bc 80BC     		pop	{r7}
 3959 13be 7047     		bx	lr
 3960              		.cfi_endproc
 3961              	.LFE171:
 3963              		.align	2
 3964              		.global	TIM_OC3NPolarityConfig
 3965              		.thumb
 3966              		.thumb_func
 3968              	TIM_OC3NPolarityConfig:
 3969              	.LFB172:
2155:../src/stm32f30x_tim.c **** 
2156:../src/stm32f30x_tim.c **** /**
2157:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
2158:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
2159:../src/stm32f30x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
2160:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2161:../src/stm32f30x_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
2162:../src/stm32f30x_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
2163:../src/stm32f30x_tim.c ****   * @retval None
2164:../src/stm32f30x_tim.c ****   */
2165:../src/stm32f30x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
2166:../src/stm32f30x_tim.c **** {
 3970              		.loc 1 2166 0
 3971              		.cfi_startproc
 3972              		@ args = 0, pretend = 0, frame = 16
 3973              		@ frame_needed = 1, uses_anonymous_args = 0
 3974              		@ link register save eliminated.
 3975 13c0 80B4     		push	{r7}
 3976              	.LCFI183:
 3977              		.cfi_def_cfa_offset 4
 3978              		.cfi_offset 7, -4
 3979 13c2 85B0     		sub	sp, sp, #20
 3980              	.LCFI184:
 3981              		.cfi_def_cfa_offset 24
 3982 13c4 00AF     		add	r7, sp, #0
 3983              	.LCFI185:
 3984              		.cfi_def_cfa_register 7
 3985 13c6 7860     		str	r0, [r7, #4]
 3986 13c8 0B46     		mov	r3, r1
 3987 13ca 7B80     		strh	r3, [r7, #2]	@ movhi
2167:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 3988              		.loc 1 2167 0
 3989 13cc 4FF00003 		mov	r3, #0
 3990 13d0 FB60     		str	r3, [r7, #12]
2168:../src/stm32f30x_tim.c ****  
2169:../src/stm32f30x_tim.c ****   /* Check the parameters */
2170:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2171:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2172:../src/stm32f30x_tim.c ****     
2173:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 3991              		.loc 1 2173 0
 3992 13d2 7B68     		ldr	r3, [r7, #4]
 3993 13d4 1B6A     		ldr	r3, [r3, #32]
 3994 13d6 FB60     		str	r3, [r7, #12]
2174:../src/stm32f30x_tim.c **** 
2175:../src/stm32f30x_tim.c ****   /* Set or Reset the CC3NP Bit */
2176:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC3NP;
 3995              		.loc 1 2176 0
 3996 13d8 FB68     		ldr	r3, [r7, #12]
 3997 13da 23F40063 		bic	r3, r3, #2048
 3998 13de FB60     		str	r3, [r7, #12]
2177:../src/stm32f30x_tim.c ****   tmpccer |= ((uint32_t)TIM_OCNPolarity << 8);
 3999              		.loc 1 2177 0
 4000 13e0 7B88     		ldrh	r3, [r7, #2]
 4001 13e2 4FEA0323 		lsl	r3, r3, #8
 4002 13e6 FA68     		ldr	r2, [r7, #12]
 4003 13e8 1343     		orrs	r3, r3, r2
 4004 13ea FB60     		str	r3, [r7, #12]
2178:../src/stm32f30x_tim.c **** 
2179:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2180:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 4005              		.loc 1 2180 0
 4006 13ec 7B68     		ldr	r3, [r7, #4]
 4007 13ee FA68     		ldr	r2, [r7, #12]
 4008 13f0 1A62     		str	r2, [r3, #32]
2181:../src/stm32f30x_tim.c **** }
 4009              		.loc 1 2181 0
 4010 13f2 07F11407 		add	r7, r7, #20
 4011 13f6 BD46     		mov	sp, r7
 4012 13f8 80BC     		pop	{r7}
 4013 13fa 7047     		bx	lr
 4014              		.cfi_endproc
 4015              	.LFE172:
 4017              		.align	2
 4018              		.global	TIM_OC4PolarityConfig
 4019              		.thumb
 4020              		.thumb_func
 4022              	TIM_OC4PolarityConfig:
 4023              	.LFB173:
2182:../src/stm32f30x_tim.c **** 
2183:../src/stm32f30x_tim.c **** /**
2184:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
2185:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
2186:../src/stm32f30x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
2187:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2188:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
2189:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
2190:../src/stm32f30x_tim.c ****   * @retval None
2191:../src/stm32f30x_tim.c ****   */
2192:../src/stm32f30x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
2193:../src/stm32f30x_tim.c **** {
 4024              		.loc 1 2193 0
 4025              		.cfi_startproc
 4026              		@ args = 0, pretend = 0, frame = 16
 4027              		@ frame_needed = 1, uses_anonymous_args = 0
 4028              		@ link register save eliminated.
 4029 13fc 80B4     		push	{r7}
 4030              	.LCFI186:
 4031              		.cfi_def_cfa_offset 4
 4032              		.cfi_offset 7, -4
 4033 13fe 85B0     		sub	sp, sp, #20
 4034              	.LCFI187:
 4035              		.cfi_def_cfa_offset 24
 4036 1400 00AF     		add	r7, sp, #0
 4037              	.LCFI188:
 4038              		.cfi_def_cfa_register 7
 4039 1402 7860     		str	r0, [r7, #4]
 4040 1404 0B46     		mov	r3, r1
 4041 1406 7B80     		strh	r3, [r7, #2]	@ movhi
2194:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 4042              		.loc 1 2194 0
 4043 1408 4FF00003 		mov	r3, #0
 4044 140c FB60     		str	r3, [r7, #12]
2195:../src/stm32f30x_tim.c **** 
2196:../src/stm32f30x_tim.c ****   /* Check the parameters */
2197:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2198:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2199:../src/stm32f30x_tim.c **** 
2200:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 4045              		.loc 1 2200 0
 4046 140e 7B68     		ldr	r3, [r7, #4]
 4047 1410 1B6A     		ldr	r3, [r3, #32]
 4048 1412 FB60     		str	r3, [r7, #12]
2201:../src/stm32f30x_tim.c **** 
2202:../src/stm32f30x_tim.c ****   /* Set or Reset the CC4P Bit */
2203:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC4P;
 4049              		.loc 1 2203 0
 4050 1414 FB68     		ldr	r3, [r7, #12]
 4051 1416 23F40053 		bic	r3, r3, #8192
 4052 141a FB60     		str	r3, [r7, #12]
2204:../src/stm32f30x_tim.c ****   tmpccer |= ((uint32_t)TIM_OCPolarity << 12);
 4053              		.loc 1 2204 0
 4054 141c 7B88     		ldrh	r3, [r7, #2]
 4055 141e 4FEA0333 		lsl	r3, r3, #12
 4056 1422 FA68     		ldr	r2, [r7, #12]
 4057 1424 1343     		orrs	r3, r3, r2
 4058 1426 FB60     		str	r3, [r7, #12]
2205:../src/stm32f30x_tim.c **** 
2206:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2207:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 4059              		.loc 1 2207 0
 4060 1428 7B68     		ldr	r3, [r7, #4]
 4061 142a FA68     		ldr	r2, [r7, #12]
 4062 142c 1A62     		str	r2, [r3, #32]
2208:../src/stm32f30x_tim.c **** }
 4063              		.loc 1 2208 0
 4064 142e 07F11407 		add	r7, r7, #20
 4065 1432 BD46     		mov	sp, r7
 4066 1434 80BC     		pop	{r7}
 4067 1436 7047     		bx	lr
 4068              		.cfi_endproc
 4069              	.LFE173:
 4071              		.align	2
 4072              		.global	TIM_OC5PolarityConfig
 4073              		.thumb
 4074              		.thumb_func
 4076              	TIM_OC5PolarityConfig:
 4077              	.LFB174:
2209:../src/stm32f30x_tim.c **** 
2210:../src/stm32f30x_tim.c **** /**
2211:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx channel 5 polarity.
2212:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
2213:../src/stm32f30x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC5 Polarity
2214:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2215:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
2216:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
2217:../src/stm32f30x_tim.c ****   * @retval None
2218:../src/stm32f30x_tim.c ****   */
2219:../src/stm32f30x_tim.c **** void TIM_OC5PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
2220:../src/stm32f30x_tim.c **** {
 4078              		.loc 1 2220 0
 4079              		.cfi_startproc
 4080              		@ args = 0, pretend = 0, frame = 16
 4081              		@ frame_needed = 1, uses_anonymous_args = 0
 4082              		@ link register save eliminated.
 4083 1438 80B4     		push	{r7}
 4084              	.LCFI189:
 4085              		.cfi_def_cfa_offset 4
 4086              		.cfi_offset 7, -4
 4087 143a 85B0     		sub	sp, sp, #20
 4088              	.LCFI190:
 4089              		.cfi_def_cfa_offset 24
 4090 143c 00AF     		add	r7, sp, #0
 4091              	.LCFI191:
 4092              		.cfi_def_cfa_register 7
 4093 143e 7860     		str	r0, [r7, #4]
 4094 1440 0B46     		mov	r3, r1
 4095 1442 7B80     		strh	r3, [r7, #2]	@ movhi
2221:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 4096              		.loc 1 2221 0
 4097 1444 4FF00003 		mov	r3, #0
 4098 1448 FB60     		str	r3, [r7, #12]
2222:../src/stm32f30x_tim.c **** 
2223:../src/stm32f30x_tim.c ****   /* Check the parameters */
2224:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2225:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2226:../src/stm32f30x_tim.c **** 
2227:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 4099              		.loc 1 2227 0
 4100 144a 7B68     		ldr	r3, [r7, #4]
 4101 144c 1B6A     		ldr	r3, [r3, #32]
 4102 144e FB60     		str	r3, [r7, #12]
2228:../src/stm32f30x_tim.c **** 
2229:../src/stm32f30x_tim.c ****   /* Set or Reset the CC5P Bit */
2230:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC5P;
 4103              		.loc 1 2230 0
 4104 1450 FB68     		ldr	r3, [r7, #12]
 4105 1452 23F40033 		bic	r3, r3, #131072
 4106 1456 FB60     		str	r3, [r7, #12]
2231:../src/stm32f30x_tim.c ****   tmpccer |= ((uint32_t)TIM_OCPolarity << 16);
 4107              		.loc 1 2231 0
 4108 1458 7B88     		ldrh	r3, [r7, #2]
 4109 145a 4FEA0343 		lsl	r3, r3, #16
 4110 145e FA68     		ldr	r2, [r7, #12]
 4111 1460 1343     		orrs	r3, r3, r2
 4112 1462 FB60     		str	r3, [r7, #12]
2232:../src/stm32f30x_tim.c **** 
2233:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2234:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 4113              		.loc 1 2234 0
 4114 1464 7B68     		ldr	r3, [r7, #4]
 4115 1466 FA68     		ldr	r2, [r7, #12]
 4116 1468 1A62     		str	r2, [r3, #32]
2235:../src/stm32f30x_tim.c **** }
 4117              		.loc 1 2235 0
 4118 146a 07F11407 		add	r7, r7, #20
 4119 146e BD46     		mov	sp, r7
 4120 1470 80BC     		pop	{r7}
 4121 1472 7047     		bx	lr
 4122              		.cfi_endproc
 4123              	.LFE174:
 4125              		.align	2
 4126              		.global	TIM_OC6PolarityConfig
 4127              		.thumb
 4128              		.thumb_func
 4130              	TIM_OC6PolarityConfig:
 4131              	.LFB175:
2236:../src/stm32f30x_tim.c **** 
2237:../src/stm32f30x_tim.c **** /**
2238:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx channel 6 polarity.
2239:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
2240:../src/stm32f30x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC6 Polarity
2241:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2242:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
2243:../src/stm32f30x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
2244:../src/stm32f30x_tim.c ****   * @retval None
2245:../src/stm32f30x_tim.c ****   */
2246:../src/stm32f30x_tim.c **** void TIM_OC6PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
2247:../src/stm32f30x_tim.c **** {
 4132              		.loc 1 2247 0
 4133              		.cfi_startproc
 4134              		@ args = 0, pretend = 0, frame = 16
 4135              		@ frame_needed = 1, uses_anonymous_args = 0
 4136              		@ link register save eliminated.
 4137 1474 80B4     		push	{r7}
 4138              	.LCFI192:
 4139              		.cfi_def_cfa_offset 4
 4140              		.cfi_offset 7, -4
 4141 1476 85B0     		sub	sp, sp, #20
 4142              	.LCFI193:
 4143              		.cfi_def_cfa_offset 24
 4144 1478 00AF     		add	r7, sp, #0
 4145              	.LCFI194:
 4146              		.cfi_def_cfa_register 7
 4147 147a 7860     		str	r0, [r7, #4]
 4148 147c 0B46     		mov	r3, r1
 4149 147e 7B80     		strh	r3, [r7, #2]	@ movhi
2248:../src/stm32f30x_tim.c ****   uint32_t tmpccer = 0;
 4150              		.loc 1 2248 0
 4151 1480 4FF00003 		mov	r3, #0
 4152 1484 FB60     		str	r3, [r7, #12]
2249:../src/stm32f30x_tim.c **** 
2250:../src/stm32f30x_tim.c ****   /* Check the parameters */
2251:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2252:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2253:../src/stm32f30x_tim.c **** 
2254:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 4153              		.loc 1 2254 0
 4154 1486 7B68     		ldr	r3, [r7, #4]
 4155 1488 1B6A     		ldr	r3, [r3, #32]
 4156 148a FB60     		str	r3, [r7, #12]
2255:../src/stm32f30x_tim.c **** 
2256:../src/stm32f30x_tim.c ****   /* Set or Reset the CC6P Bit */
2257:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 4157              		.loc 1 2257 0
 4158 148c FB68     		ldr	r3, [r7, #12]
 4159 148e 23F40013 		bic	r3, r3, #2097152
 4160 1492 FB60     		str	r3, [r7, #12]
2258:../src/stm32f30x_tim.c ****   tmpccer |= ((uint32_t)TIM_OCPolarity << 20);
 4161              		.loc 1 2258 0
 4162 1494 7B88     		ldrh	r3, [r7, #2]
 4163 1496 4FEA0353 		lsl	r3, r3, #20
 4164 149a FA68     		ldr	r2, [r7, #12]
 4165 149c 1343     		orrs	r3, r3, r2
 4166 149e FB60     		str	r3, [r7, #12]
2259:../src/stm32f30x_tim.c **** 
2260:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER register */
2261:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 4167              		.loc 1 2261 0
 4168 14a0 7B68     		ldr	r3, [r7, #4]
 4169 14a2 FA68     		ldr	r2, [r7, #12]
 4170 14a4 1A62     		str	r2, [r3, #32]
2262:../src/stm32f30x_tim.c **** }
 4171              		.loc 1 2262 0
 4172 14a6 07F11407 		add	r7, r7, #20
 4173 14aa BD46     		mov	sp, r7
 4174 14ac 80BC     		pop	{r7}
 4175 14ae 7047     		bx	lr
 4176              		.cfi_endproc
 4177              	.LFE175:
 4179              		.align	2
 4180              		.global	TIM_CCxCmd
 4181              		.thumb
 4182              		.thumb_func
 4184              	TIM_CCxCmd:
 4185              	.LFB176:
2263:../src/stm32f30x_tim.c **** 
2264:../src/stm32f30x_tim.c **** /**
2265:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
2266:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
2267:../src/stm32f30x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2268:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2269:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
2270:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
2271:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
2272:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
2273:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_5: TIM Channel 5
2274:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_6: TIM Channel 6    
2275:../src/stm32f30x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
2276:../src/stm32f30x_tim.c ****   *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
2277:../src/stm32f30x_tim.c ****   * @retval None
2278:../src/stm32f30x_tim.c ****   */
2279:../src/stm32f30x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
2280:../src/stm32f30x_tim.c **** {
 4186              		.loc 1 2280 0
 4187              		.cfi_startproc
 4188              		@ args = 0, pretend = 0, frame = 16
 4189              		@ frame_needed = 1, uses_anonymous_args = 0
 4190              		@ link register save eliminated.
 4191 14b0 80B4     		push	{r7}
 4192              	.LCFI195:
 4193              		.cfi_def_cfa_offset 4
 4194              		.cfi_offset 7, -4
 4195 14b2 85B0     		sub	sp, sp, #20
 4196              	.LCFI196:
 4197              		.cfi_def_cfa_offset 24
 4198 14b4 00AF     		add	r7, sp, #0
 4199              	.LCFI197:
 4200              		.cfi_def_cfa_register 7
 4201 14b6 7860     		str	r0, [r7, #4]
 4202 14b8 1346     		mov	r3, r2
 4203 14ba 0A46     		mov	r2, r1	@ movhi
 4204 14bc 7A80     		strh	r2, [r7, #2]	@ movhi
 4205 14be 3B80     		strh	r3, [r7, #0]	@ movhi
2281:../src/stm32f30x_tim.c ****   uint32_t tmp = 0;
 4206              		.loc 1 2281 0
 4207 14c0 4FF00003 		mov	r3, #0
 4208 14c4 FB60     		str	r3, [r7, #12]
2282:../src/stm32f30x_tim.c **** 
2283:../src/stm32f30x_tim.c ****   /* Check the parameters */
2284:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
2285:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2286:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
2287:../src/stm32f30x_tim.c **** 
2288:../src/stm32f30x_tim.c ****   tmp = (uint32_t)CCER_CCE_SET << (uint32_t)TIM_Channel;
 4209              		.loc 1 2288 0
 4210 14c6 7B88     		ldrh	r3, [r7, #2]
 4211 14c8 4FF00102 		mov	r2, #1
 4212 14cc 02FA03F3 		lsl	r3, r2, r3
 4213 14d0 FB60     		str	r3, [r7, #12]
2289:../src/stm32f30x_tim.c **** 
2290:../src/stm32f30x_tim.c ****   /* Reset the CCxE Bit */
2291:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t)(~tmp);
 4214              		.loc 1 2291 0
 4215 14d2 7B68     		ldr	r3, [r7, #4]
 4216 14d4 1A6A     		ldr	r2, [r3, #32]
 4217 14d6 FB68     		ldr	r3, [r7, #12]
 4218 14d8 6FEA0303 		mvn	r3, r3
 4219 14dc 1A40     		ands	r2, r2, r3
 4220 14de 7B68     		ldr	r3, [r7, #4]
 4221 14e0 1A62     		str	r2, [r3, #32]
2292:../src/stm32f30x_tim.c **** 
2293:../src/stm32f30x_tim.c ****   /* Set or reset the CCxE Bit */ 
2294:../src/stm32f30x_tim.c ****   TIMx->CCER |=  ((uint32_t)TIM_CCx << (uint32_t)TIM_Channel);
 4222              		.loc 1 2294 0
 4223 14e2 7B68     		ldr	r3, [r7, #4]
 4224 14e4 1A6A     		ldr	r2, [r3, #32]
 4225 14e6 3988     		ldrh	r1, [r7, #0]
 4226 14e8 7B88     		ldrh	r3, [r7, #2]
 4227 14ea 01FA03F3 		lsl	r3, r1, r3
 4228 14ee 1A43     		orrs	r2, r2, r3
 4229 14f0 7B68     		ldr	r3, [r7, #4]
 4230 14f2 1A62     		str	r2, [r3, #32]
2295:../src/stm32f30x_tim.c **** }
 4231              		.loc 1 2295 0
 4232 14f4 07F11407 		add	r7, r7, #20
 4233 14f8 BD46     		mov	sp, r7
 4234 14fa 80BC     		pop	{r7}
 4235 14fc 7047     		bx	lr
 4236              		.cfi_endproc
 4237              	.LFE176:
 4239 14fe 00BF     		.align	2
 4240              		.global	TIM_CCxNCmd
 4241              		.thumb
 4242              		.thumb_func
 4244              	TIM_CCxNCmd:
 4245              	.LFB177:
2296:../src/stm32f30x_tim.c **** 
2297:../src/stm32f30x_tim.c **** /**
2298:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
2299:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
2300:../src/stm32f30x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2301:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2302:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
2303:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
2304:../src/stm32f30x_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
2305:../src/stm32f30x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
2306:../src/stm32f30x_tim.c ****   *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2307:../src/stm32f30x_tim.c ****   * @retval None
2308:../src/stm32f30x_tim.c ****   */
2309:../src/stm32f30x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
2310:../src/stm32f30x_tim.c **** {
 4246              		.loc 1 2310 0
 4247              		.cfi_startproc
 4248              		@ args = 0, pretend = 0, frame = 16
 4249              		@ frame_needed = 1, uses_anonymous_args = 0
 4250              		@ link register save eliminated.
 4251 1500 80B4     		push	{r7}
 4252              	.LCFI198:
 4253              		.cfi_def_cfa_offset 4
 4254              		.cfi_offset 7, -4
 4255 1502 85B0     		sub	sp, sp, #20
 4256              	.LCFI199:
 4257              		.cfi_def_cfa_offset 24
 4258 1504 00AF     		add	r7, sp, #0
 4259              	.LCFI200:
 4260              		.cfi_def_cfa_register 7
 4261 1506 7860     		str	r0, [r7, #4]
 4262 1508 1346     		mov	r3, r2
 4263 150a 0A46     		mov	r2, r1	@ movhi
 4264 150c 7A80     		strh	r2, [r7, #2]	@ movhi
 4265 150e 3B80     		strh	r3, [r7, #0]	@ movhi
2311:../src/stm32f30x_tim.c ****   uint32_t tmp = 0;
 4266              		.loc 1 2311 0
 4267 1510 4FF00003 		mov	r3, #0
 4268 1514 FB60     		str	r3, [r7, #12]
2312:../src/stm32f30x_tim.c **** 
2313:../src/stm32f30x_tim.c ****   /* Check the parameters */
2314:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2315:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2316:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2317:../src/stm32f30x_tim.c **** 
2318:../src/stm32f30x_tim.c ****   tmp = (uint32_t)CCER_CCNE_SET << (uint32_t)TIM_Channel;
 4269              		.loc 1 2318 0
 4270 1516 7B88     		ldrh	r3, [r7, #2]
 4271 1518 4FF00402 		mov	r2, #4
 4272 151c 02FA03F3 		lsl	r3, r2, r3
 4273 1520 FB60     		str	r3, [r7, #12]
2319:../src/stm32f30x_tim.c **** 
2320:../src/stm32f30x_tim.c ****   /* Reset the CCxNE Bit */
2321:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t) ~tmp;
 4274              		.loc 1 2321 0
 4275 1522 7B68     		ldr	r3, [r7, #4]
 4276 1524 1A6A     		ldr	r2, [r3, #32]
 4277 1526 FB68     		ldr	r3, [r7, #12]
 4278 1528 6FEA0303 		mvn	r3, r3
 4279 152c 1A40     		ands	r2, r2, r3
 4280 152e 7B68     		ldr	r3, [r7, #4]
 4281 1530 1A62     		str	r2, [r3, #32]
2322:../src/stm32f30x_tim.c **** 
2323:../src/stm32f30x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2324:../src/stm32f30x_tim.c ****   TIMx->CCER |=  ((uint32_t)TIM_CCxN << (uint32_t)TIM_Channel);
 4282              		.loc 1 2324 0
 4283 1532 7B68     		ldr	r3, [r7, #4]
 4284 1534 1A6A     		ldr	r2, [r3, #32]
 4285 1536 3988     		ldrh	r1, [r7, #0]
 4286 1538 7B88     		ldrh	r3, [r7, #2]
 4287 153a 01FA03F3 		lsl	r3, r1, r3
 4288 153e 1A43     		orrs	r2, r2, r3
 4289 1540 7B68     		ldr	r3, [r7, #4]
 4290 1542 1A62     		str	r2, [r3, #32]
2325:../src/stm32f30x_tim.c **** }
 4291              		.loc 1 2325 0
 4292 1544 07F11407 		add	r7, r7, #20
 4293 1548 BD46     		mov	sp, r7
 4294 154a 80BC     		pop	{r7}
 4295 154c 7047     		bx	lr
 4296              		.cfi_endproc
 4297              	.LFE177:
 4299 154e 00BF     		.align	2
 4300              		.global	TIM_ICInit
 4301              		.thumb
 4302              		.thumb_func
 4304              	TIM_ICInit:
 4305              	.LFB178:
2326:../src/stm32f30x_tim.c **** /**
2327:../src/stm32f30x_tim.c ****   * @}
2328:../src/stm32f30x_tim.c ****   */
2329:../src/stm32f30x_tim.c **** 
2330:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group3 Input Capture management functions
2331:../src/stm32f30x_tim.c ****  *  @brief    Input Capture management functions 
2332:../src/stm32f30x_tim.c ****  *
2333:../src/stm32f30x_tim.c **** @verbatim   
2334:../src/stm32f30x_tim.c ****  ===============================================================================
2335:../src/stm32f30x_tim.c ****                ##### Input Capture management functions #####
2336:../src/stm32f30x_tim.c ****  ===============================================================================  
2337:../src/stm32f30x_tim.c ****          
2338:../src/stm32f30x_tim.c ****   *** TIM Driver: how to use it in Input Capture Mode ***
2339:../src/stm32f30x_tim.c ****   =======================================================
2340:../src/stm32f30x_tim.c ****   [..] 
2341:../src/stm32f30x_tim.c ****   To use the Timer in Input Capture mode, the following steps are mandatory:
2342:../src/stm32f30x_tim.c ****        
2343:../src/stm32f30x_tim.c ****       (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
2344:../src/stm32f30x_tim.c ****        
2345:../src/stm32f30x_tim.c ****       (#) Configure the TIM pins by configuring the corresponding GPIO pins
2346:../src/stm32f30x_tim.c ****        
2347:../src/stm32f30x_tim.c ****       (#) Configure the Time base unit as described in the first part of this driver,
2348:../src/stm32f30x_tim.c ****           if needed, else the Timer will run with the default configuration:
2349:../src/stm32f30x_tim.c ****           (++) Autoreload value = 0xFFFF
2350:../src/stm32f30x_tim.c ****           (++) Prescaler value = 0x0000
2351:../src/stm32f30x_tim.c ****           (++) Counter mode = Up counting
2352:../src/stm32f30x_tim.c ****           (++) Clock Division = TIM_CKD_DIV1
2353:../src/stm32f30x_tim.c ****           
2354:../src/stm32f30x_tim.c ****       (#) Fill the TIM_ICInitStruct with the desired parameters including:
2355:../src/stm32f30x_tim.c ****           (++) TIM Channel: TIM_Channel
2356:../src/stm32f30x_tim.c ****           (++) TIM Input Capture polarity: TIM_ICPolarity
2357:../src/stm32f30x_tim.c ****           (++) TIM Input Capture selection: TIM_ICSelection
2358:../src/stm32f30x_tim.c ****           (++) TIM Input Capture Prescaler: TIM_ICPrescaler
2359:../src/stm32f30x_tim.c ****           (++) TIM Input CApture filter value: TIM_ICFilter
2360:../src/stm32f30x_tim.c ****        
2361:../src/stm32f30x_tim.c ****       (#) Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired channel with the 
2362:../src/stm32f30x_tim.c ****           corresponding configuration and to measure only frequency or duty cycle of the input sign
2363:../src/stm32f30x_tim.c ****           or,
2364:../src/stm32f30x_tim.c ****           Call TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) to configure the desired channels with the 
2365:../src/stm32f30x_tim.c ****           corresponding configuration and to measure the frequency and the duty cycle of the input 
2366:../src/stm32f30x_tim.c ****           
2367:../src/stm32f30x_tim.c ****       (#) Enable the NVIC or the DMA to read the measured frequency. 
2368:../src/stm32f30x_tim.c ****           
2369:../src/stm32f30x_tim.c ****       (#) Enable the corresponding interrupt (or DMA request) to read the Captured value,
2370:../src/stm32f30x_tim.c ****           using the function TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)) 
2371:../src/stm32f30x_tim.c ****        
2372:../src/stm32f30x_tim.c ****       (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
2373:../src/stm32f30x_tim.c ****        
2374:../src/stm32f30x_tim.c ****       (#) Use TIM_GetCapturex(TIMx); to read the captured value.
2375:../src/stm32f30x_tim.c ****   [..]        
2376:../src/stm32f30x_tim.c ****       (@) All other functions can be used separately to modify, if needed,
2377:../src/stm32f30x_tim.c ****           a specific feature of the Timer. 
2378:../src/stm32f30x_tim.c **** 
2379:../src/stm32f30x_tim.c **** @endverbatim
2380:../src/stm32f30x_tim.c ****   * @{
2381:../src/stm32f30x_tim.c ****   */
2382:../src/stm32f30x_tim.c **** 
2383:../src/stm32f30x_tim.c **** /**
2384:../src/stm32f30x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified parameters
2385:../src/stm32f30x_tim.c ****   *         in the TIM_ICInitStruct.
2386:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
2387:../src/stm32f30x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
2388:../src/stm32f30x_tim.c ****   *         the configuration information for the specified TIM peripheral.
2389:../src/stm32f30x_tim.c ****   * @retval None
2390:../src/stm32f30x_tim.c ****   */
2391:../src/stm32f30x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
2392:../src/stm32f30x_tim.c **** {
 4306              		.loc 1 2392 0
 4307              		.cfi_startproc
 4308              		@ args = 0, pretend = 0, frame = 8
 4309              		@ frame_needed = 1, uses_anonymous_args = 0
 4310 1550 80B5     		push	{r7, lr}
 4311              	.LCFI201:
 4312              		.cfi_def_cfa_offset 8
 4313              		.cfi_offset 7, -8
 4314              		.cfi_offset 14, -4
 4315 1552 82B0     		sub	sp, sp, #8
 4316              	.LCFI202:
 4317              		.cfi_def_cfa_offset 16
 4318 1554 00AF     		add	r7, sp, #0
 4319              	.LCFI203:
 4320              		.cfi_def_cfa_register 7
 4321 1556 7860     		str	r0, [r7, #4]
 4322 1558 3960     		str	r1, [r7, #0]
2393:../src/stm32f30x_tim.c ****   /* Check the parameters */
2394:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2395:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
2396:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
2397:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
2398:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
2399:../src/stm32f30x_tim.c ****   
2400:../src/stm32f30x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 4323              		.loc 1 2400 0
 4324 155a 3B68     		ldr	r3, [r7, #0]
 4325 155c 1B88     		ldrh	r3, [r3, #0]
 4326 155e 002B     		cmp	r3, #0
 4327 1560 0FD1     		bne	.L117
2401:../src/stm32f30x_tim.c ****   {
2402:../src/stm32f30x_tim.c ****     /* TI1 Configuration */
2403:../src/stm32f30x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4328              		.loc 1 2403 0
 4329 1562 3B68     		ldr	r3, [r7, #0]
 4330 1564 5988     		ldrh	r1, [r3, #2]
2404:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4331              		.loc 1 2404 0
 4332 1566 3B68     		ldr	r3, [r7, #0]
2403:../src/stm32f30x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4333              		.loc 1 2403 0
 4334 1568 9A88     		ldrh	r2, [r3, #4]
2405:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4335              		.loc 1 2405 0
 4336 156a 3B68     		ldr	r3, [r7, #0]
2403:../src/stm32f30x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4337              		.loc 1 2403 0
 4338 156c 1B89     		ldrh	r3, [r3, #8]
 4339 156e 7868     		ldr	r0, [r7, #4]
 4340 1570 00F002FD 		bl	TI1_Config
2406:../src/stm32f30x_tim.c ****     /* Set the Input Capture Prescaler value */
2407:../src/stm32f30x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4341              		.loc 1 2407 0
 4342 1574 3B68     		ldr	r3, [r7, #0]
 4343 1576 DB88     		ldrh	r3, [r3, #6]
 4344 1578 7868     		ldr	r0, [r7, #4]
 4345 157a 1946     		mov	r1, r3
 4346 157c FFF7FEFF 		bl	TIM_SetIC1Prescaler
 4347 1580 36E0     		b	.L116
 4348              	.L117:
2408:../src/stm32f30x_tim.c ****   }
2409:../src/stm32f30x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 4349              		.loc 1 2409 0
 4350 1582 3B68     		ldr	r3, [r7, #0]
 4351 1584 1B88     		ldrh	r3, [r3, #0]
 4352 1586 042B     		cmp	r3, #4
 4353 1588 0FD1     		bne	.L119
2410:../src/stm32f30x_tim.c ****   {
2411:../src/stm32f30x_tim.c ****     /* TI2 Configuration */
2412:../src/stm32f30x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4354              		.loc 1 2412 0
 4355 158a 3B68     		ldr	r3, [r7, #0]
 4356 158c 5988     		ldrh	r1, [r3, #2]
2413:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4357              		.loc 1 2413 0
 4358 158e 3B68     		ldr	r3, [r7, #0]
2412:../src/stm32f30x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4359              		.loc 1 2412 0
 4360 1590 9A88     		ldrh	r2, [r3, #4]
2414:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4361              		.loc 1 2414 0
 4362 1592 3B68     		ldr	r3, [r7, #0]
2412:../src/stm32f30x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4363              		.loc 1 2412 0
 4364 1594 1B89     		ldrh	r3, [r3, #8]
 4365 1596 7868     		ldr	r0, [r7, #4]
 4366 1598 00F02AFD 		bl	TI2_Config
2415:../src/stm32f30x_tim.c ****     /* Set the Input Capture Prescaler value */
2416:../src/stm32f30x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4367              		.loc 1 2416 0
 4368 159c 3B68     		ldr	r3, [r7, #0]
 4369 159e DB88     		ldrh	r3, [r3, #6]
 4370 15a0 7868     		ldr	r0, [r7, #4]
 4371 15a2 1946     		mov	r1, r3
 4372 15a4 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 4373 15a8 22E0     		b	.L116
 4374              	.L119:
2417:../src/stm32f30x_tim.c ****   }
2418:../src/stm32f30x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 4375              		.loc 1 2418 0
 4376 15aa 3B68     		ldr	r3, [r7, #0]
 4377 15ac 1B88     		ldrh	r3, [r3, #0]
 4378 15ae 082B     		cmp	r3, #8
 4379 15b0 0FD1     		bne	.L120
2419:../src/stm32f30x_tim.c ****   {
2420:../src/stm32f30x_tim.c ****     /* TI3 Configuration */
2421:../src/stm32f30x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 4380              		.loc 1 2421 0
 4381 15b2 3B68     		ldr	r3, [r7, #0]
 4382 15b4 5988     		ldrh	r1, [r3, #2]
2422:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4383              		.loc 1 2422 0
 4384 15b6 3B68     		ldr	r3, [r7, #0]
2421:../src/stm32f30x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 4385              		.loc 1 2421 0
 4386 15b8 9A88     		ldrh	r2, [r3, #4]
2423:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4387              		.loc 1 2423 0
 4388 15ba 3B68     		ldr	r3, [r7, #0]
2421:../src/stm32f30x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 4389              		.loc 1 2421 0
 4390 15bc 1B89     		ldrh	r3, [r3, #8]
 4391 15be 7868     		ldr	r0, [r7, #4]
 4392 15c0 00F060FD 		bl	TI3_Config
2424:../src/stm32f30x_tim.c ****     /* Set the Input Capture Prescaler value */
2425:../src/stm32f30x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4393              		.loc 1 2425 0
 4394 15c4 3B68     		ldr	r3, [r7, #0]
 4395 15c6 DB88     		ldrh	r3, [r3, #6]
 4396 15c8 7868     		ldr	r0, [r7, #4]
 4397 15ca 1946     		mov	r1, r3
 4398 15cc FFF7FEFF 		bl	TIM_SetIC3Prescaler
 4399 15d0 0EE0     		b	.L116
 4400              	.L120:
2426:../src/stm32f30x_tim.c ****   }
2427:../src/stm32f30x_tim.c ****   else
2428:../src/stm32f30x_tim.c ****   {
2429:../src/stm32f30x_tim.c ****     /* TI4 Configuration */
2430:../src/stm32f30x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4401              		.loc 1 2430 0
 4402 15d2 3B68     		ldr	r3, [r7, #0]
 4403 15d4 5988     		ldrh	r1, [r3, #2]
2431:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4404              		.loc 1 2431 0
 4405 15d6 3B68     		ldr	r3, [r7, #0]
2430:../src/stm32f30x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4406              		.loc 1 2430 0
 4407 15d8 9A88     		ldrh	r2, [r3, #4]
2432:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4408              		.loc 1 2432 0
 4409 15da 3B68     		ldr	r3, [r7, #0]
2430:../src/stm32f30x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 4410              		.loc 1 2430 0
 4411 15dc 1B89     		ldrh	r3, [r3, #8]
 4412 15de 7868     		ldr	r0, [r7, #4]
 4413 15e0 00F096FD 		bl	TI4_Config
2433:../src/stm32f30x_tim.c ****     /* Set the Input Capture Prescaler value */
2434:../src/stm32f30x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4414              		.loc 1 2434 0
 4415 15e4 3B68     		ldr	r3, [r7, #0]
 4416 15e6 DB88     		ldrh	r3, [r3, #6]
 4417 15e8 7868     		ldr	r0, [r7, #4]
 4418 15ea 1946     		mov	r1, r3
 4419 15ec FFF7FEFF 		bl	TIM_SetIC4Prescaler
 4420              	.L116:
2435:../src/stm32f30x_tim.c ****   }
2436:../src/stm32f30x_tim.c **** }
 4421              		.loc 1 2436 0
 4422 15f0 07F10807 		add	r7, r7, #8
 4423 15f4 BD46     		mov	sp, r7
 4424 15f6 80BD     		pop	{r7, pc}
 4425              		.cfi_endproc
 4426              	.LFE178:
 4428              		.align	2
 4429              		.global	TIM_ICStructInit
 4430              		.thumb
 4431              		.thumb_func
 4433              	TIM_ICStructInit:
 4434              	.LFB179:
2437:../src/stm32f30x_tim.c **** 
2438:../src/stm32f30x_tim.c **** /**
2439:../src/stm32f30x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
2440:../src/stm32f30x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
2441:../src/stm32f30x_tim.c ****   *         be initialized.
2442:../src/stm32f30x_tim.c ****   * @retval None
2443:../src/stm32f30x_tim.c ****   */
2444:../src/stm32f30x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
2445:../src/stm32f30x_tim.c **** {
 4435              		.loc 1 2445 0
 4436              		.cfi_startproc
 4437              		@ args = 0, pretend = 0, frame = 8
 4438              		@ frame_needed = 1, uses_anonymous_args = 0
 4439              		@ link register save eliminated.
 4440 15f8 80B4     		push	{r7}
 4441              	.LCFI204:
 4442              		.cfi_def_cfa_offset 4
 4443              		.cfi_offset 7, -4
 4444 15fa 83B0     		sub	sp, sp, #12
 4445              	.LCFI205:
 4446              		.cfi_def_cfa_offset 16
 4447 15fc 00AF     		add	r7, sp, #0
 4448              	.LCFI206:
 4449              		.cfi_def_cfa_register 7
 4450 15fe 7860     		str	r0, [r7, #4]
2446:../src/stm32f30x_tim.c ****   /* Set the default configuration */
2447:../src/stm32f30x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 4451              		.loc 1 2447 0
 4452 1600 7B68     		ldr	r3, [r7, #4]
 4453 1602 4FF00002 		mov	r2, #0
 4454 1606 1A80     		strh	r2, [r3, #0]	@ movhi
2448:../src/stm32f30x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 4455              		.loc 1 2448 0
 4456 1608 7B68     		ldr	r3, [r7, #4]
 4457 160a 4FF00002 		mov	r2, #0
 4458 160e 5A80     		strh	r2, [r3, #2]	@ movhi
2449:../src/stm32f30x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 4459              		.loc 1 2449 0
 4460 1610 7B68     		ldr	r3, [r7, #4]
 4461 1612 4FF00102 		mov	r2, #1
 4462 1616 9A80     		strh	r2, [r3, #4]	@ movhi
2450:../src/stm32f30x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 4463              		.loc 1 2450 0
 4464 1618 7B68     		ldr	r3, [r7, #4]
 4465 161a 4FF00002 		mov	r2, #0
 4466 161e DA80     		strh	r2, [r3, #6]	@ movhi
2451:../src/stm32f30x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 4467              		.loc 1 2451 0
 4468 1620 7B68     		ldr	r3, [r7, #4]
 4469 1622 4FF00002 		mov	r2, #0
 4470 1626 1A81     		strh	r2, [r3, #8]	@ movhi
2452:../src/stm32f30x_tim.c **** }
 4471              		.loc 1 2452 0
 4472 1628 07F10C07 		add	r7, r7, #12
 4473 162c BD46     		mov	sp, r7
 4474 162e 80BC     		pop	{r7}
 4475 1630 7047     		bx	lr
 4476              		.cfi_endproc
 4477              	.LFE179:
 4479 1632 00BF     		.align	2
 4480              		.global	TIM_PWMIConfig
 4481              		.thumb
 4482              		.thumb_func
 4484              	TIM_PWMIConfig:
 4485              	.LFB180:
2453:../src/stm32f30x_tim.c **** 
2454:../src/stm32f30x_tim.c **** /**
2455:../src/stm32f30x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified parameters
2456:../src/stm32f30x_tim.c ****   *         in the TIM_ICInitStruct to measure an external PWM signal.
2457:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 8 or 15 to select the TIM 
2458:../src/stm32f30x_tim.c ****   *         peripheral.
2459:../src/stm32f30x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
2460:../src/stm32f30x_tim.c ****   *         the configuration information for the specified TIM peripheral.
2461:../src/stm32f30x_tim.c ****   * @retval None
2462:../src/stm32f30x_tim.c ****   */
2463:../src/stm32f30x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
2464:../src/stm32f30x_tim.c **** {
 4486              		.loc 1 2464 0
 4487              		.cfi_startproc
 4488              		@ args = 0, pretend = 0, frame = 16
 4489              		@ frame_needed = 1, uses_anonymous_args = 0
 4490 1634 80B5     		push	{r7, lr}
 4491              	.LCFI207:
 4492              		.cfi_def_cfa_offset 8
 4493              		.cfi_offset 7, -8
 4494              		.cfi_offset 14, -4
 4495 1636 84B0     		sub	sp, sp, #16
 4496              	.LCFI208:
 4497              		.cfi_def_cfa_offset 24
 4498 1638 00AF     		add	r7, sp, #0
 4499              	.LCFI209:
 4500              		.cfi_def_cfa_register 7
 4501 163a 7860     		str	r0, [r7, #4]
 4502 163c 3960     		str	r1, [r7, #0]
2465:../src/stm32f30x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 4503              		.loc 1 2465 0
 4504 163e 4FF00003 		mov	r3, #0
 4505 1642 FB81     		strh	r3, [r7, #14]	@ movhi
2466:../src/stm32f30x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 4506              		.loc 1 2466 0
 4507 1644 4FF00103 		mov	r3, #1
 4508 1648 BB81     		strh	r3, [r7, #12]	@ movhi
2467:../src/stm32f30x_tim.c **** 
2468:../src/stm32f30x_tim.c ****   /* Check the parameters */
2469:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2470:../src/stm32f30x_tim.c **** 
2471:../src/stm32f30x_tim.c ****   /* Select the Opposite Input Polarity */
2472:../src/stm32f30x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 4509              		.loc 1 2472 0
 4510 164a 3B68     		ldr	r3, [r7, #0]
 4511 164c 5B88     		ldrh	r3, [r3, #2]
 4512 164e 002B     		cmp	r3, #0
 4513 1650 03D1     		bne	.L123
2473:../src/stm32f30x_tim.c ****   {
2474:../src/stm32f30x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 4514              		.loc 1 2474 0
 4515 1652 4FF00203 		mov	r3, #2
 4516 1656 FB81     		strh	r3, [r7, #14]	@ movhi
 4517 1658 02E0     		b	.L124
 4518              	.L123:
2475:../src/stm32f30x_tim.c ****   }
2476:../src/stm32f30x_tim.c ****   else
2477:../src/stm32f30x_tim.c ****   {
2478:../src/stm32f30x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 4519              		.loc 1 2478 0
 4520 165a 4FF00003 		mov	r3, #0
 4521 165e FB81     		strh	r3, [r7, #14]	@ movhi
 4522              	.L124:
2479:../src/stm32f30x_tim.c ****   }
2480:../src/stm32f30x_tim.c ****   /* Select the Opposite Input */
2481:../src/stm32f30x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 4523              		.loc 1 2481 0
 4524 1660 3B68     		ldr	r3, [r7, #0]
 4525 1662 9B88     		ldrh	r3, [r3, #4]
 4526 1664 012B     		cmp	r3, #1
 4527 1666 03D1     		bne	.L125
2482:../src/stm32f30x_tim.c ****   {
2483:../src/stm32f30x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 4528              		.loc 1 2483 0
 4529 1668 4FF00203 		mov	r3, #2
 4530 166c BB81     		strh	r3, [r7, #12]	@ movhi
 4531 166e 02E0     		b	.L126
 4532              	.L125:
2484:../src/stm32f30x_tim.c ****   }
2485:../src/stm32f30x_tim.c ****   else
2486:../src/stm32f30x_tim.c ****   {
2487:../src/stm32f30x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 4533              		.loc 1 2487 0
 4534 1670 4FF00103 		mov	r3, #1
 4535 1674 BB81     		strh	r3, [r7, #12]	@ movhi
 4536              	.L126:
2488:../src/stm32f30x_tim.c ****   }
2489:../src/stm32f30x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 4537              		.loc 1 2489 0
 4538 1676 3B68     		ldr	r3, [r7, #0]
 4539 1678 1B88     		ldrh	r3, [r3, #0]
 4540 167a 002B     		cmp	r3, #0
 4541 167c 1CD1     		bne	.L127
2490:../src/stm32f30x_tim.c ****   {
2491:../src/stm32f30x_tim.c ****     /* TI1 Configuration */
2492:../src/stm32f30x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 4542              		.loc 1 2492 0
 4543 167e 3B68     		ldr	r3, [r7, #0]
 4544 1680 5988     		ldrh	r1, [r3, #2]
 4545 1682 3B68     		ldr	r3, [r7, #0]
 4546 1684 9A88     		ldrh	r2, [r3, #4]
2493:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4547              		.loc 1 2493 0
 4548 1686 3B68     		ldr	r3, [r7, #0]
2492:../src/stm32f30x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 4549              		.loc 1 2492 0
 4550 1688 1B89     		ldrh	r3, [r3, #8]
 4551 168a 7868     		ldr	r0, [r7, #4]
 4552 168c 00F074FC 		bl	TI1_Config
2494:../src/stm32f30x_tim.c ****     /* Set the Input Capture Prescaler value */
2495:../src/stm32f30x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4553              		.loc 1 2495 0
 4554 1690 3B68     		ldr	r3, [r7, #0]
 4555 1692 DB88     		ldrh	r3, [r3, #6]
 4556 1694 7868     		ldr	r0, [r7, #4]
 4557 1696 1946     		mov	r1, r3
 4558 1698 FFF7FEFF 		bl	TIM_SetIC1Prescaler
2496:../src/stm32f30x_tim.c ****     /* TI2 Configuration */
2497:../src/stm32f30x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 4559              		.loc 1 2497 0
 4560 169c 3B68     		ldr	r3, [r7, #0]
 4561 169e 1B89     		ldrh	r3, [r3, #8]
 4562 16a0 F989     		ldrh	r1, [r7, #14]
 4563 16a2 BA89     		ldrh	r2, [r7, #12]
 4564 16a4 7868     		ldr	r0, [r7, #4]
 4565 16a6 00F0A3FC 		bl	TI2_Config
2498:../src/stm32f30x_tim.c ****     /* Set the Input Capture Prescaler value */
2499:../src/stm32f30x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4566              		.loc 1 2499 0
 4567 16aa 3B68     		ldr	r3, [r7, #0]
 4568 16ac DB88     		ldrh	r3, [r3, #6]
 4569 16ae 7868     		ldr	r0, [r7, #4]
 4570 16b0 1946     		mov	r1, r3
 4571 16b2 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 4572 16b6 1BE0     		b	.L122
 4573              	.L127:
2500:../src/stm32f30x_tim.c ****   }
2501:../src/stm32f30x_tim.c ****   else
2502:../src/stm32f30x_tim.c ****   { 
2503:../src/stm32f30x_tim.c ****     /* TI2 Configuration */
2504:../src/stm32f30x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 4574              		.loc 1 2504 0
 4575 16b8 3B68     		ldr	r3, [r7, #0]
 4576 16ba 5988     		ldrh	r1, [r3, #2]
 4577 16bc 3B68     		ldr	r3, [r7, #0]
 4578 16be 9A88     		ldrh	r2, [r3, #4]
2505:../src/stm32f30x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4579              		.loc 1 2505 0
 4580 16c0 3B68     		ldr	r3, [r7, #0]
2504:../src/stm32f30x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 4581              		.loc 1 2504 0
 4582 16c2 1B89     		ldrh	r3, [r3, #8]
 4583 16c4 7868     		ldr	r0, [r7, #4]
 4584 16c6 00F093FC 		bl	TI2_Config
2506:../src/stm32f30x_tim.c ****     /* Set the Input Capture Prescaler value */
2507:../src/stm32f30x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4585              		.loc 1 2507 0
 4586 16ca 3B68     		ldr	r3, [r7, #0]
 4587 16cc DB88     		ldrh	r3, [r3, #6]
 4588 16ce 7868     		ldr	r0, [r7, #4]
 4589 16d0 1946     		mov	r1, r3
 4590 16d2 FFF7FEFF 		bl	TIM_SetIC2Prescaler
2508:../src/stm32f30x_tim.c ****     /* TI1 Configuration */
2509:../src/stm32f30x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 4591              		.loc 1 2509 0
 4592 16d6 3B68     		ldr	r3, [r7, #0]
 4593 16d8 1B89     		ldrh	r3, [r3, #8]
 4594 16da F989     		ldrh	r1, [r7, #14]
 4595 16dc BA89     		ldrh	r2, [r7, #12]
 4596 16de 7868     		ldr	r0, [r7, #4]
 4597 16e0 00F04AFC 		bl	TI1_Config
2510:../src/stm32f30x_tim.c ****     /* Set the Input Capture Prescaler value */
2511:../src/stm32f30x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 4598              		.loc 1 2511 0
 4599 16e4 3B68     		ldr	r3, [r7, #0]
 4600 16e6 DB88     		ldrh	r3, [r3, #6]
 4601 16e8 7868     		ldr	r0, [r7, #4]
 4602 16ea 1946     		mov	r1, r3
 4603 16ec FFF7FEFF 		bl	TIM_SetIC1Prescaler
 4604              	.L122:
2512:../src/stm32f30x_tim.c ****   }
2513:../src/stm32f30x_tim.c **** }
 4605              		.loc 1 2513 0
 4606 16f0 07F11007 		add	r7, r7, #16
 4607 16f4 BD46     		mov	sp, r7
 4608 16f6 80BD     		pop	{r7, pc}
 4609              		.cfi_endproc
 4610              	.LFE180:
 4612              		.align	2
 4613              		.global	TIM_GetCapture1
 4614              		.thumb
 4615              		.thumb_func
 4617              	TIM_GetCapture1:
 4618              	.LFB181:
2514:../src/stm32f30x_tim.c **** 
2515:../src/stm32f30x_tim.c **** /**
2516:../src/stm32f30x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2517:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
2518:../src/stm32f30x_tim.c ****   * @retval Capture Compare 1 Register value.
2519:../src/stm32f30x_tim.c ****   */
2520:../src/stm32f30x_tim.c **** uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2521:../src/stm32f30x_tim.c **** {
 4619              		.loc 1 2521 0
 4620              		.cfi_startproc
 4621              		@ args = 0, pretend = 0, frame = 8
 4622              		@ frame_needed = 1, uses_anonymous_args = 0
 4623              		@ link register save eliminated.
 4624 16f8 80B4     		push	{r7}
 4625              	.LCFI210:
 4626              		.cfi_def_cfa_offset 4
 4627              		.cfi_offset 7, -4
 4628 16fa 83B0     		sub	sp, sp, #12
 4629              	.LCFI211:
 4630              		.cfi_def_cfa_offset 16
 4631 16fc 00AF     		add	r7, sp, #0
 4632              	.LCFI212:
 4633              		.cfi_def_cfa_register 7
 4634 16fe 7860     		str	r0, [r7, #4]
2522:../src/stm32f30x_tim.c ****   /* Check the parameters */
2523:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2524:../src/stm32f30x_tim.c **** 
2525:../src/stm32f30x_tim.c ****   /* Get the Capture 1 Register value */
2526:../src/stm32f30x_tim.c ****   return TIMx->CCR1;
 4635              		.loc 1 2526 0
 4636 1700 7B68     		ldr	r3, [r7, #4]
 4637 1702 5B6B     		ldr	r3, [r3, #52]
2527:../src/stm32f30x_tim.c **** }
 4638              		.loc 1 2527 0
 4639 1704 1846     		mov	r0, r3
 4640 1706 07F10C07 		add	r7, r7, #12
 4641 170a BD46     		mov	sp, r7
 4642 170c 80BC     		pop	{r7}
 4643 170e 7047     		bx	lr
 4644              		.cfi_endproc
 4645              	.LFE181:
 4647              		.align	2
 4648              		.global	TIM_GetCapture2
 4649              		.thumb
 4650              		.thumb_func
 4652              	TIM_GetCapture2:
 4653              	.LFB182:
2528:../src/stm32f30x_tim.c **** 
2529:../src/stm32f30x_tim.c **** /**
2530:../src/stm32f30x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2531:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
2532:../src/stm32f30x_tim.c ****   *         peripheral.
2533:../src/stm32f30x_tim.c ****   * @retval Capture Compare 2 Register value.
2534:../src/stm32f30x_tim.c ****   */
2535:../src/stm32f30x_tim.c **** uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2536:../src/stm32f30x_tim.c **** {
 4654              		.loc 1 2536 0
 4655              		.cfi_startproc
 4656              		@ args = 0, pretend = 0, frame = 8
 4657              		@ frame_needed = 1, uses_anonymous_args = 0
 4658              		@ link register save eliminated.
 4659 1710 80B4     		push	{r7}
 4660              	.LCFI213:
 4661              		.cfi_def_cfa_offset 4
 4662              		.cfi_offset 7, -4
 4663 1712 83B0     		sub	sp, sp, #12
 4664              	.LCFI214:
 4665              		.cfi_def_cfa_offset 16
 4666 1714 00AF     		add	r7, sp, #0
 4667              	.LCFI215:
 4668              		.cfi_def_cfa_register 7
 4669 1716 7860     		str	r0, [r7, #4]
2537:../src/stm32f30x_tim.c ****   /* Check the parameters */
2538:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2539:../src/stm32f30x_tim.c **** 
2540:../src/stm32f30x_tim.c ****   /* Get the Capture 2 Register value */
2541:../src/stm32f30x_tim.c ****   return TIMx->CCR2;
 4670              		.loc 1 2541 0
 4671 1718 7B68     		ldr	r3, [r7, #4]
 4672 171a 9B6B     		ldr	r3, [r3, #56]
2542:../src/stm32f30x_tim.c **** }
 4673              		.loc 1 2542 0
 4674 171c 1846     		mov	r0, r3
 4675 171e 07F10C07 		add	r7, r7, #12
 4676 1722 BD46     		mov	sp, r7
 4677 1724 80BC     		pop	{r7}
 4678 1726 7047     		bx	lr
 4679              		.cfi_endproc
 4680              	.LFE182:
 4682              		.align	2
 4683              		.global	TIM_GetCapture3
 4684              		.thumb
 4685              		.thumb_func
 4687              	TIM_GetCapture3:
 4688              	.LFB183:
2543:../src/stm32f30x_tim.c **** 
2544:../src/stm32f30x_tim.c **** /**
2545:../src/stm32f30x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2546:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
2547:../src/stm32f30x_tim.c ****   * @retval Capture Compare 3 Register value.
2548:../src/stm32f30x_tim.c ****   */
2549:../src/stm32f30x_tim.c **** uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2550:../src/stm32f30x_tim.c **** {
 4689              		.loc 1 2550 0
 4690              		.cfi_startproc
 4691              		@ args = 0, pretend = 0, frame = 8
 4692              		@ frame_needed = 1, uses_anonymous_args = 0
 4693              		@ link register save eliminated.
 4694 1728 80B4     		push	{r7}
 4695              	.LCFI216:
 4696              		.cfi_def_cfa_offset 4
 4697              		.cfi_offset 7, -4
 4698 172a 83B0     		sub	sp, sp, #12
 4699              	.LCFI217:
 4700              		.cfi_def_cfa_offset 16
 4701 172c 00AF     		add	r7, sp, #0
 4702              	.LCFI218:
 4703              		.cfi_def_cfa_register 7
 4704 172e 7860     		str	r0, [r7, #4]
2551:../src/stm32f30x_tim.c ****   /* Check the parameters */
2552:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2553:../src/stm32f30x_tim.c **** 
2554:../src/stm32f30x_tim.c ****   /* Get the Capture 3 Register value */
2555:../src/stm32f30x_tim.c ****   return TIMx->CCR3;
 4705              		.loc 1 2555 0
 4706 1730 7B68     		ldr	r3, [r7, #4]
 4707 1732 DB6B     		ldr	r3, [r3, #60]
2556:../src/stm32f30x_tim.c **** }
 4708              		.loc 1 2556 0
 4709 1734 1846     		mov	r0, r3
 4710 1736 07F10C07 		add	r7, r7, #12
 4711 173a BD46     		mov	sp, r7
 4712 173c 80BC     		pop	{r7}
 4713 173e 7047     		bx	lr
 4714              		.cfi_endproc
 4715              	.LFE183:
 4717              		.align	2
 4718              		.global	TIM_GetCapture4
 4719              		.thumb
 4720              		.thumb_func
 4722              	TIM_GetCapture4:
 4723              	.LFB184:
2557:../src/stm32f30x_tim.c **** 
2558:../src/stm32f30x_tim.c **** /**
2559:../src/stm32f30x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2560:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
2561:../src/stm32f30x_tim.c ****   * @retval Capture Compare 4 Register value.
2562:../src/stm32f30x_tim.c ****   */
2563:../src/stm32f30x_tim.c **** uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2564:../src/stm32f30x_tim.c **** {
 4724              		.loc 1 2564 0
 4725              		.cfi_startproc
 4726              		@ args = 0, pretend = 0, frame = 8
 4727              		@ frame_needed = 1, uses_anonymous_args = 0
 4728              		@ link register save eliminated.
 4729 1740 80B4     		push	{r7}
 4730              	.LCFI219:
 4731              		.cfi_def_cfa_offset 4
 4732              		.cfi_offset 7, -4
 4733 1742 83B0     		sub	sp, sp, #12
 4734              	.LCFI220:
 4735              		.cfi_def_cfa_offset 16
 4736 1744 00AF     		add	r7, sp, #0
 4737              	.LCFI221:
 4738              		.cfi_def_cfa_register 7
 4739 1746 7860     		str	r0, [r7, #4]
2565:../src/stm32f30x_tim.c ****   /* Check the parameters */
2566:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2567:../src/stm32f30x_tim.c **** 
2568:../src/stm32f30x_tim.c ****   /* Get the Capture 4 Register value */
2569:../src/stm32f30x_tim.c ****   return TIMx->CCR4;
 4740              		.loc 1 2569 0
 4741 1748 7B68     		ldr	r3, [r7, #4]
 4742 174a 1B6C     		ldr	r3, [r3, #64]
2570:../src/stm32f30x_tim.c **** }
 4743              		.loc 1 2570 0
 4744 174c 1846     		mov	r0, r3
 4745 174e 07F10C07 		add	r7, r7, #12
 4746 1752 BD46     		mov	sp, r7
 4747 1754 80BC     		pop	{r7}
 4748 1756 7047     		bx	lr
 4749              		.cfi_endproc
 4750              	.LFE184:
 4752              		.align	2
 4753              		.global	TIM_SetIC1Prescaler
 4754              		.thumb
 4755              		.thumb_func
 4757              	TIM_SetIC1Prescaler:
 4758              	.LFB185:
2571:../src/stm32f30x_tim.c **** 
2572:../src/stm32f30x_tim.c **** /**
2573:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2574:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
2575:../src/stm32f30x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2576:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2577:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2578:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2579:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2580:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2581:../src/stm32f30x_tim.c ****   * @retval None
2582:../src/stm32f30x_tim.c ****   */
2583:../src/stm32f30x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2584:../src/stm32f30x_tim.c **** {
 4759              		.loc 1 2584 0
 4760              		.cfi_startproc
 4761              		@ args = 0, pretend = 0, frame = 8
 4762              		@ frame_needed = 1, uses_anonymous_args = 0
 4763              		@ link register save eliminated.
 4764 1758 80B4     		push	{r7}
 4765              	.LCFI222:
 4766              		.cfi_def_cfa_offset 4
 4767              		.cfi_offset 7, -4
 4768 175a 83B0     		sub	sp, sp, #12
 4769              	.LCFI223:
 4770              		.cfi_def_cfa_offset 16
 4771 175c 00AF     		add	r7, sp, #0
 4772              	.LCFI224:
 4773              		.cfi_def_cfa_register 7
 4774 175e 7860     		str	r0, [r7, #4]
 4775 1760 0B46     		mov	r3, r1
 4776 1762 7B80     		strh	r3, [r7, #2]	@ movhi
2585:../src/stm32f30x_tim.c ****   /* Check the parameters */
2586:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2587:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2588:../src/stm32f30x_tim.c **** 
2589:../src/stm32f30x_tim.c ****   /* Reset the IC1PSC Bits */
2590:../src/stm32f30x_tim.c ****   TIMx->CCMR1 &= (uint32_t)~TIM_CCMR1_IC1PSC;
 4777              		.loc 1 2590 0
 4778 1764 7B68     		ldr	r3, [r7, #4]
 4779 1766 9B69     		ldr	r3, [r3, #24]
 4780 1768 23F00C02 		bic	r2, r3, #12
 4781 176c 7B68     		ldr	r3, [r7, #4]
 4782 176e 9A61     		str	r2, [r3, #24]
2591:../src/stm32f30x_tim.c **** 
2592:../src/stm32f30x_tim.c ****   /* Set the IC1PSC value */
2593:../src/stm32f30x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 4783              		.loc 1 2593 0
 4784 1770 7B68     		ldr	r3, [r7, #4]
 4785 1772 9A69     		ldr	r2, [r3, #24]
 4786 1774 7B88     		ldrh	r3, [r7, #2]
 4787 1776 1A43     		orrs	r2, r2, r3
 4788 1778 7B68     		ldr	r3, [r7, #4]
 4789 177a 9A61     		str	r2, [r3, #24]
2594:../src/stm32f30x_tim.c **** }
 4790              		.loc 1 2594 0
 4791 177c 07F10C07 		add	r7, r7, #12
 4792 1780 BD46     		mov	sp, r7
 4793 1782 80BC     		pop	{r7}
 4794 1784 7047     		bx	lr
 4795              		.cfi_endproc
 4796              	.LFE185:
 4798 1786 00BF     		.align	2
 4799              		.global	TIM_SetIC2Prescaler
 4800              		.thumb
 4801              		.thumb_func
 4803              	TIM_SetIC2Prescaler:
 4804              	.LFB186:
2595:../src/stm32f30x_tim.c **** 
2596:../src/stm32f30x_tim.c **** /**
2597:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2598:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
2599:../src/stm32f30x_tim.c ****   *         peripheral.
2600:../src/stm32f30x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2601:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2602:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2603:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2604:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2605:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2606:../src/stm32f30x_tim.c ****   * @retval None
2607:../src/stm32f30x_tim.c ****   */
2608:../src/stm32f30x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2609:../src/stm32f30x_tim.c **** {
 4805              		.loc 1 2609 0
 4806              		.cfi_startproc
 4807              		@ args = 0, pretend = 0, frame = 8
 4808              		@ frame_needed = 1, uses_anonymous_args = 0
 4809              		@ link register save eliminated.
 4810 1788 80B4     		push	{r7}
 4811              	.LCFI225:
 4812              		.cfi_def_cfa_offset 4
 4813              		.cfi_offset 7, -4
 4814 178a 83B0     		sub	sp, sp, #12
 4815              	.LCFI226:
 4816              		.cfi_def_cfa_offset 16
 4817 178c 00AF     		add	r7, sp, #0
 4818              	.LCFI227:
 4819              		.cfi_def_cfa_register 7
 4820 178e 7860     		str	r0, [r7, #4]
 4821 1790 0B46     		mov	r3, r1
 4822 1792 7B80     		strh	r3, [r7, #2]	@ movhi
2610:../src/stm32f30x_tim.c ****   /* Check the parameters */
2611:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2612:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2613:../src/stm32f30x_tim.c **** 
2614:../src/stm32f30x_tim.c ****   /* Reset the IC2PSC Bits */
2615:../src/stm32f30x_tim.c ****   TIMx->CCMR1 &= (uint32_t)~TIM_CCMR1_IC2PSC;
 4823              		.loc 1 2615 0
 4824 1794 7B68     		ldr	r3, [r7, #4]
 4825 1796 9B69     		ldr	r3, [r3, #24]
 4826 1798 23F44062 		bic	r2, r3, #3072
 4827 179c 7B68     		ldr	r3, [r7, #4]
 4828 179e 9A61     		str	r2, [r3, #24]
2616:../src/stm32f30x_tim.c **** 
2617:../src/stm32f30x_tim.c ****   /* Set the IC2PSC value */
2618:../src/stm32f30x_tim.c ****   TIMx->CCMR1 |= (uint32_t)((uint32_t)TIM_ICPSC << 8);
 4829              		.loc 1 2618 0
 4830 17a0 7B68     		ldr	r3, [r7, #4]
 4831 17a2 9A69     		ldr	r2, [r3, #24]
 4832 17a4 7B88     		ldrh	r3, [r7, #2]
 4833 17a6 4FEA0323 		lsl	r3, r3, #8
 4834 17aa 1A43     		orrs	r2, r2, r3
 4835 17ac 7B68     		ldr	r3, [r7, #4]
 4836 17ae 9A61     		str	r2, [r3, #24]
2619:../src/stm32f30x_tim.c **** }
 4837              		.loc 1 2619 0
 4838 17b0 07F10C07 		add	r7, r7, #12
 4839 17b4 BD46     		mov	sp, r7
 4840 17b6 80BC     		pop	{r7}
 4841 17b8 7047     		bx	lr
 4842              		.cfi_endproc
 4843              	.LFE186:
 4845 17ba 00BF     		.align	2
 4846              		.global	TIM_SetIC3Prescaler
 4847              		.thumb
 4848              		.thumb_func
 4850              	TIM_SetIC3Prescaler:
 4851              	.LFB187:
2620:../src/stm32f30x_tim.c **** 
2621:../src/stm32f30x_tim.c **** /**
2622:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2623:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
2624:../src/stm32f30x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2625:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2626:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2627:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2628:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2629:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2630:../src/stm32f30x_tim.c ****   * @retval None
2631:../src/stm32f30x_tim.c ****   */
2632:../src/stm32f30x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2633:../src/stm32f30x_tim.c **** {
 4852              		.loc 1 2633 0
 4853              		.cfi_startproc
 4854              		@ args = 0, pretend = 0, frame = 8
 4855              		@ frame_needed = 1, uses_anonymous_args = 0
 4856              		@ link register save eliminated.
 4857 17bc 80B4     		push	{r7}
 4858              	.LCFI228:
 4859              		.cfi_def_cfa_offset 4
 4860              		.cfi_offset 7, -4
 4861 17be 83B0     		sub	sp, sp, #12
 4862              	.LCFI229:
 4863              		.cfi_def_cfa_offset 16
 4864 17c0 00AF     		add	r7, sp, #0
 4865              	.LCFI230:
 4866              		.cfi_def_cfa_register 7
 4867 17c2 7860     		str	r0, [r7, #4]
 4868 17c4 0B46     		mov	r3, r1
 4869 17c6 7B80     		strh	r3, [r7, #2]	@ movhi
2634:../src/stm32f30x_tim.c ****   /* Check the parameters */
2635:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2636:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2637:../src/stm32f30x_tim.c **** 
2638:../src/stm32f30x_tim.c ****   /* Reset the IC3PSC Bits */
2639:../src/stm32f30x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 4870              		.loc 1 2639 0
 4871 17c8 7B68     		ldr	r3, [r7, #4]
 4872 17ca DA69     		ldr	r2, [r3, #28]
 4873 17cc 4FF6F373 		movw	r3, #65523
 4874 17d0 1340     		ands	r3, r3, r2
 4875 17d2 7A68     		ldr	r2, [r7, #4]
 4876 17d4 D361     		str	r3, [r2, #28]
2640:../src/stm32f30x_tim.c **** 
2641:../src/stm32f30x_tim.c ****   /* Set the IC3PSC value */
2642:../src/stm32f30x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 4877              		.loc 1 2642 0
 4878 17d6 7B68     		ldr	r3, [r7, #4]
 4879 17d8 DA69     		ldr	r2, [r3, #28]
 4880 17da 7B88     		ldrh	r3, [r7, #2]
 4881 17dc 1A43     		orrs	r2, r2, r3
 4882 17de 7B68     		ldr	r3, [r7, #4]
 4883 17e0 DA61     		str	r2, [r3, #28]
2643:../src/stm32f30x_tim.c **** }
 4884              		.loc 1 2643 0
 4885 17e2 07F10C07 		add	r7, r7, #12
 4886 17e6 BD46     		mov	sp, r7
 4887 17e8 80BC     		pop	{r7}
 4888 17ea 7047     		bx	lr
 4889              		.cfi_endproc
 4890              	.LFE187:
 4892              		.align	2
 4893              		.global	TIM_SetIC4Prescaler
 4894              		.thumb
 4895              		.thumb_func
 4897              	TIM_SetIC4Prescaler:
 4898              	.LFB188:
2644:../src/stm32f30x_tim.c **** 
2645:../src/stm32f30x_tim.c **** /**
2646:../src/stm32f30x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2647:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
2648:../src/stm32f30x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2649:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2650:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2651:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2652:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2653:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2654:../src/stm32f30x_tim.c ****   * @retval None
2655:../src/stm32f30x_tim.c ****   */
2656:../src/stm32f30x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2657:../src/stm32f30x_tim.c **** {  
 4899              		.loc 1 2657 0
 4900              		.cfi_startproc
 4901              		@ args = 0, pretend = 0, frame = 8
 4902              		@ frame_needed = 1, uses_anonymous_args = 0
 4903              		@ link register save eliminated.
 4904 17ec 80B4     		push	{r7}
 4905              	.LCFI231:
 4906              		.cfi_def_cfa_offset 4
 4907              		.cfi_offset 7, -4
 4908 17ee 83B0     		sub	sp, sp, #12
 4909              	.LCFI232:
 4910              		.cfi_def_cfa_offset 16
 4911 17f0 00AF     		add	r7, sp, #0
 4912              	.LCFI233:
 4913              		.cfi_def_cfa_register 7
 4914 17f2 7860     		str	r0, [r7, #4]
 4915 17f4 0B46     		mov	r3, r1
 4916 17f6 7B80     		strh	r3, [r7, #2]	@ movhi
2658:../src/stm32f30x_tim.c ****   /* Check the parameters */
2659:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2660:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2661:../src/stm32f30x_tim.c **** 
2662:../src/stm32f30x_tim.c ****   /* Reset the IC4PSC Bits */
2663:../src/stm32f30x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 4917              		.loc 1 2663 0
 4918 17f8 7B68     		ldr	r3, [r7, #4]
 4919 17fa DA69     		ldr	r2, [r3, #28]
 4920 17fc 4FF2FF33 		movw	r3, #62463
 4921 1800 1340     		ands	r3, r3, r2
 4922 1802 7A68     		ldr	r2, [r7, #4]
 4923 1804 D361     		str	r3, [r2, #28]
2664:../src/stm32f30x_tim.c **** 
2665:../src/stm32f30x_tim.c ****   /* Set the IC4PSC value */
2666:../src/stm32f30x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 4924              		.loc 1 2666 0
 4925 1806 7B68     		ldr	r3, [r7, #4]
 4926 1808 DA69     		ldr	r2, [r3, #28]
 4927 180a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4928 180c 4FEA0323 		lsl	r3, r3, #8
 4929 1810 9BB2     		uxth	r3, r3
 4930 1812 1A43     		orrs	r2, r2, r3
 4931 1814 7B68     		ldr	r3, [r7, #4]
 4932 1816 DA61     		str	r2, [r3, #28]
2667:../src/stm32f30x_tim.c **** }
 4933              		.loc 1 2667 0
 4934 1818 07F10C07 		add	r7, r7, #12
 4935 181c BD46     		mov	sp, r7
 4936 181e 80BC     		pop	{r7}
 4937 1820 7047     		bx	lr
 4938              		.cfi_endproc
 4939              	.LFE188:
 4941 1822 00BF     		.align	2
 4942              		.global	TIM_BDTRConfig
 4943              		.thumb
 4944              		.thumb_func
 4946              	TIM_BDTRConfig:
 4947              	.LFB189:
2668:../src/stm32f30x_tim.c **** /**
2669:../src/stm32f30x_tim.c ****   * @}
2670:../src/stm32f30x_tim.c ****   */
2671:../src/stm32f30x_tim.c **** 
2672:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group4 Advanced-control timers (TIM1 and TIM8) specific features
2673:../src/stm32f30x_tim.c ****  *  @brief   Advanced-control timers (TIM1 and TIM8) specific features
2674:../src/stm32f30x_tim.c ****  *
2675:../src/stm32f30x_tim.c **** @verbatim   
2676:../src/stm32f30x_tim.c ****  ===============================================================================
2677:../src/stm32f30x_tim.c ****      ##### Advanced-control timers (TIM1 and TIM8) specific features #####
2678:../src/stm32f30x_tim.c ****  ===============================================================================  
2679:../src/stm32f30x_tim.c ****        
2680:../src/stm32f30x_tim.c ****   *** TIM Driver: how to use the Break feature ***
2681:../src/stm32f30x_tim.c ****   ================================================ 
2682:../src/stm32f30x_tim.c ****   [..]
2683:../src/stm32f30x_tim.c ****   After configuring the Timer channel(s) in the appropriate Output Compare mode: 
2684:../src/stm32f30x_tim.c ****                          
2685:../src/stm32f30x_tim.c ****        (#) Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
2686:../src/stm32f30x_tim.c ****            Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
2687:../src/stm32f30x_tim.c ****            AOE(automatic output enable).
2688:../src/stm32f30x_tim.c ****                
2689:../src/stm32f30x_tim.c ****        (#) Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer
2690:../src/stm32f30x_tim.c ****           
2691:../src/stm32f30x_tim.c ****        (#) Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) 
2692:../src/stm32f30x_tim.c ****           
2693:../src/stm32f30x_tim.c ****        (#) Once the break even occurs, the Timer's output signals are put in reset
2694:../src/stm32f30x_tim.c ****            state or in a known state (according to the configuration made in
2695:../src/stm32f30x_tim.c ****            TIM_BDTRConfig() function).
2696:../src/stm32f30x_tim.c **** 
2697:../src/stm32f30x_tim.c **** @endverbatim
2698:../src/stm32f30x_tim.c ****   * @{
2699:../src/stm32f30x_tim.c ****   */
2700:../src/stm32f30x_tim.c **** 
2701:../src/stm32f30x_tim.c **** /**
2702:../src/stm32f30x_tim.c ****   * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
2703:../src/stm32f30x_tim.c ****   *         and the AOE(automatic output enable).
2704:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIM 
2705:../src/stm32f30x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
2706:../src/stm32f30x_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
2707:../src/stm32f30x_tim.c ****   * @retval None
2708:../src/stm32f30x_tim.c ****   */
2709:../src/stm32f30x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
2710:../src/stm32f30x_tim.c **** {
 4948              		.loc 1 2710 0
 4949              		.cfi_startproc
 4950              		@ args = 0, pretend = 0, frame = 8
 4951              		@ frame_needed = 1, uses_anonymous_args = 0
 4952              		@ link register save eliminated.
 4953 1824 80B4     		push	{r7}
 4954              	.LCFI234:
 4955              		.cfi_def_cfa_offset 4
 4956              		.cfi_offset 7, -4
 4957 1826 83B0     		sub	sp, sp, #12
 4958              	.LCFI235:
 4959              		.cfi_def_cfa_offset 16
 4960 1828 00AF     		add	r7, sp, #0
 4961              	.LCFI236:
 4962              		.cfi_def_cfa_register 7
 4963 182a 7860     		str	r0, [r7, #4]
 4964 182c 3960     		str	r1, [r7, #0]
2711:../src/stm32f30x_tim.c ****   /* Check the parameters */
2712:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2713:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
2714:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
2715:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
2716:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
2717:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
2718:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
2719:../src/stm32f30x_tim.c **** 
2720:../src/stm32f30x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
2721:../src/stm32f30x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
2722:../src/stm32f30x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 4965              		.loc 1 2722 0
 4966 182e 3B68     		ldr	r3, [r7, #0]
 4967 1830 1A88     		ldrh	r2, [r3, #0]
 4968 1832 3B68     		ldr	r3, [r7, #0]
 4969 1834 5B88     		ldrh	r3, [r3, #2]
2723:../src/stm32f30x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
2724:../src/stm32f30x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 4970              		.loc 1 2724 0
 4971 1836 1343     		orrs	r3, r3, r2
 4972 1838 9AB2     		uxth	r2, r3
2723:../src/stm32f30x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4973              		.loc 1 2723 0
 4974 183a 3B68     		ldr	r3, [r7, #0]
 4975 183c 9B88     		ldrh	r3, [r3, #4]
 4976              		.loc 1 2724 0
 4977 183e 1343     		orrs	r3, r3, r2
 4978 1840 9AB2     		uxth	r2, r3
2723:../src/stm32f30x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4979              		.loc 1 2723 0
 4980 1842 3B68     		ldr	r3, [r7, #0]
 4981 1844 DB88     		ldrh	r3, [r3, #6]
 4982              		.loc 1 2724 0
 4983 1846 1343     		orrs	r3, r3, r2
 4984 1848 9AB2     		uxth	r2, r3
 4985 184a 3B68     		ldr	r3, [r7, #0]
 4986 184c 1B89     		ldrh	r3, [r3, #8]
 4987 184e 1343     		orrs	r3, r3, r2
 4988 1850 9AB2     		uxth	r2, r3
 4989 1852 3B68     		ldr	r3, [r7, #0]
 4990 1854 5B89     		ldrh	r3, [r3, #10]
 4991 1856 1343     		orrs	r3, r3, r2
 4992 1858 9AB2     		uxth	r2, r3
2725:../src/stm32f30x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 4993              		.loc 1 2725 0
 4994 185a 3B68     		ldr	r3, [r7, #0]
 4995 185c 9B89     		ldrh	r3, [r3, #12]
2724:../src/stm32f30x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 4996              		.loc 1 2724 0
 4997 185e 1343     		orrs	r3, r3, r2
 4998 1860 9BB2     		uxth	r3, r3
 4999 1862 1A46     		mov	r2, r3
2722:../src/stm32f30x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 5000              		.loc 1 2722 0
 5001 1864 7B68     		ldr	r3, [r7, #4]
 5002 1866 5A64     		str	r2, [r3, #68]
2726:../src/stm32f30x_tim.c **** }
 5003              		.loc 1 2726 0
 5004 1868 07F10C07 		add	r7, r7, #12
 5005 186c BD46     		mov	sp, r7
 5006 186e 80BC     		pop	{r7}
 5007 1870 7047     		bx	lr
 5008              		.cfi_endproc
 5009              	.LFE189:
 5011 1872 00BF     		.align	2
 5012              		.global	TIM_Break1Config
 5013              		.thumb
 5014              		.thumb_func
 5016              	TIM_Break1Config:
 5017              	.LFB190:
2727:../src/stm32f30x_tim.c **** 
2728:../src/stm32f30x_tim.c **** /**
2729:../src/stm32f30x_tim.c ****   * @brief  Configures the Break1 feature.
2730:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
2731:../src/stm32f30x_tim.c ****   * @param  TIM_Break1Polarity: specifies the Break1 polarity.
2732:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2733:../src/stm32f30x_tim.c ****   *            @arg TIM_Break1Polarity_Low: Break1 input is active low
2734:../src/stm32f30x_tim.c ****   *            @arg TIM_Break1Polarity_High: Break1 input is active high
2735:../src/stm32f30x_tim.c ****   * @param  TIM_Break1Filter: specifies the Break1 filter value.
2736:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2737:../src/stm32f30x_tim.c ****   * @retval None
2738:../src/stm32f30x_tim.c ****   */
2739:../src/stm32f30x_tim.c **** void TIM_Break1Config(TIM_TypeDef* TIMx, uint32_t TIM_Break1Polarity, uint8_t TIM_Break1Filter)
2740:../src/stm32f30x_tim.c **** {   /* Check the parameters */
 5018              		.loc 1 2740 0
 5019              		.cfi_startproc
 5020              		@ args = 0, pretend = 0, frame = 16
 5021              		@ frame_needed = 1, uses_anonymous_args = 0
 5022              		@ link register save eliminated.
 5023 1874 80B4     		push	{r7}
 5024              	.LCFI237:
 5025              		.cfi_def_cfa_offset 4
 5026              		.cfi_offset 7, -4
 5027 1876 85B0     		sub	sp, sp, #20
 5028              	.LCFI238:
 5029              		.cfi_def_cfa_offset 24
 5030 1878 00AF     		add	r7, sp, #0
 5031              	.LCFI239:
 5032              		.cfi_def_cfa_register 7
 5033 187a F860     		str	r0, [r7, #12]
 5034 187c B960     		str	r1, [r7, #8]
 5035 187e 1346     		mov	r3, r2
 5036 1880 FB71     		strb	r3, [r7, #7]
2741:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2742:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_BREAK1_FILTER(TIM_Break1Filter));
2743:../src/stm32f30x_tim.c **** 
2744:../src/stm32f30x_tim.c ****   /* Reset the BKP and BKF Bits */
2745:../src/stm32f30x_tim.c ****   TIMx->BDTR &= (uint32_t)~ (TIM_BDTR_BKP | TIM_BDTR_BKF);
 5037              		.loc 1 2745 0
 5038 1882 FB68     		ldr	r3, [r7, #12]
 5039 1884 5B6C     		ldr	r3, [r3, #68]
 5040 1886 23F47222 		bic	r2, r3, #991232
 5041 188a FB68     		ldr	r3, [r7, #12]
 5042 188c 5A64     		str	r2, [r3, #68]
2746:../src/stm32f30x_tim.c ****   /* Configure the Break1 polarity and filter */
2747:../src/stm32f30x_tim.c ****   TIMx->BDTR |=	TIM_Break1Polarity |((uint32_t)TIM_Break1Filter << 16);
 5043              		.loc 1 2747 0
 5044 188e FB68     		ldr	r3, [r7, #12]
 5045 1890 5A6C     		ldr	r2, [r3, #68]
 5046 1892 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5047 1894 4FEA0341 		lsl	r1, r3, #16
 5048 1898 BB68     		ldr	r3, [r7, #8]
 5049 189a 0B43     		orrs	r3, r3, r1
 5050 189c 1A43     		orrs	r2, r2, r3
 5051 189e FB68     		ldr	r3, [r7, #12]
 5052 18a0 5A64     		str	r2, [r3, #68]
2748:../src/stm32f30x_tim.c **** }
 5053              		.loc 1 2748 0
 5054 18a2 07F11407 		add	r7, r7, #20
 5055 18a6 BD46     		mov	sp, r7
 5056 18a8 80BC     		pop	{r7}
 5057 18aa 7047     		bx	lr
 5058              		.cfi_endproc
 5059              	.LFE190:
 5061              		.align	2
 5062              		.global	TIM_Break2Config
 5063              		.thumb
 5064              		.thumb_func
 5066              	TIM_Break2Config:
 5067              	.LFB191:
2749:../src/stm32f30x_tim.c **** 
2750:../src/stm32f30x_tim.c **** /**
2751:../src/stm32f30x_tim.c ****   * @brief  Configures the Break2 feature.
2752:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
2753:../src/stm32f30x_tim.c ****   * @param  TIM_Break2Polarity: specifies the Break2 polarity.
2754:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
2755:../src/stm32f30x_tim.c ****   *            @arg TIM_Break2Polarity_Low: Break2 input is active low
2756:../src/stm32f30x_tim.c ****   *            @arg TIM_Break2Polarity_High: Break2 input is active high
2757:../src/stm32f30x_tim.c ****   * @param  TIM_Break2Filter: specifies the Break2 filter value.
2758:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2759:../src/stm32f30x_tim.c ****   * @retval None
2760:../src/stm32f30x_tim.c ****   */
2761:../src/stm32f30x_tim.c **** void TIM_Break2Config(TIM_TypeDef* TIMx, uint32_t TIM_Break2Polarity, uint8_t TIM_Break2Filter)
2762:../src/stm32f30x_tim.c **** {
 5068              		.loc 1 2762 0
 5069              		.cfi_startproc
 5070              		@ args = 0, pretend = 0, frame = 16
 5071              		@ frame_needed = 1, uses_anonymous_args = 0
 5072              		@ link register save eliminated.
 5073 18ac 80B4     		push	{r7}
 5074              	.LCFI240:
 5075              		.cfi_def_cfa_offset 4
 5076              		.cfi_offset 7, -4
 5077 18ae 85B0     		sub	sp, sp, #20
 5078              	.LCFI241:
 5079              		.cfi_def_cfa_offset 24
 5080 18b0 00AF     		add	r7, sp, #0
 5081              	.LCFI242:
 5082              		.cfi_def_cfa_register 7
 5083 18b2 F860     		str	r0, [r7, #12]
 5084 18b4 B960     		str	r1, [r7, #8]
 5085 18b6 1346     		mov	r3, r2
 5086 18b8 FB71     		strb	r3, [r7, #7]
2763:../src/stm32f30x_tim.c ****   /* Check the parameters */
2764:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2765:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_BREAK2_FILTER(TIM_Break2Filter));
2766:../src/stm32f30x_tim.c **** 
2767:../src/stm32f30x_tim.c ****   /* Reset the BKP and BKF Bits */
2768:../src/stm32f30x_tim.c ****   TIMx->BDTR &= (uint32_t)~ (TIM_BDTR_BK2P | TIM_BDTR_BK2F);
 5087              		.loc 1 2768 0
 5088 18ba FB68     		ldr	r3, [r7, #12]
 5089 18bc 5B6C     		ldr	r3, [r3, #68]
 5090 18be 23F03C72 		bic	r2, r3, #49283072
 5091 18c2 FB68     		ldr	r3, [r7, #12]
 5092 18c4 5A64     		str	r2, [r3, #68]
2769:../src/stm32f30x_tim.c **** 
2770:../src/stm32f30x_tim.c ****   /* Configure the Break1 polarity and filter */
2771:../src/stm32f30x_tim.c ****   TIMx->BDTR |=	TIM_Break2Polarity |((uint32_t)TIM_Break2Filter << 20);
 5093              		.loc 1 2771 0
 5094 18c6 FB68     		ldr	r3, [r7, #12]
 5095 18c8 5A6C     		ldr	r2, [r3, #68]
 5096 18ca FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5097 18cc 4FEA0351 		lsl	r1, r3, #20
 5098 18d0 BB68     		ldr	r3, [r7, #8]
 5099 18d2 0B43     		orrs	r3, r3, r1
 5100 18d4 1A43     		orrs	r2, r2, r3
 5101 18d6 FB68     		ldr	r3, [r7, #12]
 5102 18d8 5A64     		str	r2, [r3, #68]
2772:../src/stm32f30x_tim.c **** }
 5103              		.loc 1 2772 0
 5104 18da 07F11407 		add	r7, r7, #20
 5105 18de BD46     		mov	sp, r7
 5106 18e0 80BC     		pop	{r7}
 5107 18e2 7047     		bx	lr
 5108              		.cfi_endproc
 5109              	.LFE191:
 5111              		.align	2
 5112              		.global	TIM_Break1Cmd
 5113              		.thumb
 5114              		.thumb_func
 5116              	TIM_Break1Cmd:
 5117              	.LFB192:
2773:../src/stm32f30x_tim.c **** 
2774:../src/stm32f30x_tim.c **** /**
2775:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIM Break1 input.
2776:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 8, 1, 16 or 17 to select the TIMx peripheral.
2777:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the TIM Break1 input.
2778:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2779:../src/stm32f30x_tim.c ****   * @retval None
2780:../src/stm32f30x_tim.c ****   */
2781:../src/stm32f30x_tim.c **** void TIM_Break1Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
2782:../src/stm32f30x_tim.c **** {
 5118              		.loc 1 2782 0
 5119              		.cfi_startproc
 5120              		@ args = 0, pretend = 0, frame = 8
 5121              		@ frame_needed = 1, uses_anonymous_args = 0
 5122              		@ link register save eliminated.
 5123 18e4 80B4     		push	{r7}
 5124              	.LCFI243:
 5125              		.cfi_def_cfa_offset 4
 5126              		.cfi_offset 7, -4
 5127 18e6 83B0     		sub	sp, sp, #12
 5128              	.LCFI244:
 5129              		.cfi_def_cfa_offset 16
 5130 18e8 00AF     		add	r7, sp, #0
 5131              	.LCFI245:
 5132              		.cfi_def_cfa_register 7
 5133 18ea 7860     		str	r0, [r7, #4]
 5134 18ec 0B46     		mov	r3, r1
 5135 18ee FB70     		strb	r3, [r7, #3]
2783:../src/stm32f30x_tim.c ****   /* Check the parameters */
2784:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2785:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2786:../src/stm32f30x_tim.c **** 
2787:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 5136              		.loc 1 2787 0
 5137 18f0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5138 18f2 002B     		cmp	r3, #0
 5139 18f4 06D0     		beq	.L145
2788:../src/stm32f30x_tim.c ****   {
2789:../src/stm32f30x_tim.c ****     /* Enable the Break1 */
2790:../src/stm32f30x_tim.c ****     TIMx->BDTR |= TIM_BDTR_BKE;
 5140              		.loc 1 2790 0
 5141 18f6 7B68     		ldr	r3, [r7, #4]
 5142 18f8 5B6C     		ldr	r3, [r3, #68]
 5143 18fa 43F48052 		orr	r2, r3, #4096
 5144 18fe 7B68     		ldr	r3, [r7, #4]
 5145 1900 5A64     		str	r2, [r3, #68]
 5146 1902 05E0     		b	.L144
 5147              	.L145:
2791:../src/stm32f30x_tim.c ****   }
2792:../src/stm32f30x_tim.c ****   else
2793:../src/stm32f30x_tim.c ****   {
2794:../src/stm32f30x_tim.c ****     /* Disable the Break1 */
2795:../src/stm32f30x_tim.c ****     TIMx->BDTR &= (uint32_t)~TIM_BDTR_BKE;
 5148              		.loc 1 2795 0
 5149 1904 7B68     		ldr	r3, [r7, #4]
 5150 1906 5B6C     		ldr	r3, [r3, #68]
 5151 1908 23F48052 		bic	r2, r3, #4096
 5152 190c 7B68     		ldr	r3, [r7, #4]
 5153 190e 5A64     		str	r2, [r3, #68]
 5154              	.L144:
2796:../src/stm32f30x_tim.c ****   } 
2797:../src/stm32f30x_tim.c **** }
 5155              		.loc 1 2797 0
 5156 1910 07F10C07 		add	r7, r7, #12
 5157 1914 BD46     		mov	sp, r7
 5158 1916 80BC     		pop	{r7}
 5159 1918 7047     		bx	lr
 5160              		.cfi_endproc
 5161              	.LFE192:
 5163 191a 00BF     		.align	2
 5164              		.global	TIM_Break2Cmd
 5165              		.thumb
 5166              		.thumb_func
 5168              	TIM_Break2Cmd:
 5169              	.LFB193:
2798:../src/stm32f30x_tim.c **** 
2799:../src/stm32f30x_tim.c **** /**
2800:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIM Break2 input.
2801:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.
2802:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the TIM Break2 input.
2803:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2804:../src/stm32f30x_tim.c ****   * @retval None
2805:../src/stm32f30x_tim.c ****   */
2806:../src/stm32f30x_tim.c **** void TIM_Break2Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
2807:../src/stm32f30x_tim.c **** {
 5170              		.loc 1 2807 0
 5171              		.cfi_startproc
 5172              		@ args = 0, pretend = 0, frame = 8
 5173              		@ frame_needed = 1, uses_anonymous_args = 0
 5174              		@ link register save eliminated.
 5175 191c 80B4     		push	{r7}
 5176              	.LCFI246:
 5177              		.cfi_def_cfa_offset 4
 5178              		.cfi_offset 7, -4
 5179 191e 83B0     		sub	sp, sp, #12
 5180              	.LCFI247:
 5181              		.cfi_def_cfa_offset 16
 5182 1920 00AF     		add	r7, sp, #0
 5183              	.LCFI248:
 5184              		.cfi_def_cfa_register 7
 5185 1922 7860     		str	r0, [r7, #4]
 5186 1924 0B46     		mov	r3, r1
 5187 1926 FB70     		strb	r3, [r7, #3]
2808:../src/stm32f30x_tim.c ****   /* Check the parameters */
2809:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2810:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2811:../src/stm32f30x_tim.c **** 
2812:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 5188              		.loc 1 2812 0
 5189 1928 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5190 192a 002B     		cmp	r3, #0
 5191 192c 06D0     		beq	.L148
2813:../src/stm32f30x_tim.c ****   {
2814:../src/stm32f30x_tim.c ****     /* Enable the Break1 */
2815:../src/stm32f30x_tim.c ****     TIMx->BDTR |= TIM_BDTR_BK2E;
 5192              		.loc 1 2815 0
 5193 192e 7B68     		ldr	r3, [r7, #4]
 5194 1930 5B6C     		ldr	r3, [r3, #68]
 5195 1932 43F08072 		orr	r2, r3, #16777216
 5196 1936 7B68     		ldr	r3, [r7, #4]
 5197 1938 5A64     		str	r2, [r3, #68]
 5198 193a 05E0     		b	.L147
 5199              	.L148:
2816:../src/stm32f30x_tim.c ****   }
2817:../src/stm32f30x_tim.c ****   else
2818:../src/stm32f30x_tim.c ****   {
2819:../src/stm32f30x_tim.c ****     /* Disable the Break1 */
2820:../src/stm32f30x_tim.c ****     TIMx->BDTR &= (uint32_t)~TIM_BDTR_BK2E;
 5200              		.loc 1 2820 0
 5201 193c 7B68     		ldr	r3, [r7, #4]
 5202 193e 5B6C     		ldr	r3, [r3, #68]
 5203 1940 23F08072 		bic	r2, r3, #16777216
 5204 1944 7B68     		ldr	r3, [r7, #4]
 5205 1946 5A64     		str	r2, [r3, #68]
 5206              	.L147:
2821:../src/stm32f30x_tim.c ****   }
2822:../src/stm32f30x_tim.c **** }
 5207              		.loc 1 2822 0
 5208 1948 07F10C07 		add	r7, r7, #12
 5209 194c BD46     		mov	sp, r7
 5210 194e 80BC     		pop	{r7}
 5211 1950 7047     		bx	lr
 5212              		.cfi_endproc
 5213              	.LFE193:
 5215 1952 00BF     		.align	2
 5216              		.global	TIM_BDTRStructInit
 5217              		.thumb
 5218              		.thumb_func
 5220              	TIM_BDTRStructInit:
 5221              	.LFB194:
2823:../src/stm32f30x_tim.c **** 
2824:../src/stm32f30x_tim.c **** /**
2825:../src/stm32f30x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
2826:../src/stm32f30x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
2827:../src/stm32f30x_tim.c ****   *         will be initialized.
2828:../src/stm32f30x_tim.c ****   * @retval None
2829:../src/stm32f30x_tim.c ****   */
2830:../src/stm32f30x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
2831:../src/stm32f30x_tim.c **** {
 5222              		.loc 1 2831 0
 5223              		.cfi_startproc
 5224              		@ args = 0, pretend = 0, frame = 8
 5225              		@ frame_needed = 1, uses_anonymous_args = 0
 5226              		@ link register save eliminated.
 5227 1954 80B4     		push	{r7}
 5228              	.LCFI249:
 5229              		.cfi_def_cfa_offset 4
 5230              		.cfi_offset 7, -4
 5231 1956 83B0     		sub	sp, sp, #12
 5232              	.LCFI250:
 5233              		.cfi_def_cfa_offset 16
 5234 1958 00AF     		add	r7, sp, #0
 5235              	.LCFI251:
 5236              		.cfi_def_cfa_register 7
 5237 195a 7860     		str	r0, [r7, #4]
2832:../src/stm32f30x_tim.c ****   /* Set the default configuration */
2833:../src/stm32f30x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 5238              		.loc 1 2833 0
 5239 195c 7B68     		ldr	r3, [r7, #4]
 5240 195e 4FF00002 		mov	r2, #0
 5241 1962 1A80     		strh	r2, [r3, #0]	@ movhi
2834:../src/stm32f30x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 5242              		.loc 1 2834 0
 5243 1964 7B68     		ldr	r3, [r7, #4]
 5244 1966 4FF00002 		mov	r2, #0
 5245 196a 5A80     		strh	r2, [r3, #2]	@ movhi
2835:../src/stm32f30x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 5246              		.loc 1 2835 0
 5247 196c 7B68     		ldr	r3, [r7, #4]
 5248 196e 4FF00002 		mov	r2, #0
 5249 1972 9A80     		strh	r2, [r3, #4]	@ movhi
2836:../src/stm32f30x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 5250              		.loc 1 2836 0
 5251 1974 7B68     		ldr	r3, [r7, #4]
 5252 1976 4FF00002 		mov	r2, #0
 5253 197a DA80     		strh	r2, [r3, #6]	@ movhi
2837:../src/stm32f30x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 5254              		.loc 1 2837 0
 5255 197c 7B68     		ldr	r3, [r7, #4]
 5256 197e 4FF00002 		mov	r2, #0
 5257 1982 1A81     		strh	r2, [r3, #8]	@ movhi
2838:../src/stm32f30x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 5258              		.loc 1 2838 0
 5259 1984 7B68     		ldr	r3, [r7, #4]
 5260 1986 4FF00002 		mov	r2, #0
 5261 198a 5A81     		strh	r2, [r3, #10]	@ movhi
2839:../src/stm32f30x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 5262              		.loc 1 2839 0
 5263 198c 7B68     		ldr	r3, [r7, #4]
 5264 198e 4FF00002 		mov	r2, #0
 5265 1992 9A81     		strh	r2, [r3, #12]	@ movhi
2840:../src/stm32f30x_tim.c **** }
 5266              		.loc 1 2840 0
 5267 1994 07F10C07 		add	r7, r7, #12
 5268 1998 BD46     		mov	sp, r7
 5269 199a 80BC     		pop	{r7}
 5270 199c 7047     		bx	lr
 5271              		.cfi_endproc
 5272              	.LFE194:
 5274 199e 00BF     		.align	2
 5275              		.global	TIM_CtrlPWMOutputs
 5276              		.thumb
 5277              		.thumb_func
 5279              	TIM_CtrlPWMOutputs:
 5280              	.LFB195:
2841:../src/stm32f30x_tim.c **** 
2842:../src/stm32f30x_tim.c **** /**
2843:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
2844:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral.
2845:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
2846:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2847:../src/stm32f30x_tim.c ****   * @retval None
2848:../src/stm32f30x_tim.c ****   */
2849:../src/stm32f30x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
2850:../src/stm32f30x_tim.c **** {
 5281              		.loc 1 2850 0
 5282              		.cfi_startproc
 5283              		@ args = 0, pretend = 0, frame = 8
 5284              		@ frame_needed = 1, uses_anonymous_args = 0
 5285              		@ link register save eliminated.
 5286 19a0 80B4     		push	{r7}
 5287              	.LCFI252:
 5288              		.cfi_def_cfa_offset 4
 5289              		.cfi_offset 7, -4
 5290 19a2 83B0     		sub	sp, sp, #12
 5291              	.LCFI253:
 5292              		.cfi_def_cfa_offset 16
 5293 19a4 00AF     		add	r7, sp, #0
 5294              	.LCFI254:
 5295              		.cfi_def_cfa_register 7
 5296 19a6 7860     		str	r0, [r7, #4]
 5297 19a8 0B46     		mov	r3, r1
 5298 19aa FB70     		strb	r3, [r7, #3]
2851:../src/stm32f30x_tim.c ****   /* Check the parameters */
2852:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2853:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2854:../src/stm32f30x_tim.c **** 
2855:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 5299              		.loc 1 2855 0
 5300 19ac FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5301 19ae 002B     		cmp	r3, #0
 5302 19b0 06D0     		beq	.L152
2856:../src/stm32f30x_tim.c ****   {
2857:../src/stm32f30x_tim.c ****     /* Enable the TIM Main Output */
2858:../src/stm32f30x_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 5303              		.loc 1 2858 0
 5304 19b2 7B68     		ldr	r3, [r7, #4]
 5305 19b4 5B6C     		ldr	r3, [r3, #68]
 5306 19b6 43F40042 		orr	r2, r3, #32768
 5307 19ba 7B68     		ldr	r3, [r7, #4]
 5308 19bc 5A64     		str	r2, [r3, #68]
 5309 19be 07E0     		b	.L151
 5310              	.L152:
2859:../src/stm32f30x_tim.c ****   }
2860:../src/stm32f30x_tim.c ****   else
2861:../src/stm32f30x_tim.c ****   {
2862:../src/stm32f30x_tim.c ****     /* Disable the TIM Main Output */
2863:../src/stm32f30x_tim.c ****     TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 5311              		.loc 1 2863 0
 5312 19c0 7B68     		ldr	r3, [r7, #4]
 5313 19c2 5B6C     		ldr	r3, [r3, #68]
 5314 19c4 4FEA4343 		lsl	r3, r3, #17
 5315 19c8 4FEA5343 		lsr	r3, r3, #17
 5316 19cc 7A68     		ldr	r2, [r7, #4]
 5317 19ce 5364     		str	r3, [r2, #68]
 5318              	.L151:
2864:../src/stm32f30x_tim.c ****   }  
2865:../src/stm32f30x_tim.c **** }
 5319              		.loc 1 2865 0
 5320 19d0 07F10C07 		add	r7, r7, #12
 5321 19d4 BD46     		mov	sp, r7
 5322 19d6 80BC     		pop	{r7}
 5323 19d8 7047     		bx	lr
 5324              		.cfi_endproc
 5325              	.LFE195:
 5327 19da 00BF     		.align	2
 5328              		.global	TIM_SelectCOM
 5329              		.thumb
 5330              		.thumb_func
 5332              	TIM_SelectCOM:
 5333              	.LFB196:
2866:../src/stm32f30x_tim.c **** 
2867:../src/stm32f30x_tim.c **** /**
2868:../src/stm32f30x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
2869:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIMx peripheral
2870:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the Commutation event.
2871:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2872:../src/stm32f30x_tim.c ****   * @retval None
2873:../src/stm32f30x_tim.c ****   */
2874:../src/stm32f30x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
2875:../src/stm32f30x_tim.c **** {
 5334              		.loc 1 2875 0
 5335              		.cfi_startproc
 5336              		@ args = 0, pretend = 0, frame = 8
 5337              		@ frame_needed = 1, uses_anonymous_args = 0
 5338              		@ link register save eliminated.
 5339 19dc 80B4     		push	{r7}
 5340              	.LCFI255:
 5341              		.cfi_def_cfa_offset 4
 5342              		.cfi_offset 7, -4
 5343 19de 83B0     		sub	sp, sp, #12
 5344              	.LCFI256:
 5345              		.cfi_def_cfa_offset 16
 5346 19e0 00AF     		add	r7, sp, #0
 5347              	.LCFI257:
 5348              		.cfi_def_cfa_register 7
 5349 19e2 7860     		str	r0, [r7, #4]
 5350 19e4 0B46     		mov	r3, r1
 5351 19e6 FB70     		strb	r3, [r7, #3]
2876:../src/stm32f30x_tim.c ****   /* Check the parameters */
2877:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2878:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2879:../src/stm32f30x_tim.c **** 
2880:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 5352              		.loc 1 2880 0
 5353 19e8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5354 19ea 002B     		cmp	r3, #0
 5355 19ec 06D0     		beq	.L155
2881:../src/stm32f30x_tim.c ****   {
2882:../src/stm32f30x_tim.c ****     /* Set the COM Bit */
2883:../src/stm32f30x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
 5356              		.loc 1 2883 0
 5357 19ee 7B68     		ldr	r3, [r7, #4]
 5358 19f0 5B68     		ldr	r3, [r3, #4]
 5359 19f2 43F00402 		orr	r2, r3, #4
 5360 19f6 7B68     		ldr	r3, [r7, #4]
 5361 19f8 5A60     		str	r2, [r3, #4]
 5362 19fa 06E0     		b	.L154
 5363              	.L155:
2884:../src/stm32f30x_tim.c ****   }
2885:../src/stm32f30x_tim.c ****   else
2886:../src/stm32f30x_tim.c ****   {
2887:../src/stm32f30x_tim.c ****     /* Reset the COM Bit */
2888:../src/stm32f30x_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 5364              		.loc 1 2888 0
 5365 19fc 7B68     		ldr	r3, [r7, #4]
 5366 19fe 5A68     		ldr	r2, [r3, #4]
 5367 1a00 4FF6FB73 		movw	r3, #65531
 5368 1a04 1340     		ands	r3, r3, r2
 5369 1a06 7A68     		ldr	r2, [r7, #4]
 5370 1a08 5360     		str	r3, [r2, #4]
 5371              	.L154:
2889:../src/stm32f30x_tim.c ****   }
2890:../src/stm32f30x_tim.c **** }
 5372              		.loc 1 2890 0
 5373 1a0a 07F10C07 		add	r7, r7, #12
 5374 1a0e BD46     		mov	sp, r7
 5375 1a10 80BC     		pop	{r7}
 5376 1a12 7047     		bx	lr
 5377              		.cfi_endproc
 5378              	.LFE196:
 5380              		.align	2
 5381              		.global	TIM_CCPreloadControl
 5382              		.thumb
 5383              		.thumb_func
 5385              	TIM_CCPreloadControl:
 5386              	.LFB197:
2891:../src/stm32f30x_tim.c **** 
2892:../src/stm32f30x_tim.c **** /**
2893:../src/stm32f30x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
2894:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2895:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
2896:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2897:../src/stm32f30x_tim.c ****   * @retval None
2898:../src/stm32f30x_tim.c ****   */
2899:../src/stm32f30x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
2900:../src/stm32f30x_tim.c **** { 
 5387              		.loc 1 2900 0
 5388              		.cfi_startproc
 5389              		@ args = 0, pretend = 0, frame = 8
 5390              		@ frame_needed = 1, uses_anonymous_args = 0
 5391              		@ link register save eliminated.
 5392 1a14 80B4     		push	{r7}
 5393              	.LCFI258:
 5394              		.cfi_def_cfa_offset 4
 5395              		.cfi_offset 7, -4
 5396 1a16 83B0     		sub	sp, sp, #12
 5397              	.LCFI259:
 5398              		.cfi_def_cfa_offset 16
 5399 1a18 00AF     		add	r7, sp, #0
 5400              	.LCFI260:
 5401              		.cfi_def_cfa_register 7
 5402 1a1a 7860     		str	r0, [r7, #4]
 5403 1a1c 0B46     		mov	r3, r1
 5404 1a1e FB70     		strb	r3, [r7, #3]
2901:../src/stm32f30x_tim.c ****   /* Check the parameters */
2902:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2903:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2904:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 5405              		.loc 1 2904 0
 5406 1a20 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5407 1a22 002B     		cmp	r3, #0
 5408 1a24 06D0     		beq	.L158
2905:../src/stm32f30x_tim.c ****   {
2906:../src/stm32f30x_tim.c ****     /* Set the CCPC Bit */
2907:../src/stm32f30x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
 5409              		.loc 1 2907 0
 5410 1a26 7B68     		ldr	r3, [r7, #4]
 5411 1a28 5B68     		ldr	r3, [r3, #4]
 5412 1a2a 43F00102 		orr	r2, r3, #1
 5413 1a2e 7B68     		ldr	r3, [r7, #4]
 5414 1a30 5A60     		str	r2, [r3, #4]
 5415 1a32 06E0     		b	.L157
 5416              	.L158:
2908:../src/stm32f30x_tim.c ****   }
2909:../src/stm32f30x_tim.c ****   else
2910:../src/stm32f30x_tim.c ****   {
2911:../src/stm32f30x_tim.c ****     /* Reset the CCPC Bit */
2912:../src/stm32f30x_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 5417              		.loc 1 2912 0
 5418 1a34 7B68     		ldr	r3, [r7, #4]
 5419 1a36 5A68     		ldr	r2, [r3, #4]
 5420 1a38 4FF6FE73 		movw	r3, #65534
 5421 1a3c 1340     		ands	r3, r3, r2
 5422 1a3e 7A68     		ldr	r2, [r7, #4]
 5423 1a40 5360     		str	r3, [r2, #4]
 5424              	.L157:
2913:../src/stm32f30x_tim.c ****   }
2914:../src/stm32f30x_tim.c **** }
 5425              		.loc 1 2914 0
 5426 1a42 07F10C07 		add	r7, r7, #12
 5427 1a46 BD46     		mov	sp, r7
 5428 1a48 80BC     		pop	{r7}
 5429 1a4a 7047     		bx	lr
 5430              		.cfi_endproc
 5431              	.LFE197:
 5433              		.align	2
 5434              		.global	TIM_ITConfig
 5435              		.thumb
 5436              		.thumb_func
 5438              	TIM_ITConfig:
 5439              	.LFB198:
2915:../src/stm32f30x_tim.c **** /**
2916:../src/stm32f30x_tim.c ****   * @}
2917:../src/stm32f30x_tim.c ****   */
2918:../src/stm32f30x_tim.c **** 
2919:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group5 Interrupts DMA and flags management functions
2920:../src/stm32f30x_tim.c ****  *  @brief    Interrupts, DMA and flags management functions 
2921:../src/stm32f30x_tim.c ****  *
2922:../src/stm32f30x_tim.c **** @verbatim   
2923:../src/stm32f30x_tim.c ****  ===============================================================================
2924:../src/stm32f30x_tim.c ****          ##### Interrupts, DMA and flags management functions #####
2925:../src/stm32f30x_tim.c ****  ===============================================================================  
2926:../src/stm32f30x_tim.c **** 
2927:../src/stm32f30x_tim.c **** @endverbatim
2928:../src/stm32f30x_tim.c ****   * @{
2929:../src/stm32f30x_tim.c ****   */
2930:../src/stm32f30x_tim.c **** 
2931:../src/stm32f30x_tim.c **** /**
2932:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
2933:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6, 7, 8, 15, 16 or 17 to select the TIMx peripheral.
2934:../src/stm32f30x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
2935:../src/stm32f30x_tim.c ****   *          This parameter can be any combination of the following values:
2936:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2937:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2938:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2939:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2940:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2941:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2942:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2943:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2944:../src/stm32f30x_tim.c ****   *  
2945:../src/stm32f30x_tim.c ****   * @note   For TIM6 and TIM7 only the parameter TIM_IT_Update can be used
2946:../src/stm32f30x_tim.c ****   * @note   For TIM9 and TIM12 only one of the following parameters can be used: TIM_IT_Update,
2947:../src/stm32f30x_tim.c ****   *          TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2948:../src/stm32f30x_tim.c ****   * @note   For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can
2949:../src/stm32f30x_tim.c ****   *          be used: TIM_IT_Update or TIM_IT_CC1   
2950:../src/stm32f30x_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break can be used only with TIM1 and TIM8 
2951:../src/stm32f30x_tim.c ****   *        
2952:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
2953:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2954:../src/stm32f30x_tim.c ****   * @retval None
2955:../src/stm32f30x_tim.c ****   */
2956:../src/stm32f30x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
2957:../src/stm32f30x_tim.c **** {  
 5440              		.loc 1 2957 0
 5441              		.cfi_startproc
 5442              		@ args = 0, pretend = 0, frame = 8
 5443              		@ frame_needed = 1, uses_anonymous_args = 0
 5444              		@ link register save eliminated.
 5445 1a4c 80B4     		push	{r7}
 5446              	.LCFI261:
 5447              		.cfi_def_cfa_offset 4
 5448              		.cfi_offset 7, -4
 5449 1a4e 83B0     		sub	sp, sp, #12
 5450              	.LCFI262:
 5451              		.cfi_def_cfa_offset 16
 5452 1a50 00AF     		add	r7, sp, #0
 5453              	.LCFI263:
 5454              		.cfi_def_cfa_register 7
 5455 1a52 7860     		str	r0, [r7, #4]
 5456 1a54 1346     		mov	r3, r2
 5457 1a56 0A46     		mov	r2, r1	@ movhi
 5458 1a58 7A80     		strh	r2, [r7, #2]	@ movhi
 5459 1a5a 7B70     		strb	r3, [r7, #1]
2958:../src/stm32f30x_tim.c ****   /* Check the parameters */
2959:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2960:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2961:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2962:../src/stm32f30x_tim.c ****   
2963:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 5460              		.loc 1 2963 0
 5461 1a5c 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 5462 1a5e 002B     		cmp	r3, #0
 5463 1a60 06D0     		beq	.L161
2964:../src/stm32f30x_tim.c ****   {
2965:../src/stm32f30x_tim.c ****     /* Enable the Interrupt sources */
2966:../src/stm32f30x_tim.c ****     TIMx->DIER |= TIM_IT;
 5464              		.loc 1 2966 0
 5465 1a62 7B68     		ldr	r3, [r7, #4]
 5466 1a64 DA68     		ldr	r2, [r3, #12]
 5467 1a66 7B88     		ldrh	r3, [r7, #2]
 5468 1a68 1A43     		orrs	r2, r2, r3
 5469 1a6a 7B68     		ldr	r3, [r7, #4]
 5470 1a6c DA60     		str	r2, [r3, #12]
 5471 1a6e 08E0     		b	.L160
 5472              	.L161:
2967:../src/stm32f30x_tim.c ****   }
2968:../src/stm32f30x_tim.c ****   else
2969:../src/stm32f30x_tim.c ****   {
2970:../src/stm32f30x_tim.c ****     /* Disable the Interrupt sources */
2971:../src/stm32f30x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 5473              		.loc 1 2971 0
 5474 1a70 7B68     		ldr	r3, [r7, #4]
 5475 1a72 DA68     		ldr	r2, [r3, #12]
 5476 1a74 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5477 1a76 6FEA0303 		mvn	r3, r3
 5478 1a7a 9BB2     		uxth	r3, r3
 5479 1a7c 1A40     		ands	r2, r2, r3
 5480 1a7e 7B68     		ldr	r3, [r7, #4]
 5481 1a80 DA60     		str	r2, [r3, #12]
 5482              	.L160:
2972:../src/stm32f30x_tim.c ****   }
2973:../src/stm32f30x_tim.c **** }
 5483              		.loc 1 2973 0
 5484 1a82 07F10C07 		add	r7, r7, #12
 5485 1a86 BD46     		mov	sp, r7
 5486 1a88 80BC     		pop	{r7}
 5487 1a8a 7047     		bx	lr
 5488              		.cfi_endproc
 5489              	.LFE198:
 5491              		.align	2
 5492              		.global	TIM_GenerateEvent
 5493              		.thumb
 5494              		.thumb_func
 5496              	TIM_GenerateEvent:
 5497              	.LFB199:
2974:../src/stm32f30x_tim.c **** 
2975:../src/stm32f30x_tim.c **** /**
2976:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
2977:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6, 7, 8, 15, 16 or 17 to select the TIM peripheral.
2978:../src/stm32f30x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
2979:../src/stm32f30x_tim.c ****   *          This parameter can be one or more of the following values:	   
2980:../src/stm32f30x_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
2981:../src/stm32f30x_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
2982:../src/stm32f30x_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
2983:../src/stm32f30x_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
2984:../src/stm32f30x_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
2985:../src/stm32f30x_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
2986:../src/stm32f30x_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
2987:../src/stm32f30x_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
2988:../src/stm32f30x_tim.c ****   * 
2989:../src/stm32f30x_tim.c ****   * @note   TIM6 and TIM7 can only generate an update event. 
2990:../src/stm32f30x_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
2991:../src/stm32f30x_tim.c ****   *        
2992:../src/stm32f30x_tim.c ****   * @retval None
2993:../src/stm32f30x_tim.c ****   */
2994:../src/stm32f30x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
2995:../src/stm32f30x_tim.c **** { 
 5498              		.loc 1 2995 0
 5499              		.cfi_startproc
 5500              		@ args = 0, pretend = 0, frame = 8
 5501              		@ frame_needed = 1, uses_anonymous_args = 0
 5502              		@ link register save eliminated.
 5503 1a8c 80B4     		push	{r7}
 5504              	.LCFI264:
 5505              		.cfi_def_cfa_offset 4
 5506              		.cfi_offset 7, -4
 5507 1a8e 83B0     		sub	sp, sp, #12
 5508              	.LCFI265:
 5509              		.cfi_def_cfa_offset 16
 5510 1a90 00AF     		add	r7, sp, #0
 5511              	.LCFI266:
 5512              		.cfi_def_cfa_register 7
 5513 1a92 7860     		str	r0, [r7, #4]
 5514 1a94 0B46     		mov	r3, r1
 5515 1a96 7B80     		strh	r3, [r7, #2]	@ movhi
2996:../src/stm32f30x_tim.c ****   /* Check the parameters */
2997:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2998:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
2999:../src/stm32f30x_tim.c ****  
3000:../src/stm32f30x_tim.c ****   /* Set the event sources */
3001:../src/stm32f30x_tim.c ****   TIMx->EGR = TIM_EventSource;
 5516              		.loc 1 3001 0
 5517 1a98 7A88     		ldrh	r2, [r7, #2]
 5518 1a9a 7B68     		ldr	r3, [r7, #4]
 5519 1a9c 5A61     		str	r2, [r3, #20]
3002:../src/stm32f30x_tim.c **** }
 5520              		.loc 1 3002 0
 5521 1a9e 07F10C07 		add	r7, r7, #12
 5522 1aa2 BD46     		mov	sp, r7
 5523 1aa4 80BC     		pop	{r7}
 5524 1aa6 7047     		bx	lr
 5525              		.cfi_endproc
 5526              	.LFE199:
 5528              		.align	2
 5529              		.global	TIM_GetFlagStatus
 5530              		.thumb
 5531              		.thumb_func
 5533              	TIM_GetFlagStatus:
 5534              	.LFB200:
3003:../src/stm32f30x_tim.c **** 
3004:../src/stm32f30x_tim.c **** /**
3005:../src/stm32f30x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
3006:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6, 7, 8, 15, 16 or 17 to select the TIM peripheral.
3007:../src/stm32f30x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
3008:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3009:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
3010:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
3011:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
3012:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
3013:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
3014:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC5: TIM Capture Compare 5 Flag
3015:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC6: TIM Capture Compare 6 Flag  
3016:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
3017:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
3018:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
3019:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
3020:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
3021:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
3022:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
3023:../src/stm32f30x_tim.c ****   *
3024:../src/stm32f30x_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
3025:../src/stm32f30x_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
3026:../src/stm32f30x_tim.c ****   *
3027:../src/stm32f30x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
3028:../src/stm32f30x_tim.c ****   */
3029:../src/stm32f30x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint32_t TIM_FLAG)
3030:../src/stm32f30x_tim.c **** { 
 5535              		.loc 1 3030 0
 5536              		.cfi_startproc
 5537              		@ args = 0, pretend = 0, frame = 16
 5538              		@ frame_needed = 1, uses_anonymous_args = 0
 5539              		@ link register save eliminated.
 5540 1aa8 80B4     		push	{r7}
 5541              	.LCFI267:
 5542              		.cfi_def_cfa_offset 4
 5543              		.cfi_offset 7, -4
 5544 1aaa 85B0     		sub	sp, sp, #20
 5545              	.LCFI268:
 5546              		.cfi_def_cfa_offset 24
 5547 1aac 00AF     		add	r7, sp, #0
 5548              	.LCFI269:
 5549              		.cfi_def_cfa_register 7
 5550 1aae 7860     		str	r0, [r7, #4]
 5551 1ab0 3960     		str	r1, [r7, #0]
3031:../src/stm32f30x_tim.c ****   ITStatus bitstatus = RESET;  
 5552              		.loc 1 3031 0
 5553 1ab2 4FF00003 		mov	r3, #0
 5554 1ab6 FB73     		strb	r3, [r7, #15]
3032:../src/stm32f30x_tim.c ****   /* Check the parameters */
3033:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
3034:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
3035:../src/stm32f30x_tim.c **** 
3036:../src/stm32f30x_tim.c ****   
3037:../src/stm32f30x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != RESET)
 5555              		.loc 1 3037 0
 5556 1ab8 7B68     		ldr	r3, [r7, #4]
 5557 1aba 1A69     		ldr	r2, [r3, #16]
 5558 1abc 3B68     		ldr	r3, [r7, #0]
 5559 1abe 1340     		ands	r3, r3, r2
 5560 1ac0 002B     		cmp	r3, #0
 5561 1ac2 03D0     		beq	.L165
3038:../src/stm32f30x_tim.c ****   {
3039:../src/stm32f30x_tim.c ****     bitstatus = SET;
 5562              		.loc 1 3039 0
 5563 1ac4 4FF00103 		mov	r3, #1
 5564 1ac8 FB73     		strb	r3, [r7, #15]
 5565 1aca 02E0     		b	.L166
 5566              	.L165:
3040:../src/stm32f30x_tim.c ****   }
3041:../src/stm32f30x_tim.c ****   else
3042:../src/stm32f30x_tim.c ****   {
3043:../src/stm32f30x_tim.c ****     bitstatus = RESET;
 5567              		.loc 1 3043 0
 5568 1acc 4FF00003 		mov	r3, #0
 5569 1ad0 FB73     		strb	r3, [r7, #15]
 5570              	.L166:
3044:../src/stm32f30x_tim.c ****   }
3045:../src/stm32f30x_tim.c ****   return bitstatus;
 5571              		.loc 1 3045 0
 5572 1ad2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
3046:../src/stm32f30x_tim.c **** }
 5573              		.loc 1 3046 0
 5574 1ad4 1846     		mov	r0, r3
 5575 1ad6 07F11407 		add	r7, r7, #20
 5576 1ada BD46     		mov	sp, r7
 5577 1adc 80BC     		pop	{r7}
 5578 1ade 7047     		bx	lr
 5579              		.cfi_endproc
 5580              	.LFE200:
 5582              		.align	2
 5583              		.global	TIM_ClearFlag
 5584              		.thumb
 5585              		.thumb_func
 5587              	TIM_ClearFlag:
 5588              	.LFB201:
3047:../src/stm32f30x_tim.c **** 
3048:../src/stm32f30x_tim.c **** /**
3049:../src/stm32f30x_tim.c ****   * @brief  Clears the TIMx's pending flags.
3050:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6, 7, 8, 15, 16 or 17 to select the TIM peripheral.
3051:../src/stm32f30x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
3052:../src/stm32f30x_tim.c ****   *          This parameter can be any combination of the following values:
3053:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
3054:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
3055:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
3056:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
3057:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
3058:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC5: TIM Capture Compare 5 Flag
3059:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC6: TIM Capture Compare 6 Flag               
3060:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
3061:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
3062:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
3063:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
3064:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
3065:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
3066:../src/stm32f30x_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
3067:../src/stm32f30x_tim.c ****   *
3068:../src/stm32f30x_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
3069:../src/stm32f30x_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
3070:../src/stm32f30x_tim.c ****   *    
3071:../src/stm32f30x_tim.c ****   * @retval None
3072:../src/stm32f30x_tim.c ****   */
3073:../src/stm32f30x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
3074:../src/stm32f30x_tim.c **** {  
 5589              		.loc 1 3074 0
 5590              		.cfi_startproc
 5591              		@ args = 0, pretend = 0, frame = 8
 5592              		@ frame_needed = 1, uses_anonymous_args = 0
 5593              		@ link register save eliminated.
 5594 1ae0 80B4     		push	{r7}
 5595              	.LCFI270:
 5596              		.cfi_def_cfa_offset 4
 5597              		.cfi_offset 7, -4
 5598 1ae2 83B0     		sub	sp, sp, #12
 5599              	.LCFI271:
 5600              		.cfi_def_cfa_offset 16
 5601 1ae4 00AF     		add	r7, sp, #0
 5602              	.LCFI272:
 5603              		.cfi_def_cfa_register 7
 5604 1ae6 7860     		str	r0, [r7, #4]
 5605 1ae8 0B46     		mov	r3, r1
 5606 1aea 7B80     		strh	r3, [r7, #2]	@ movhi
3075:../src/stm32f30x_tim.c ****   /* Check the parameters */
3076:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
3077:../src/stm32f30x_tim.c ****    
3078:../src/stm32f30x_tim.c ****   /* Clear the flags */
3079:../src/stm32f30x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
 5607              		.loc 1 3079 0
 5608 1aec 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5609 1aee 6FEA0303 		mvn	r3, r3
 5610 1af2 9BB2     		uxth	r3, r3
 5611 1af4 1A46     		mov	r2, r3
 5612 1af6 7B68     		ldr	r3, [r7, #4]
 5613 1af8 1A61     		str	r2, [r3, #16]
3080:../src/stm32f30x_tim.c **** }
 5614              		.loc 1 3080 0
 5615 1afa 07F10C07 		add	r7, r7, #12
 5616 1afe BD46     		mov	sp, r7
 5617 1b00 80BC     		pop	{r7}
 5618 1b02 7047     		bx	lr
 5619              		.cfi_endproc
 5620              	.LFE201:
 5622              		.align	2
 5623              		.global	TIM_GetITStatus
 5624              		.thumb
 5625              		.thumb_func
 5627              	TIM_GetITStatus:
 5628              	.LFB202:
3081:../src/stm32f30x_tim.c **** 
3082:../src/stm32f30x_tim.c **** /**
3083:../src/stm32f30x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
3084:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6, 7, 8, 15, 16 or 17 to select the TIM peripheral.
3085:../src/stm32f30x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
3086:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3087:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
3088:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
3089:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
3090:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
3091:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
3092:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
3093:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
3094:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
3095:../src/stm32f30x_tim.c ****   *
3096:../src/stm32f30x_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
3097:../src/stm32f30x_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
3098:../src/stm32f30x_tim.c ****   *     
3099:../src/stm32f30x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
3100:../src/stm32f30x_tim.c ****   */
3101:../src/stm32f30x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
3102:../src/stm32f30x_tim.c **** {
 5629              		.loc 1 3102 0
 5630              		.cfi_startproc
 5631              		@ args = 0, pretend = 0, frame = 16
 5632              		@ frame_needed = 1, uses_anonymous_args = 0
 5633              		@ link register save eliminated.
 5634 1b04 80B4     		push	{r7}
 5635              	.LCFI273:
 5636              		.cfi_def_cfa_offset 4
 5637              		.cfi_offset 7, -4
 5638 1b06 85B0     		sub	sp, sp, #20
 5639              	.LCFI274:
 5640              		.cfi_def_cfa_offset 24
 5641 1b08 00AF     		add	r7, sp, #0
 5642              	.LCFI275:
 5643              		.cfi_def_cfa_register 7
 5644 1b0a 7860     		str	r0, [r7, #4]
 5645 1b0c 0B46     		mov	r3, r1
 5646 1b0e 7B80     		strh	r3, [r7, #2]	@ movhi
3103:../src/stm32f30x_tim.c ****   ITStatus bitstatus = RESET;  
 5647              		.loc 1 3103 0
 5648 1b10 4FF00003 		mov	r3, #0
 5649 1b14 FB73     		strb	r3, [r7, #15]
3104:../src/stm32f30x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 5650              		.loc 1 3104 0
 5651 1b16 4FF00003 		mov	r3, #0
 5652 1b1a BB81     		strh	r3, [r7, #12]	@ movhi
 5653 1b1c 4FF00003 		mov	r3, #0
 5654 1b20 7B81     		strh	r3, [r7, #10]	@ movhi
3105:../src/stm32f30x_tim.c ****   /* Check the parameters */
3106:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
3107:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
3108:../src/stm32f30x_tim.c ****    
3109:../src/stm32f30x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 5655              		.loc 1 3109 0
 5656 1b22 7B68     		ldr	r3, [r7, #4]
 5657 1b24 1B69     		ldr	r3, [r3, #16]
 5658 1b26 9AB2     		uxth	r2, r3
 5659 1b28 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5660 1b2a 1340     		ands	r3, r3, r2
 5661 1b2c BB81     		strh	r3, [r7, #12]	@ movhi
3110:../src/stm32f30x_tim.c ****   
3111:../src/stm32f30x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 5662              		.loc 1 3111 0
 5663 1b2e 7B68     		ldr	r3, [r7, #4]
 5664 1b30 DB68     		ldr	r3, [r3, #12]
 5665 1b32 9AB2     		uxth	r2, r3
 5666 1b34 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5667 1b36 1340     		ands	r3, r3, r2
 5668 1b38 7B81     		strh	r3, [r7, #10]	@ movhi
3112:../src/stm32f30x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 5669              		.loc 1 3112 0
 5670 1b3a BB89     		ldrh	r3, [r7, #12]
 5671 1b3c 002B     		cmp	r3, #0
 5672 1b3e 06D0     		beq	.L170
 5673              		.loc 1 3112 0 is_stmt 0 discriminator 1
 5674 1b40 7B89     		ldrh	r3, [r7, #10]
 5675 1b42 002B     		cmp	r3, #0
 5676 1b44 03D0     		beq	.L170
3113:../src/stm32f30x_tim.c ****   {
3114:../src/stm32f30x_tim.c ****     bitstatus = SET;
 5677              		.loc 1 3114 0 is_stmt 1
 5678 1b46 4FF00103 		mov	r3, #1
 5679 1b4a FB73     		strb	r3, [r7, #15]
 5680 1b4c 02E0     		b	.L171
 5681              	.L170:
3115:../src/stm32f30x_tim.c ****   }
3116:../src/stm32f30x_tim.c ****   else
3117:../src/stm32f30x_tim.c ****   {
3118:../src/stm32f30x_tim.c ****     bitstatus = RESET;
 5682              		.loc 1 3118 0
 5683 1b4e 4FF00003 		mov	r3, #0
 5684 1b52 FB73     		strb	r3, [r7, #15]
 5685              	.L171:
3119:../src/stm32f30x_tim.c ****   }
3120:../src/stm32f30x_tim.c ****   return bitstatus;
 5686              		.loc 1 3120 0
 5687 1b54 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
3121:../src/stm32f30x_tim.c **** }
 5688              		.loc 1 3121 0
 5689 1b56 1846     		mov	r0, r3
 5690 1b58 07F11407 		add	r7, r7, #20
 5691 1b5c BD46     		mov	sp, r7
 5692 1b5e 80BC     		pop	{r7}
 5693 1b60 7047     		bx	lr
 5694              		.cfi_endproc
 5695              	.LFE202:
 5697 1b62 00BF     		.align	2
 5698              		.global	TIM_ClearITPendingBit
 5699              		.thumb
 5700              		.thumb_func
 5702              	TIM_ClearITPendingBit:
 5703              	.LFB203:
3122:../src/stm32f30x_tim.c **** 
3123:../src/stm32f30x_tim.c **** /**
3124:../src/stm32f30x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
3125:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6, 7, 8, 15, 16 or 17 to select the TIM peripheral.
3126:../src/stm32f30x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
3127:../src/stm32f30x_tim.c ****   *          This parameter can be any combination of the following values:
3128:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Update: TIM1 update Interrupt source
3129:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
3130:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
3131:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
3132:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
3133:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
3134:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
3135:../src/stm32f30x_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
3136:../src/stm32f30x_tim.c ****   *
3137:../src/stm32f30x_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
3138:../src/stm32f30x_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
3139:../src/stm32f30x_tim.c ****   *      
3140:../src/stm32f30x_tim.c ****   * @retval None
3141:../src/stm32f30x_tim.c ****   */
3142:../src/stm32f30x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
3143:../src/stm32f30x_tim.c **** {
 5704              		.loc 1 3143 0
 5705              		.cfi_startproc
 5706              		@ args = 0, pretend = 0, frame = 8
 5707              		@ frame_needed = 1, uses_anonymous_args = 0
 5708              		@ link register save eliminated.
 5709 1b64 80B4     		push	{r7}
 5710              	.LCFI276:
 5711              		.cfi_def_cfa_offset 4
 5712              		.cfi_offset 7, -4
 5713 1b66 83B0     		sub	sp, sp, #12
 5714              	.LCFI277:
 5715              		.cfi_def_cfa_offset 16
 5716 1b68 00AF     		add	r7, sp, #0
 5717              	.LCFI278:
 5718              		.cfi_def_cfa_register 7
 5719 1b6a 7860     		str	r0, [r7, #4]
 5720 1b6c 0B46     		mov	r3, r1
 5721 1b6e 7B80     		strh	r3, [r7, #2]	@ movhi
3144:../src/stm32f30x_tim.c ****   /* Check the parameters */
3145:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
3146:../src/stm32f30x_tim.c **** 
3147:../src/stm32f30x_tim.c ****   /* Clear the IT pending Bit */
3148:../src/stm32f30x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 5722              		.loc 1 3148 0
 5723 1b70 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5724 1b72 6FEA0303 		mvn	r3, r3
 5725 1b76 9BB2     		uxth	r3, r3
 5726 1b78 1A46     		mov	r2, r3
 5727 1b7a 7B68     		ldr	r3, [r7, #4]
 5728 1b7c 1A61     		str	r2, [r3, #16]
3149:../src/stm32f30x_tim.c **** }
 5729              		.loc 1 3149 0
 5730 1b7e 07F10C07 		add	r7, r7, #12
 5731 1b82 BD46     		mov	sp, r7
 5732 1b84 80BC     		pop	{r7}
 5733 1b86 7047     		bx	lr
 5734              		.cfi_endproc
 5735              	.LFE203:
 5737              		.align	2
 5738              		.global	TIM_DMAConfig
 5739              		.thumb
 5740              		.thumb_func
 5742              	TIM_DMAConfig:
 5743              	.LFB204:
3150:../src/stm32f30x_tim.c **** 
3151:../src/stm32f30x_tim.c **** /**
3152:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx's DMA interface.
3153:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM peripheral.
3154:../src/stm32f30x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
3155:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3156:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CR1  
3157:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CR2
3158:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_SMCR
3159:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_DIER
3160:../src/stm32f30x_tim.c ****   *            @arg TIM1_DMABase_SR
3161:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_EGR
3162:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CCMR1
3163:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CCMR2
3164:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CCER
3165:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CNT   
3166:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_PSC   
3167:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_ARR
3168:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_RCR
3169:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CCR1
3170:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CCR2
3171:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CCR3  
3172:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_CCR4
3173:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_BDTR
3174:../src/stm32f30x_tim.c ****   *            @arg TIM_DMABase_DCR
3175:../src/stm32f30x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
3176:../src/stm32f30x_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
3177:../src/stm32f30x_tim.c ****   * @retval None
3178:../src/stm32f30x_tim.c ****   */
3179:../src/stm32f30x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
3180:../src/stm32f30x_tim.c **** {
 5744              		.loc 1 3180 0
 5745              		.cfi_startproc
 5746              		@ args = 0, pretend = 0, frame = 8
 5747              		@ frame_needed = 1, uses_anonymous_args = 0
 5748              		@ link register save eliminated.
 5749 1b88 80B4     		push	{r7}
 5750              	.LCFI279:
 5751              		.cfi_def_cfa_offset 4
 5752              		.cfi_offset 7, -4
 5753 1b8a 83B0     		sub	sp, sp, #12
 5754              	.LCFI280:
 5755              		.cfi_def_cfa_offset 16
 5756 1b8c 00AF     		add	r7, sp, #0
 5757              	.LCFI281:
 5758              		.cfi_def_cfa_register 7
 5759 1b8e 7860     		str	r0, [r7, #4]
 5760 1b90 1346     		mov	r3, r2
 5761 1b92 0A46     		mov	r2, r1	@ movhi
 5762 1b94 7A80     		strh	r2, [r7, #2]	@ movhi
 5763 1b96 3B80     		strh	r3, [r7, #0]	@ movhi
3181:../src/stm32f30x_tim.c ****   /* Check the parameters */
3182:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
3183:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
3184:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
3185:../src/stm32f30x_tim.c **** 
3186:../src/stm32f30x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
3187:../src/stm32f30x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 5764              		.loc 1 3187 0
 5765 1b98 7A88     		ldrh	r2, [r7, #2]	@ movhi
 5766 1b9a 3B88     		ldrh	r3, [r7, #0]	@ movhi
 5767 1b9c 1343     		orrs	r3, r3, r2
 5768 1b9e 9AB2     		uxth	r2, r3
 5769 1ba0 7B68     		ldr	r3, [r7, #4]
 5770 1ba2 A3F84820 		strh	r2, [r3, #72]	@ movhi
3188:../src/stm32f30x_tim.c **** }
 5771              		.loc 1 3188 0
 5772 1ba6 07F10C07 		add	r7, r7, #12
 5773 1baa BD46     		mov	sp, r7
 5774 1bac 80BC     		pop	{r7}
 5775 1bae 7047     		bx	lr
 5776              		.cfi_endproc
 5777              	.LFE204:
 5779              		.align	2
 5780              		.global	TIM_DMACmd
 5781              		.thumb
 5782              		.thumb_func
 5784              	TIM_DMACmd:
 5785              	.LFB205:
3189:../src/stm32f30x_tim.c **** 
3190:../src/stm32f30x_tim.c **** /**
3191:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
3192:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 6, 7, 8, 15, 16 or 17 to select the TIM peripheral.
3193:../src/stm32f30x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
3194:../src/stm32f30x_tim.c ****   *          This parameter can be any combination of the following values:
3195:../src/stm32f30x_tim.c ****   *            @arg TIM_DMA_Update: TIM update Interrupt source
3196:../src/stm32f30x_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
3197:../src/stm32f30x_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
3198:../src/stm32f30x_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
3199:../src/stm32f30x_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
3200:../src/stm32f30x_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
3201:../src/stm32f30x_tim.c ****   *            @arg TIM_DMA_Trigger: TIM Trigger DMA source
3202:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
3203:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3204:../src/stm32f30x_tim.c ****   * @retval None
3205:../src/stm32f30x_tim.c ****   */
3206:../src/stm32f30x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
3207:../src/stm32f30x_tim.c **** { 
 5786              		.loc 1 3207 0
 5787              		.cfi_startproc
 5788              		@ args = 0, pretend = 0, frame = 8
 5789              		@ frame_needed = 1, uses_anonymous_args = 0
 5790              		@ link register save eliminated.
 5791 1bb0 80B4     		push	{r7}
 5792              	.LCFI282:
 5793              		.cfi_def_cfa_offset 4
 5794              		.cfi_offset 7, -4
 5795 1bb2 83B0     		sub	sp, sp, #12
 5796              	.LCFI283:
 5797              		.cfi_def_cfa_offset 16
 5798 1bb4 00AF     		add	r7, sp, #0
 5799              	.LCFI284:
 5800              		.cfi_def_cfa_register 7
 5801 1bb6 7860     		str	r0, [r7, #4]
 5802 1bb8 1346     		mov	r3, r2
 5803 1bba 0A46     		mov	r2, r1	@ movhi
 5804 1bbc 7A80     		strh	r2, [r7, #2]	@ movhi
 5805 1bbe 7B70     		strb	r3, [r7, #1]
3208:../src/stm32f30x_tim.c ****   /* Check the parameters */
3209:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
3210:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
3211:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3212:../src/stm32f30x_tim.c ****   
3213:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 5806              		.loc 1 3213 0
 5807 1bc0 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 5808 1bc2 002B     		cmp	r3, #0
 5809 1bc4 06D0     		beq	.L176
3214:../src/stm32f30x_tim.c ****   {
3215:../src/stm32f30x_tim.c ****     /* Enable the DMA sources */
3216:../src/stm32f30x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 5810              		.loc 1 3216 0
 5811 1bc6 7B68     		ldr	r3, [r7, #4]
 5812 1bc8 DA68     		ldr	r2, [r3, #12]
 5813 1bca 7B88     		ldrh	r3, [r7, #2]
 5814 1bcc 1A43     		orrs	r2, r2, r3
 5815 1bce 7B68     		ldr	r3, [r7, #4]
 5816 1bd0 DA60     		str	r2, [r3, #12]
 5817 1bd2 08E0     		b	.L175
 5818              	.L176:
3217:../src/stm32f30x_tim.c ****   }
3218:../src/stm32f30x_tim.c ****   else
3219:../src/stm32f30x_tim.c ****   {
3220:../src/stm32f30x_tim.c ****     /* Disable the DMA sources */
3221:../src/stm32f30x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 5819              		.loc 1 3221 0
 5820 1bd4 7B68     		ldr	r3, [r7, #4]
 5821 1bd6 DA68     		ldr	r2, [r3, #12]
 5822 1bd8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5823 1bda 6FEA0303 		mvn	r3, r3
 5824 1bde 9BB2     		uxth	r3, r3
 5825 1be0 1A40     		ands	r2, r2, r3
 5826 1be2 7B68     		ldr	r3, [r7, #4]
 5827 1be4 DA60     		str	r2, [r3, #12]
 5828              	.L175:
3222:../src/stm32f30x_tim.c ****   }
3223:../src/stm32f30x_tim.c **** }
 5829              		.loc 1 3223 0
 5830 1be6 07F10C07 		add	r7, r7, #12
 5831 1bea BD46     		mov	sp, r7
 5832 1bec 80BC     		pop	{r7}
 5833 1bee 7047     		bx	lr
 5834              		.cfi_endproc
 5835              	.LFE205:
 5837              		.align	2
 5838              		.global	TIM_SelectCCDMA
 5839              		.thumb
 5840              		.thumb_func
 5842              	TIM_SelectCCDMA:
 5843              	.LFB206:
3224:../src/stm32f30x_tim.c **** 
3225:../src/stm32f30x_tim.c **** /**
3226:../src/stm32f30x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
3227:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
3228:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
3229:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3230:../src/stm32f30x_tim.c ****   * @retval None
3231:../src/stm32f30x_tim.c ****   */
3232:../src/stm32f30x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
3233:../src/stm32f30x_tim.c **** {
 5844              		.loc 1 3233 0
 5845              		.cfi_startproc
 5846              		@ args = 0, pretend = 0, frame = 8
 5847              		@ frame_needed = 1, uses_anonymous_args = 0
 5848              		@ link register save eliminated.
 5849 1bf0 80B4     		push	{r7}
 5850              	.LCFI285:
 5851              		.cfi_def_cfa_offset 4
 5852              		.cfi_offset 7, -4
 5853 1bf2 83B0     		sub	sp, sp, #12
 5854              	.LCFI286:
 5855              		.cfi_def_cfa_offset 16
 5856 1bf4 00AF     		add	r7, sp, #0
 5857              	.LCFI287:
 5858              		.cfi_def_cfa_register 7
 5859 1bf6 7860     		str	r0, [r7, #4]
 5860 1bf8 0B46     		mov	r3, r1
 5861 1bfa FB70     		strb	r3, [r7, #3]
3234:../src/stm32f30x_tim.c ****   /* Check the parameters */
3235:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
3236:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3237:../src/stm32f30x_tim.c **** 
3238:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 5862              		.loc 1 3238 0
 5863 1bfc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5864 1bfe 002B     		cmp	r3, #0
 5865 1c00 06D0     		beq	.L179
3239:../src/stm32f30x_tim.c ****   {
3240:../src/stm32f30x_tim.c ****     /* Set the CCDS Bit */
3241:../src/stm32f30x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
 5866              		.loc 1 3241 0
 5867 1c02 7B68     		ldr	r3, [r7, #4]
 5868 1c04 5B68     		ldr	r3, [r3, #4]
 5869 1c06 43F00802 		orr	r2, r3, #8
 5870 1c0a 7B68     		ldr	r3, [r7, #4]
 5871 1c0c 5A60     		str	r2, [r3, #4]
 5872 1c0e 06E0     		b	.L178
 5873              	.L179:
3242:../src/stm32f30x_tim.c ****   }
3243:../src/stm32f30x_tim.c ****   else
3244:../src/stm32f30x_tim.c ****   {
3245:../src/stm32f30x_tim.c ****     /* Reset the CCDS Bit */
3246:../src/stm32f30x_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 5874              		.loc 1 3246 0
 5875 1c10 7B68     		ldr	r3, [r7, #4]
 5876 1c12 5A68     		ldr	r2, [r3, #4]
 5877 1c14 4FF6F773 		movw	r3, #65527
 5878 1c18 1340     		ands	r3, r3, r2
 5879 1c1a 7A68     		ldr	r2, [r7, #4]
 5880 1c1c 5360     		str	r3, [r2, #4]
 5881              	.L178:
3247:../src/stm32f30x_tim.c ****   }
3248:../src/stm32f30x_tim.c **** }
 5882              		.loc 1 3248 0
 5883 1c1e 07F10C07 		add	r7, r7, #12
 5884 1c22 BD46     		mov	sp, r7
 5885 1c24 80BC     		pop	{r7}
 5886 1c26 7047     		bx	lr
 5887              		.cfi_endproc
 5888              	.LFE206:
 5890              		.align	2
 5891              		.global	TIM_InternalClockConfig
 5892              		.thumb
 5893              		.thumb_func
 5895              	TIM_InternalClockConfig:
 5896              	.LFB207:
3249:../src/stm32f30x_tim.c **** /**
3250:../src/stm32f30x_tim.c ****   * @}
3251:../src/stm32f30x_tim.c ****   */
3252:../src/stm32f30x_tim.c **** 
3253:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group6 Clocks management functions
3254:../src/stm32f30x_tim.c ****  *  @brief    Clocks management functions
3255:../src/stm32f30x_tim.c ****  *
3256:../src/stm32f30x_tim.c **** @verbatim   
3257:../src/stm32f30x_tim.c ****  ===============================================================================
3258:../src/stm32f30x_tim.c ****                    ##### Clocks management functions #####
3259:../src/stm32f30x_tim.c ****  ===============================================================================  
3260:../src/stm32f30x_tim.c **** 
3261:../src/stm32f30x_tim.c **** @endverbatim
3262:../src/stm32f30x_tim.c ****   * @{
3263:../src/stm32f30x_tim.c ****   */
3264:../src/stm32f30x_tim.c **** 
3265:../src/stm32f30x_tim.c **** /**
3266:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx internal Clock
3267:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
3268:../src/stm32f30x_tim.c ****   *         peripheral.
3269:../src/stm32f30x_tim.c ****   * @retval None
3270:../src/stm32f30x_tim.c ****   */
3271:../src/stm32f30x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
3272:../src/stm32f30x_tim.c **** {
 5897              		.loc 1 3272 0
 5898              		.cfi_startproc
 5899              		@ args = 0, pretend = 0, frame = 8
 5900              		@ frame_needed = 1, uses_anonymous_args = 0
 5901              		@ link register save eliminated.
 5902 1c28 80B4     		push	{r7}
 5903              	.LCFI288:
 5904              		.cfi_def_cfa_offset 4
 5905              		.cfi_offset 7, -4
 5906 1c2a 83B0     		sub	sp, sp, #12
 5907              	.LCFI289:
 5908              		.cfi_def_cfa_offset 16
 5909 1c2c 00AF     		add	r7, sp, #0
 5910              	.LCFI290:
 5911              		.cfi_def_cfa_register 7
 5912 1c2e 7860     		str	r0, [r7, #4]
3273:../src/stm32f30x_tim.c ****   /* Check the parameters */
3274:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3275:../src/stm32f30x_tim.c **** 
3276:../src/stm32f30x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
3277:../src/stm32f30x_tim.c ****   TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 5913              		.loc 1 3277 0
 5914 1c30 7B68     		ldr	r3, [r7, #4]
 5915 1c32 9A68     		ldr	r2, [r3, #8]
 5916 1c34 4FF6F873 		movw	r3, #65528
 5917 1c38 1340     		ands	r3, r3, r2
 5918 1c3a 7A68     		ldr	r2, [r7, #4]
 5919 1c3c 9360     		str	r3, [r2, #8]
3278:../src/stm32f30x_tim.c **** }
 5920              		.loc 1 3278 0
 5921 1c3e 07F10C07 		add	r7, r7, #12
 5922 1c42 BD46     		mov	sp, r7
 5923 1c44 80BC     		pop	{r7}
 5924 1c46 7047     		bx	lr
 5925              		.cfi_endproc
 5926              	.LFE207:
 5928              		.align	2
 5929              		.global	TIM_ITRxExternalClockConfig
 5930              		.thumb
 5931              		.thumb_func
 5933              	TIM_ITRxExternalClockConfig:
 5934              	.LFB208:
3279:../src/stm32f30x_tim.c **** 
3280:../src/stm32f30x_tim.c **** /**
3281:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
3282:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
3283:../src/stm32f30x_tim.c ****   *         peripheral.
3284:../src/stm32f30x_tim.c ****   * @param  TIM_InputTriggerSource: Trigger source.
3285:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3286:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
3287:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
3288:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
3289:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
3290:../src/stm32f30x_tim.c ****   * @retval None
3291:../src/stm32f30x_tim.c ****   */
3292:../src/stm32f30x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
3293:../src/stm32f30x_tim.c **** {
 5935              		.loc 1 3293 0
 5936              		.cfi_startproc
 5937              		@ args = 0, pretend = 0, frame = 8
 5938              		@ frame_needed = 1, uses_anonymous_args = 0
 5939 1c48 80B5     		push	{r7, lr}
 5940              	.LCFI291:
 5941              		.cfi_def_cfa_offset 8
 5942              		.cfi_offset 7, -8
 5943              		.cfi_offset 14, -4
 5944 1c4a 82B0     		sub	sp, sp, #8
 5945              	.LCFI292:
 5946              		.cfi_def_cfa_offset 16
 5947 1c4c 00AF     		add	r7, sp, #0
 5948              	.LCFI293:
 5949              		.cfi_def_cfa_register 7
 5950 1c4e 7860     		str	r0, [r7, #4]
 5951 1c50 0B46     		mov	r3, r1
 5952 1c52 7B80     		strh	r3, [r7, #2]	@ movhi
3294:../src/stm32f30x_tim.c ****   /* Check the parameters */
3295:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3296:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
3297:../src/stm32f30x_tim.c **** 
3298:../src/stm32f30x_tim.c ****   /* Select the Internal Trigger */
3299:../src/stm32f30x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 5953              		.loc 1 3299 0
 5954 1c54 7B88     		ldrh	r3, [r7, #2]
 5955 1c56 7868     		ldr	r0, [r7, #4]
 5956 1c58 1946     		mov	r1, r3
 5957 1c5a FFF7FEFF 		bl	TIM_SelectInputTrigger
3300:../src/stm32f30x_tim.c **** 
3301:../src/stm32f30x_tim.c ****   /* Select the External clock mode1 */
3302:../src/stm32f30x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 5958              		.loc 1 3302 0
 5959 1c5e 7B68     		ldr	r3, [r7, #4]
 5960 1c60 9B68     		ldr	r3, [r3, #8]
 5961 1c62 43F00702 		orr	r2, r3, #7
 5962 1c66 7B68     		ldr	r3, [r7, #4]
 5963 1c68 9A60     		str	r2, [r3, #8]
3303:../src/stm32f30x_tim.c **** }
 5964              		.loc 1 3303 0
 5965 1c6a 07F10807 		add	r7, r7, #8
 5966 1c6e BD46     		mov	sp, r7
 5967 1c70 80BD     		pop	{r7, pc}
 5968              		.cfi_endproc
 5969              	.LFE208:
 5971 1c72 00BF     		.align	2
 5972              		.global	TIM_TIxExternalClockConfig
 5973              		.thumb
 5974              		.thumb_func
 5976              	TIM_TIxExternalClockConfig:
 5977              	.LFB209:
3304:../src/stm32f30x_tim.c **** 
3305:../src/stm32f30x_tim.c **** /**
3306:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
3307:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15  
3308:../src/stm32f30x_tim.c ****   *         to select the TIM peripheral.
3309:../src/stm32f30x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
3310:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3311:../src/stm32f30x_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
3312:../src/stm32f30x_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
3313:../src/stm32f30x_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
3314:../src/stm32f30x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
3315:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3316:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Rising
3317:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3318:../src/stm32f30x_tim.c ****   * @param  ICFilter: specifies the filter value.
3319:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x0 and 0xF.
3320:../src/stm32f30x_tim.c ****   * @retval None
3321:../src/stm32f30x_tim.c ****   */
3322:../src/stm32f30x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
3323:../src/stm32f30x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
3324:../src/stm32f30x_tim.c **** {
 5978              		.loc 1 3324 0
 5979              		.cfi_startproc
 5980              		@ args = 0, pretend = 0, frame = 16
 5981              		@ frame_needed = 1, uses_anonymous_args = 0
 5982 1c74 80B5     		push	{r7, lr}
 5983              	.LCFI294:
 5984              		.cfi_def_cfa_offset 8
 5985              		.cfi_offset 7, -8
 5986              		.cfi_offset 14, -4
 5987 1c76 84B0     		sub	sp, sp, #16
 5988              	.LCFI295:
 5989              		.cfi_def_cfa_offset 24
 5990 1c78 00AF     		add	r7, sp, #0
 5991              	.LCFI296:
 5992              		.cfi_def_cfa_register 7
 5993 1c7a F860     		str	r0, [r7, #12]
 5994 1c7c 7981     		strh	r1, [r7, #10]	@ movhi
 5995 1c7e 3A81     		strh	r2, [r7, #8]	@ movhi
 5996 1c80 FB80     		strh	r3, [r7, #6]	@ movhi
3325:../src/stm32f30x_tim.c ****   /* Check the parameters */
3326:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3327:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
3328:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
3329:../src/stm32f30x_tim.c **** 
3330:../src/stm32f30x_tim.c ****   /* Configure the Timer Input Clock Source */
3331:../src/stm32f30x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 5997              		.loc 1 3331 0
 5998 1c82 7B89     		ldrh	r3, [r7, #10]
 5999 1c84 602B     		cmp	r3, #96
 6000 1c86 08D1     		bne	.L184
3332:../src/stm32f30x_tim.c ****   {
3333:../src/stm32f30x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 6001              		.loc 1 3333 0
 6002 1c88 3A89     		ldrh	r2, [r7, #8]
 6003 1c8a FB88     		ldrh	r3, [r7, #6]
 6004 1c8c F868     		ldr	r0, [r7, #12]
 6005 1c8e 1146     		mov	r1, r2
 6006 1c90 4FF00102 		mov	r2, #1
 6007 1c94 00F0ACF9 		bl	TI2_Config
 6008 1c98 07E0     		b	.L185
 6009              	.L184:
3334:../src/stm32f30x_tim.c ****   }
3335:../src/stm32f30x_tim.c ****   else
3336:../src/stm32f30x_tim.c ****   {
3337:../src/stm32f30x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 6010              		.loc 1 3337 0
 6011 1c9a 3A89     		ldrh	r2, [r7, #8]
 6012 1c9c FB88     		ldrh	r3, [r7, #6]
 6013 1c9e F868     		ldr	r0, [r7, #12]
 6014 1ca0 1146     		mov	r1, r2
 6015 1ca2 4FF00102 		mov	r2, #1
 6016 1ca6 00F067F9 		bl	TI1_Config
 6017              	.L185:
3338:../src/stm32f30x_tim.c ****   }
3339:../src/stm32f30x_tim.c ****   /* Select the Trigger source */
3340:../src/stm32f30x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 6018              		.loc 1 3340 0
 6019 1caa 7B89     		ldrh	r3, [r7, #10]
 6020 1cac F868     		ldr	r0, [r7, #12]
 6021 1cae 1946     		mov	r1, r3
 6022 1cb0 FFF7FEFF 		bl	TIM_SelectInputTrigger
3341:../src/stm32f30x_tim.c ****   /* Select the External clock mode1 */
3342:../src/stm32f30x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 6023              		.loc 1 3342 0
 6024 1cb4 FB68     		ldr	r3, [r7, #12]
 6025 1cb6 9B68     		ldr	r3, [r3, #8]
 6026 1cb8 43F00702 		orr	r2, r3, #7
 6027 1cbc FB68     		ldr	r3, [r7, #12]
 6028 1cbe 9A60     		str	r2, [r3, #8]
3343:../src/stm32f30x_tim.c **** }
 6029              		.loc 1 3343 0
 6030 1cc0 07F11007 		add	r7, r7, #16
 6031 1cc4 BD46     		mov	sp, r7
 6032 1cc6 80BD     		pop	{r7, pc}
 6033              		.cfi_endproc
 6034              	.LFE209:
 6036              		.align	2
 6037              		.global	TIM_ETRClockMode1Config
 6038              		.thumb
 6039              		.thumb_func
 6041              	TIM_ETRClockMode1Config:
 6042              	.LFB210:
3344:../src/stm32f30x_tim.c **** 
3345:../src/stm32f30x_tim.c **** /**
3346:../src/stm32f30x_tim.c ****   * @brief  Configures the External clock Mode1
3347:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
3348:../src/stm32f30x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
3349:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3350:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
3351:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
3352:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
3353:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
3354:../src/stm32f30x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
3355:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3356:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3357:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3358:../src/stm32f30x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3359:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3360:../src/stm32f30x_tim.c ****   * @retval None
3361:../src/stm32f30x_tim.c ****   */
3362:../src/stm32f30x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
3363:../src/stm32f30x_tim.c ****                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3364:../src/stm32f30x_tim.c **** {
 6043              		.loc 1 3364 0
 6044              		.cfi_startproc
 6045              		@ args = 0, pretend = 0, frame = 24
 6046              		@ frame_needed = 1, uses_anonymous_args = 0
 6047 1cc8 80B5     		push	{r7, lr}
 6048              	.LCFI297:
 6049              		.cfi_def_cfa_offset 8
 6050              		.cfi_offset 7, -8
 6051              		.cfi_offset 14, -4
 6052 1cca 86B0     		sub	sp, sp, #24
 6053              	.LCFI298:
 6054              		.cfi_def_cfa_offset 32
 6055 1ccc 00AF     		add	r7, sp, #0
 6056              	.LCFI299:
 6057              		.cfi_def_cfa_register 7
 6058 1cce F860     		str	r0, [r7, #12]
 6059 1cd0 7981     		strh	r1, [r7, #10]	@ movhi
 6060 1cd2 3A81     		strh	r2, [r7, #8]	@ movhi
 6061 1cd4 FB80     		strh	r3, [r7, #6]	@ movhi
3365:../src/stm32f30x_tim.c ****   uint16_t tmpsmcr = 0;
 6062              		.loc 1 3365 0
 6063 1cd6 4FF00003 		mov	r3, #0
 6064 1cda FB82     		strh	r3, [r7, #22]	@ movhi
3366:../src/stm32f30x_tim.c **** 
3367:../src/stm32f30x_tim.c ****   /* Check the parameters */
3368:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3369:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3370:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3371:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3372:../src/stm32f30x_tim.c ****   /* Configure the ETR Clock source */
3373:../src/stm32f30x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 6065              		.loc 1 3373 0
 6066 1cdc 7989     		ldrh	r1, [r7, #10]
 6067 1cde 3A89     		ldrh	r2, [r7, #8]
 6068 1ce0 FB88     		ldrh	r3, [r7, #6]
 6069 1ce2 F868     		ldr	r0, [r7, #12]
 6070 1ce4 FFF7FEFF 		bl	TIM_ETRConfig
3374:../src/stm32f30x_tim.c ****   
3375:../src/stm32f30x_tim.c ****   /* Get the TIMx SMCR register value */
3376:../src/stm32f30x_tim.c ****   tmpsmcr = TIMx->SMCR;
 6071              		.loc 1 3376 0
 6072 1ce8 FB68     		ldr	r3, [r7, #12]
 6073 1cea 9B68     		ldr	r3, [r3, #8]
 6074 1cec FB82     		strh	r3, [r7, #22]	@ movhi
3377:../src/stm32f30x_tim.c **** 
3378:../src/stm32f30x_tim.c ****   /* Reset the SMS Bits */
3379:../src/stm32f30x_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 6075              		.loc 1 3379 0
 6076 1cee FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6077 1cf0 23F00703 		bic	r3, r3, #7
 6078 1cf4 FB82     		strh	r3, [r7, #22]	@ movhi
3380:../src/stm32f30x_tim.c **** 
3381:../src/stm32f30x_tim.c ****   /* Select the External clock mode1 */
3382:../src/stm32f30x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 6079              		.loc 1 3382 0
 6080 1cf6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6081 1cf8 43F00703 		orr	r3, r3, #7
 6082 1cfc FB82     		strh	r3, [r7, #22]	@ movhi
3383:../src/stm32f30x_tim.c **** 
3384:../src/stm32f30x_tim.c ****   /* Select the Trigger selection : ETRF */
3385:../src/stm32f30x_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 6083              		.loc 1 3385 0
 6084 1cfe FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6085 1d00 23F07003 		bic	r3, r3, #112
 6086 1d04 FB82     		strh	r3, [r7, #22]	@ movhi
3386:../src/stm32f30x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 6087              		.loc 1 3386 0
 6088 1d06 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6089 1d08 43F07003 		orr	r3, r3, #112
 6090 1d0c FB82     		strh	r3, [r7, #22]	@ movhi
3387:../src/stm32f30x_tim.c **** 
3388:../src/stm32f30x_tim.c ****   /* Write to TIMx SMCR */
3389:../src/stm32f30x_tim.c ****   TIMx->SMCR = tmpsmcr;
 6091              		.loc 1 3389 0
 6092 1d0e FA8A     		ldrh	r2, [r7, #22]
 6093 1d10 FB68     		ldr	r3, [r7, #12]
 6094 1d12 9A60     		str	r2, [r3, #8]
3390:../src/stm32f30x_tim.c **** }
 6095              		.loc 1 3390 0
 6096 1d14 07F11807 		add	r7, r7, #24
 6097 1d18 BD46     		mov	sp, r7
 6098 1d1a 80BD     		pop	{r7, pc}
 6099              		.cfi_endproc
 6100              	.LFE210:
 6102              		.align	2
 6103              		.global	TIM_ETRClockMode2Config
 6104              		.thumb
 6105              		.thumb_func
 6107              	TIM_ETRClockMode2Config:
 6108              	.LFB211:
3391:../src/stm32f30x_tim.c **** 
3392:../src/stm32f30x_tim.c **** /**
3393:../src/stm32f30x_tim.c ****   * @brief  Configures the External clock Mode2
3394:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
3395:../src/stm32f30x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
3396:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3397:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
3398:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
3399:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
3400:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
3401:../src/stm32f30x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
3402:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3403:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3404:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3405:../src/stm32f30x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3406:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3407:../src/stm32f30x_tim.c ****   * @retval None
3408:../src/stm32f30x_tim.c ****   */
3409:../src/stm32f30x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
3410:../src/stm32f30x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3411:../src/stm32f30x_tim.c **** {
 6109              		.loc 1 3411 0
 6110              		.cfi_startproc
 6111              		@ args = 0, pretend = 0, frame = 16
 6112              		@ frame_needed = 1, uses_anonymous_args = 0
 6113 1d1c 80B5     		push	{r7, lr}
 6114              	.LCFI300:
 6115              		.cfi_def_cfa_offset 8
 6116              		.cfi_offset 7, -8
 6117              		.cfi_offset 14, -4
 6118 1d1e 84B0     		sub	sp, sp, #16
 6119              	.LCFI301:
 6120              		.cfi_def_cfa_offset 24
 6121 1d20 00AF     		add	r7, sp, #0
 6122              	.LCFI302:
 6123              		.cfi_def_cfa_register 7
 6124 1d22 F860     		str	r0, [r7, #12]
 6125 1d24 7981     		strh	r1, [r7, #10]	@ movhi
 6126 1d26 3A81     		strh	r2, [r7, #8]	@ movhi
 6127 1d28 FB80     		strh	r3, [r7, #6]	@ movhi
3412:../src/stm32f30x_tim.c ****   /* Check the parameters */
3413:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3414:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3415:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3416:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3417:../src/stm32f30x_tim.c **** 
3418:../src/stm32f30x_tim.c ****   /* Configure the ETR Clock source */
3419:../src/stm32f30x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 6128              		.loc 1 3419 0
 6129 1d2a 7989     		ldrh	r1, [r7, #10]
 6130 1d2c 3A89     		ldrh	r2, [r7, #8]
 6131 1d2e FB88     		ldrh	r3, [r7, #6]
 6132 1d30 F868     		ldr	r0, [r7, #12]
 6133 1d32 FFF7FEFF 		bl	TIM_ETRConfig
3420:../src/stm32f30x_tim.c **** 
3421:../src/stm32f30x_tim.c ****   /* Enable the External clock mode2 */
3422:../src/stm32f30x_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
 6134              		.loc 1 3422 0
 6135 1d36 FB68     		ldr	r3, [r7, #12]
 6136 1d38 9B68     		ldr	r3, [r3, #8]
 6137 1d3a 43F48042 		orr	r2, r3, #16384
 6138 1d3e FB68     		ldr	r3, [r7, #12]
 6139 1d40 9A60     		str	r2, [r3, #8]
3423:../src/stm32f30x_tim.c **** }
 6140              		.loc 1 3423 0
 6141 1d42 07F11007 		add	r7, r7, #16
 6142 1d46 BD46     		mov	sp, r7
 6143 1d48 80BD     		pop	{r7, pc}
 6144              		.cfi_endproc
 6145              	.LFE211:
 6147 1d4a 00BF     		.align	2
 6148              		.global	TIM_SelectInputTrigger
 6149              		.thumb
 6150              		.thumb_func
 6152              	TIM_SelectInputTrigger:
 6153              	.LFB212:
3424:../src/stm32f30x_tim.c **** /**
3425:../src/stm32f30x_tim.c ****   * @}
3426:../src/stm32f30x_tim.c ****   */
3427:../src/stm32f30x_tim.c **** 
3428:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group7 Synchronization management functions
3429:../src/stm32f30x_tim.c ****  *  @brief    Synchronization management functions 
3430:../src/stm32f30x_tim.c ****  *
3431:../src/stm32f30x_tim.c **** @verbatim   
3432:../src/stm32f30x_tim.c ****  ===============================================================================
3433:../src/stm32f30x_tim.c ****                  ##### Synchronization management functions #####
3434:../src/stm32f30x_tim.c ****  ===============================================================================  
3435:../src/stm32f30x_tim.c ****                          
3436:../src/stm32f30x_tim.c ****   *** TIM Driver: how to use it in synchronization Mode ***
3437:../src/stm32f30x_tim.c ****   ========================================================= 
3438:../src/stm32f30x_tim.c ****   [..] Case of two/several Timers
3439:../src/stm32f30x_tim.c ****        
3440:../src/stm32f30x_tim.c ****        (#) Configure the Master Timers using the following functions:
3441:../src/stm32f30x_tim.c ****            (++) void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); 
3442:../src/stm32f30x_tim.c ****            (++) void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);  
3443:../src/stm32f30x_tim.c ****        (#) Configure the Slave Timers using the following functions: 
3444:../src/stm32f30x_tim.c ****            (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
3445:../src/stm32f30x_tim.c ****            (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
3446:../src/stm32f30x_tim.c ****           
3447:../src/stm32f30x_tim.c ****   [..] Case of Timers and external trigger(ETR pin)
3448:../src/stm32f30x_tim.c ****            
3449:../src/stm32f30x_tim.c ****        (#) Configure the External trigger using this function:
3450:../src/stm32f30x_tim.c ****            (++) void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_Ex
3451:../src/stm32f30x_tim.c ****                                    uint16_t ExtTRGFilter);
3452:../src/stm32f30x_tim.c ****        (#) Configure the Slave Timers using the following functions: 
3453:../src/stm32f30x_tim.c ****            (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
3454:../src/stm32f30x_tim.c ****            (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
3455:../src/stm32f30x_tim.c **** 
3456:../src/stm32f30x_tim.c **** @endverbatim
3457:../src/stm32f30x_tim.c ****   * @{
3458:../src/stm32f30x_tim.c ****   */
3459:../src/stm32f30x_tim.c **** 
3460:../src/stm32f30x_tim.c **** /**
3461:../src/stm32f30x_tim.c ****   * @brief  Selects the Input Trigger source
3462:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 8 or 15  
3463:../src/stm32f30x_tim.c ****   *         to select the TIM peripheral.
3464:../src/stm32f30x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
3465:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3466:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
3467:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
3468:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
3469:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
3470:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
3471:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
3472:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
3473:../src/stm32f30x_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
3474:../src/stm32f30x_tim.c ****   * @retval None
3475:../src/stm32f30x_tim.c ****   */
3476:../src/stm32f30x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
3477:../src/stm32f30x_tim.c **** {
 6154              		.loc 1 3477 0
 6155              		.cfi_startproc
 6156              		@ args = 0, pretend = 0, frame = 16
 6157              		@ frame_needed = 1, uses_anonymous_args = 0
 6158              		@ link register save eliminated.
 6159 1d4c 80B4     		push	{r7}
 6160              	.LCFI303:
 6161              		.cfi_def_cfa_offset 4
 6162              		.cfi_offset 7, -4
 6163 1d4e 85B0     		sub	sp, sp, #20
 6164              	.LCFI304:
 6165              		.cfi_def_cfa_offset 24
 6166 1d50 00AF     		add	r7, sp, #0
 6167              	.LCFI305:
 6168              		.cfi_def_cfa_register 7
 6169 1d52 7860     		str	r0, [r7, #4]
 6170 1d54 0B46     		mov	r3, r1
 6171 1d56 7B80     		strh	r3, [r7, #2]	@ movhi
3478:../src/stm32f30x_tim.c ****   uint16_t tmpsmcr = 0;
 6172              		.loc 1 3478 0
 6173 1d58 4FF00003 		mov	r3, #0
 6174 1d5c FB81     		strh	r3, [r7, #14]	@ movhi
3479:../src/stm32f30x_tim.c **** 
3480:../src/stm32f30x_tim.c ****   /* Check the parameters */
3481:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
3482:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
3483:../src/stm32f30x_tim.c **** 
3484:../src/stm32f30x_tim.c ****   /* Get the TIMx SMCR register value */
3485:../src/stm32f30x_tim.c ****   tmpsmcr = TIMx->SMCR;
 6175              		.loc 1 3485 0
 6176 1d5e 7B68     		ldr	r3, [r7, #4]
 6177 1d60 9B68     		ldr	r3, [r3, #8]
 6178 1d62 FB81     		strh	r3, [r7, #14]	@ movhi
3486:../src/stm32f30x_tim.c **** 
3487:../src/stm32f30x_tim.c ****   /* Reset the TS Bits */
3488:../src/stm32f30x_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 6179              		.loc 1 3488 0
 6180 1d64 FB89     		ldrh	r3, [r7, #14]	@ movhi
 6181 1d66 23F07003 		bic	r3, r3, #112
 6182 1d6a FB81     		strh	r3, [r7, #14]	@ movhi
3489:../src/stm32f30x_tim.c **** 
3490:../src/stm32f30x_tim.c ****   /* Set the Input Trigger source */
3491:../src/stm32f30x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 6183              		.loc 1 3491 0
 6184 1d6c FA89     		ldrh	r2, [r7, #14]	@ movhi
 6185 1d6e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 6186 1d70 1343     		orrs	r3, r3, r2
 6187 1d72 FB81     		strh	r3, [r7, #14]	@ movhi
3492:../src/stm32f30x_tim.c **** 
3493:../src/stm32f30x_tim.c ****   /* Write to TIMx SMCR */
3494:../src/stm32f30x_tim.c ****   TIMx->SMCR = tmpsmcr;
 6188              		.loc 1 3494 0
 6189 1d74 FA89     		ldrh	r2, [r7, #14]
 6190 1d76 7B68     		ldr	r3, [r7, #4]
 6191 1d78 9A60     		str	r2, [r3, #8]
3495:../src/stm32f30x_tim.c **** }
 6192              		.loc 1 3495 0
 6193 1d7a 07F11407 		add	r7, r7, #20
 6194 1d7e BD46     		mov	sp, r7
 6195 1d80 80BC     		pop	{r7}
 6196 1d82 7047     		bx	lr
 6197              		.cfi_endproc
 6198              	.LFE212:
 6200              		.align	2
 6201              		.global	TIM_SelectOutputTrigger
 6202              		.thumb
 6203              		.thumb_func
 6205              	TIM_SelectOutputTrigger:
 6206              	.LFB213:
3496:../src/stm32f30x_tim.c **** 
3497:../src/stm32f30x_tim.c **** /**
3498:../src/stm32f30x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
3499:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8 or 15 to select the TIM peripheral.
3500:../src/stm32f30x_tim.c ****   *     
3501:../src/stm32f30x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
3502:../src/stm32f30x_tim.c ****   *   This parameter can be one of the following values:
3503:../src/stm32f30x_tim.c ****   *
3504:../src/stm32f30x_tim.c ****   *  - For all TIMx
3505:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
3506:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRG
3507:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO)
3508:../src/stm32f30x_tim.c ****   *
3509:../src/stm32f30x_tim.c ****   *  - For all TIMx except TIM6 and TIM7
3510:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
3511:../src/stm32f30x_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs(
3512:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
3513:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
3514:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
3515:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
3516:../src/stm32f30x_tim.c ****   *
3517:../src/stm32f30x_tim.c ****   * @retval None
3518:../src/stm32f30x_tim.c ****   */
3519:../src/stm32f30x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
3520:../src/stm32f30x_tim.c **** {
 6207              		.loc 1 3520 0
 6208              		.cfi_startproc
 6209              		@ args = 0, pretend = 0, frame = 8
 6210              		@ frame_needed = 1, uses_anonymous_args = 0
 6211              		@ link register save eliminated.
 6212 1d84 80B4     		push	{r7}
 6213              	.LCFI306:
 6214              		.cfi_def_cfa_offset 4
 6215              		.cfi_offset 7, -4
 6216 1d86 83B0     		sub	sp, sp, #12
 6217              	.LCFI307:
 6218              		.cfi_def_cfa_offset 16
 6219 1d88 00AF     		add	r7, sp, #0
 6220              	.LCFI308:
 6221              		.cfi_def_cfa_register 7
 6222 1d8a 7860     		str	r0, [r7, #4]
 6223 1d8c 0B46     		mov	r3, r1
 6224 1d8e 7B80     		strh	r3, [r7, #2]	@ movhi
3521:../src/stm32f30x_tim.c ****   /* Check the parameters */
3522:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST7_PERIPH(TIMx));
3523:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
3524:../src/stm32f30x_tim.c **** 
3525:../src/stm32f30x_tim.c ****   /* Reset the MMS Bits */
3526:../src/stm32f30x_tim.c ****   TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 6225              		.loc 1 3526 0
 6226 1d90 7B68     		ldr	r3, [r7, #4]
 6227 1d92 5A68     		ldr	r2, [r3, #4]
 6228 1d94 4FF68F73 		movw	r3, #65423
 6229 1d98 1340     		ands	r3, r3, r2
 6230 1d9a 7A68     		ldr	r2, [r7, #4]
 6231 1d9c 5360     		str	r3, [r2, #4]
3527:../src/stm32f30x_tim.c ****   /* Select the TRGO source */
3528:../src/stm32f30x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 6232              		.loc 1 3528 0
 6233 1d9e 7B68     		ldr	r3, [r7, #4]
 6234 1da0 5A68     		ldr	r2, [r3, #4]
 6235 1da2 7B88     		ldrh	r3, [r7, #2]
 6236 1da4 1A43     		orrs	r2, r2, r3
 6237 1da6 7B68     		ldr	r3, [r7, #4]
 6238 1da8 5A60     		str	r2, [r3, #4]
3529:../src/stm32f30x_tim.c **** }
 6239              		.loc 1 3529 0
 6240 1daa 07F10C07 		add	r7, r7, #12
 6241 1dae BD46     		mov	sp, r7
 6242 1db0 80BC     		pop	{r7}
 6243 1db2 7047     		bx	lr
 6244              		.cfi_endproc
 6245              	.LFE213:
 6247              		.align	2
 6248              		.global	TIM_SelectOutputTrigger2
 6249              		.thumb
 6250              		.thumb_func
 6252              	TIM_SelectOutputTrigger2:
 6253              	.LFB214:
3530:../src/stm32f30x_tim.c **** 
3531:../src/stm32f30x_tim.c **** /**
3532:../src/stm32f30x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode2 (TRGO2).
3533:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
3534:../src/stm32f30x_tim.c ****   *     
3535:../src/stm32f30x_tim.c ****   * @param  TIM_TRGO2Source: specifies the Trigger Output source.
3536:../src/stm32f30x_tim.c ****   *   This parameter can be one of the following values:
3537:../src/stm32f30x_tim.c ****   *
3538:../src/stm32f30x_tim.c ****   *  - For all TIMx
3539:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
3540:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRG
3541:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO2
3542:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
3543:../src/stm32f30x_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs(
3544:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO2)
3545:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO2)
3546:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO2)
3547:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO2)
3548:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGO2Source_OC4Ref_RisingFalling: OC4Ref Rising and Falling are used as the
3549:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGO2Source_OC6Ref_RisingFalling: OC6Ref Rising and Falling are used as the
3550:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGO2Source_OC4RefRising_OC6RefRising: OC4Ref Rising and OC6Ref Rising  are
3551:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGO2Source_OC4RefRising_OC6RefFalling: OC4Ref Rising and OC6Ref Falling ar
3552:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGO2Source_OC5RefRising_OC6RefRising: OC5Ref Rising and OC6Ref Rising are 
3553:../src/stm32f30x_tim.c ****   *            @arg TIM_TRGO2Source_OC5RefRising_OC6RefFalling: OC5Ref Rising and OC6Ref Falling ar
3554:../src/stm32f30x_tim.c ****   *
3555:../src/stm32f30x_tim.c ****   * @retval None
3556:../src/stm32f30x_tim.c ****   */
3557:../src/stm32f30x_tim.c **** void TIM_SelectOutputTrigger2(TIM_TypeDef* TIMx, uint32_t TIM_TRGO2Source)
3558:../src/stm32f30x_tim.c **** {
 6254              		.loc 1 3558 0
 6255              		.cfi_startproc
 6256              		@ args = 0, pretend = 0, frame = 8
 6257              		@ frame_needed = 1, uses_anonymous_args = 0
 6258              		@ link register save eliminated.
 6259 1db4 80B4     		push	{r7}
 6260              	.LCFI309:
 6261              		.cfi_def_cfa_offset 4
 6262              		.cfi_offset 7, -4
 6263 1db6 83B0     		sub	sp, sp, #12
 6264              	.LCFI310:
 6265              		.cfi_def_cfa_offset 16
 6266 1db8 00AF     		add	r7, sp, #0
 6267              	.LCFI311:
 6268              		.cfi_def_cfa_register 7
 6269 1dba 7860     		str	r0, [r7, #4]
 6270 1dbc 3960     		str	r1, [r7, #0]
3559:../src/stm32f30x_tim.c ****   /* Check the parameters */
3560:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
3561:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_TRGO2_SOURCE(TIM_TRGO2Source));
3562:../src/stm32f30x_tim.c **** 
3563:../src/stm32f30x_tim.c ****   /* Reset the MMS Bits */
3564:../src/stm32f30x_tim.c ****   TIMx->CR2 &= (uint32_t)~TIM_CR2_MMS2;
 6271              		.loc 1 3564 0
 6272 1dbe 7B68     		ldr	r3, [r7, #4]
 6273 1dc0 5B68     		ldr	r3, [r3, #4]
 6274 1dc2 23F47002 		bic	r2, r3, #15728640
 6275 1dc6 7B68     		ldr	r3, [r7, #4]
 6276 1dc8 5A60     		str	r2, [r3, #4]
3565:../src/stm32f30x_tim.c ****   /* Select the TRGO source */
3566:../src/stm32f30x_tim.c ****   TIMx->CR2 |=  TIM_TRGO2Source;
 6277              		.loc 1 3566 0
 6278 1dca 7B68     		ldr	r3, [r7, #4]
 6279 1dcc 5A68     		ldr	r2, [r3, #4]
 6280 1dce 3B68     		ldr	r3, [r7, #0]
 6281 1dd0 1A43     		orrs	r2, r2, r3
 6282 1dd2 7B68     		ldr	r3, [r7, #4]
 6283 1dd4 5A60     		str	r2, [r3, #4]
3567:../src/stm32f30x_tim.c **** }
 6284              		.loc 1 3567 0
 6285 1dd6 07F10C07 		add	r7, r7, #12
 6286 1dda BD46     		mov	sp, r7
 6287 1ddc 80BC     		pop	{r7}
 6288 1dde 7047     		bx	lr
 6289              		.cfi_endproc
 6290              	.LFE214:
 6292              		.align	2
 6293              		.global	TIM_SelectSlaveMode
 6294              		.thumb
 6295              		.thumb_func
 6297              	TIM_SelectSlaveMode:
 6298              	.LFB215:
3568:../src/stm32f30x_tim.c **** 
3569:../src/stm32f30x_tim.c **** /**
3570:../src/stm32f30x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
3571:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM peripheral.
3572:../src/stm32f30x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
3573:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3574:../src/stm32f30x_tim.c ****   *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitial
3575:../src/stm32f30x_tim.c ****   *                                      the counter and triggers an update of the registers
3576:../src/stm32f30x_tim.c ****   *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (
3577:../src/stm32f30x_tim.c ****   *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRG
3578:../src/stm32f30x_tim.c ****   *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the 
3579:../src/stm32f30x_tim.c ****   *            @arg TIM_SlaveMode_Combined_ResetTrigger: Rising edge of the selected trigger input 
3580:../src/stm32f30x_tim.c ****   *                                                      reinitializes the counter, generates an up
3581:../src/stm32f30x_tim.c ****   *                                                      of the registers and starts the counter.
3582:../src/stm32f30x_tim.c ****   * @retval None
3583:../src/stm32f30x_tim.c ****   */
3584:../src/stm32f30x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint32_t TIM_SlaveMode)
3585:../src/stm32f30x_tim.c **** {
 6299              		.loc 1 3585 0
 6300              		.cfi_startproc
 6301              		@ args = 0, pretend = 0, frame = 8
 6302              		@ frame_needed = 1, uses_anonymous_args = 0
 6303              		@ link register save eliminated.
 6304 1de0 80B4     		push	{r7}
 6305              	.LCFI312:
 6306              		.cfi_def_cfa_offset 4
 6307              		.cfi_offset 7, -4
 6308 1de2 83B0     		sub	sp, sp, #12
 6309              	.LCFI313:
 6310              		.cfi_def_cfa_offset 16
 6311 1de4 00AF     		add	r7, sp, #0
 6312              	.LCFI314:
 6313              		.cfi_def_cfa_register 7
 6314 1de6 7860     		str	r0, [r7, #4]
 6315 1de8 3960     		str	r1, [r7, #0]
3586:../src/stm32f30x_tim.c ****   /* Check the parameters */
3587:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3588:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
3589:../src/stm32f30x_tim.c **** 
3590:../src/stm32f30x_tim.c ****   /* Reset the SMS Bits */
3591:../src/stm32f30x_tim.c ****   TIMx->SMCR &= (uint32_t)~TIM_SMCR_SMS;
 6316              		.loc 1 3591 0
 6317 1dea 7B68     		ldr	r3, [r7, #4]
 6318 1dec 9B68     		ldr	r3, [r3, #8]
 6319 1dee 23F48033 		bic	r3, r3, #65536
 6320 1df2 23F00703 		bic	r3, r3, #7
 6321 1df6 7A68     		ldr	r2, [r7, #4]
 6322 1df8 9360     		str	r3, [r2, #8]
3592:../src/stm32f30x_tim.c **** 
3593:../src/stm32f30x_tim.c ****   /* Select the Slave Mode */
3594:../src/stm32f30x_tim.c ****   TIMx->SMCR |= (uint32_t)TIM_SlaveMode;
 6323              		.loc 1 3594 0
 6324 1dfa 7B68     		ldr	r3, [r7, #4]
 6325 1dfc 9A68     		ldr	r2, [r3, #8]
 6326 1dfe 3B68     		ldr	r3, [r7, #0]
 6327 1e00 1A43     		orrs	r2, r2, r3
 6328 1e02 7B68     		ldr	r3, [r7, #4]
 6329 1e04 9A60     		str	r2, [r3, #8]
3595:../src/stm32f30x_tim.c **** }
 6330              		.loc 1 3595 0
 6331 1e06 07F10C07 		add	r7, r7, #12
 6332 1e0a BD46     		mov	sp, r7
 6333 1e0c 80BC     		pop	{r7}
 6334 1e0e 7047     		bx	lr
 6335              		.cfi_endproc
 6336              	.LFE215:
 6338              		.align	2
 6339              		.global	TIM_SelectMasterSlaveMode
 6340              		.thumb
 6341              		.thumb_func
 6343              	TIM_SelectMasterSlaveMode:
 6344              	.LFB216:
3596:../src/stm32f30x_tim.c **** 
3597:../src/stm32f30x_tim.c **** /**
3598:../src/stm32f30x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
3599:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM peripheral.
3600:../src/stm32f30x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
3601:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3602:../src/stm32f30x_tim.c ****   *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
3603:../src/stm32f30x_tim.c ****   *                                             and its slaves (through TRGO)
3604:../src/stm32f30x_tim.c ****   *            @arg TIM_MasterSlaveMode_Disable: No action
3605:../src/stm32f30x_tim.c ****   * @retval None
3606:../src/stm32f30x_tim.c ****   */
3607:../src/stm32f30x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
3608:../src/stm32f30x_tim.c **** {
 6345              		.loc 1 3608 0
 6346              		.cfi_startproc
 6347              		@ args = 0, pretend = 0, frame = 8
 6348              		@ frame_needed = 1, uses_anonymous_args = 0
 6349              		@ link register save eliminated.
 6350 1e10 80B4     		push	{r7}
 6351              	.LCFI315:
 6352              		.cfi_def_cfa_offset 4
 6353              		.cfi_offset 7, -4
 6354 1e12 83B0     		sub	sp, sp, #12
 6355              	.LCFI316:
 6356              		.cfi_def_cfa_offset 16
 6357 1e14 00AF     		add	r7, sp, #0
 6358              	.LCFI317:
 6359              		.cfi_def_cfa_register 7
 6360 1e16 7860     		str	r0, [r7, #4]
 6361 1e18 0B46     		mov	r3, r1
 6362 1e1a 7B80     		strh	r3, [r7, #2]	@ movhi
3609:../src/stm32f30x_tim.c ****   /* Check the parameters */
3610:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3611:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
3612:../src/stm32f30x_tim.c **** 
3613:../src/stm32f30x_tim.c ****   /* Reset the MSM Bit */
3614:../src/stm32f30x_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 6363              		.loc 1 3614 0
 6364 1e1c 7B68     		ldr	r3, [r7, #4]
 6365 1e1e 9A68     		ldr	r2, [r3, #8]
 6366 1e20 4FF67F73 		movw	r3, #65407
 6367 1e24 1340     		ands	r3, r3, r2
 6368 1e26 7A68     		ldr	r2, [r7, #4]
 6369 1e28 9360     		str	r3, [r2, #8]
3615:../src/stm32f30x_tim.c ****   
3616:../src/stm32f30x_tim.c ****   /* Set or Reset the MSM Bit */
3617:../src/stm32f30x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 6370              		.loc 1 3617 0
 6371 1e2a 7B68     		ldr	r3, [r7, #4]
 6372 1e2c 9A68     		ldr	r2, [r3, #8]
 6373 1e2e 7B88     		ldrh	r3, [r7, #2]
 6374 1e30 1A43     		orrs	r2, r2, r3
 6375 1e32 7B68     		ldr	r3, [r7, #4]
 6376 1e34 9A60     		str	r2, [r3, #8]
3618:../src/stm32f30x_tim.c **** }
 6377              		.loc 1 3618 0
 6378 1e36 07F10C07 		add	r7, r7, #12
 6379 1e3a BD46     		mov	sp, r7
 6380 1e3c 80BC     		pop	{r7}
 6381 1e3e 7047     		bx	lr
 6382              		.cfi_endproc
 6383              	.LFE216:
 6385              		.align	2
 6386              		.global	TIM_ETRConfig
 6387              		.thumb
 6388              		.thumb_func
 6390              	TIM_ETRConfig:
 6391              	.LFB217:
3619:../src/stm32f30x_tim.c **** 
3620:../src/stm32f30x_tim.c **** /**
3621:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
3622:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4 or 8 to select the TIM peripheral.
3623:../src/stm32f30x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
3624:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3625:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
3626:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
3627:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
3628:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
3629:../src/stm32f30x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
3630:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3631:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3632:../src/stm32f30x_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3633:../src/stm32f30x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3634:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3635:../src/stm32f30x_tim.c ****   * @retval None
3636:../src/stm32f30x_tim.c ****   */
3637:../src/stm32f30x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
3638:../src/stm32f30x_tim.c ****                    uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3639:../src/stm32f30x_tim.c **** {
 6392              		.loc 1 3639 0
 6393              		.cfi_startproc
 6394              		@ args = 0, pretend = 0, frame = 24
 6395              		@ frame_needed = 1, uses_anonymous_args = 0
 6396              		@ link register save eliminated.
 6397 1e40 80B4     		push	{r7}
 6398              	.LCFI318:
 6399              		.cfi_def_cfa_offset 4
 6400              		.cfi_offset 7, -4
 6401 1e42 87B0     		sub	sp, sp, #28
 6402              	.LCFI319:
 6403              		.cfi_def_cfa_offset 32
 6404 1e44 00AF     		add	r7, sp, #0
 6405              	.LCFI320:
 6406              		.cfi_def_cfa_register 7
 6407 1e46 F860     		str	r0, [r7, #12]
 6408 1e48 7981     		strh	r1, [r7, #10]	@ movhi
 6409 1e4a 3A81     		strh	r2, [r7, #8]	@ movhi
 6410 1e4c FB80     		strh	r3, [r7, #6]	@ movhi
3640:../src/stm32f30x_tim.c ****   uint16_t tmpsmcr = 0;
 6411              		.loc 1 3640 0
 6412 1e4e 4FF00003 		mov	r3, #0
 6413 1e52 FB82     		strh	r3, [r7, #22]	@ movhi
3641:../src/stm32f30x_tim.c **** 
3642:../src/stm32f30x_tim.c ****   /* Check the parameters */
3643:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3644:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3645:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3646:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3647:../src/stm32f30x_tim.c **** 
3648:../src/stm32f30x_tim.c ****   tmpsmcr = TIMx->SMCR;
 6414              		.loc 1 3648 0
 6415 1e54 FB68     		ldr	r3, [r7, #12]
 6416 1e56 9B68     		ldr	r3, [r3, #8]
 6417 1e58 FB82     		strh	r3, [r7, #22]	@ movhi
3649:../src/stm32f30x_tim.c **** 
3650:../src/stm32f30x_tim.c ****   /* Reset the ETR Bits */
3651:../src/stm32f30x_tim.c ****   tmpsmcr &= SMCR_ETR_MASK;
 6418              		.loc 1 3651 0
 6419 1e5a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6420 1e5c DBB2     		uxtb	r3, r3
 6421 1e5e FB82     		strh	r3, [r7, #22]	@ movhi
3652:../src/stm32f30x_tim.c **** 
3653:../src/stm32f30x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
3654:../src/stm32f30x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 6422              		.loc 1 3654 0
 6423 1e60 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6424 1e62 4FEA0323 		lsl	r3, r3, #8
 6425 1e66 9AB2     		uxth	r2, r3
 6426 1e68 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6427 1e6a 1343     		orrs	r3, r3, r2
 6428 1e6c 9AB2     		uxth	r2, r3
 6429 1e6e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6430 1e70 1343     		orrs	r3, r3, r2
 6431 1e72 9AB2     		uxth	r2, r3
 6432 1e74 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6433 1e76 1343     		orrs	r3, r3, r2
 6434 1e78 FB82     		strh	r3, [r7, #22]	@ movhi
3655:../src/stm32f30x_tim.c **** 
3656:../src/stm32f30x_tim.c ****   /* Write to TIMx SMCR */
3657:../src/stm32f30x_tim.c ****   TIMx->SMCR = tmpsmcr;
 6435              		.loc 1 3657 0
 6436 1e7a FA8A     		ldrh	r2, [r7, #22]
 6437 1e7c FB68     		ldr	r3, [r7, #12]
 6438 1e7e 9A60     		str	r2, [r3, #8]
3658:../src/stm32f30x_tim.c **** }
 6439              		.loc 1 3658 0
 6440 1e80 07F11C07 		add	r7, r7, #28
 6441 1e84 BD46     		mov	sp, r7
 6442 1e86 80BC     		pop	{r7}
 6443 1e88 7047     		bx	lr
 6444              		.cfi_endproc
 6445              	.LFE217:
 6447 1e8a 00BF     		.align	2
 6448              		.global	TIM_EncoderInterfaceConfig
 6449              		.thumb
 6450              		.thumb_func
 6452              	TIM_EncoderInterfaceConfig:
 6453              	.LFB218:
3659:../src/stm32f30x_tim.c **** /**
3660:../src/stm32f30x_tim.c ****   * @}
3661:../src/stm32f30x_tim.c ****   */
3662:../src/stm32f30x_tim.c **** 
3663:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group8 Specific interface management functions
3664:../src/stm32f30x_tim.c ****  *  @brief    Specific interface management functions 
3665:../src/stm32f30x_tim.c ****  *
3666:../src/stm32f30x_tim.c **** @verbatim   
3667:../src/stm32f30x_tim.c ****  ===============================================================================
3668:../src/stm32f30x_tim.c ****               ##### Specific interface management functions #####
3669:../src/stm32f30x_tim.c ****  ===============================================================================  
3670:../src/stm32f30x_tim.c **** 
3671:../src/stm32f30x_tim.c **** @endverbatim
3672:../src/stm32f30x_tim.c ****   * @{
3673:../src/stm32f30x_tim.c ****   */
3674:../src/stm32f30x_tim.c **** 
3675:../src/stm32f30x_tim.c **** /**
3676:../src/stm32f30x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
3677:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4 or 8 to select the TIM 
3678:../src/stm32f30x_tim.c ****   *         peripheral.
3679:../src/stm32f30x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
3680:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3681:../src/stm32f30x_tim.c ****   *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
3682:../src/stm32f30x_tim.c ****   *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
3683:../src/stm32f30x_tim.c ****   *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
3684:../src/stm32f30x_tim.c ****   *                                       on the level of the other input.
3685:../src/stm32f30x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
3686:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3687:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3688:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3689:../src/stm32f30x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
3690:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3691:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3692:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3693:../src/stm32f30x_tim.c ****   * @retval None
3694:../src/stm32f30x_tim.c ****   */
3695:../src/stm32f30x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
3696:../src/stm32f30x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
3697:../src/stm32f30x_tim.c **** {
 6454              		.loc 1 3697 0
 6455              		.cfi_startproc
 6456              		@ args = 0, pretend = 0, frame = 24
 6457              		@ frame_needed = 1, uses_anonymous_args = 0
 6458              		@ link register save eliminated.
 6459 1e8c 80B4     		push	{r7}
 6460              	.LCFI321:
 6461              		.cfi_def_cfa_offset 4
 6462              		.cfi_offset 7, -4
 6463 1e8e 87B0     		sub	sp, sp, #28
 6464              	.LCFI322:
 6465              		.cfi_def_cfa_offset 32
 6466 1e90 00AF     		add	r7, sp, #0
 6467              	.LCFI323:
 6468              		.cfi_def_cfa_register 7
 6469 1e92 F860     		str	r0, [r7, #12]
 6470 1e94 7981     		strh	r1, [r7, #10]	@ movhi
 6471 1e96 3A81     		strh	r2, [r7, #8]	@ movhi
 6472 1e98 FB80     		strh	r3, [r7, #6]	@ movhi
3698:../src/stm32f30x_tim.c ****   uint16_t tmpsmcr = 0;
 6473              		.loc 1 3698 0
 6474 1e9a 4FF00003 		mov	r3, #0
 6475 1e9e FB82     		strh	r3, [r7, #22]	@ movhi
3699:../src/stm32f30x_tim.c ****   uint16_t tmpccmr1 = 0;
 6476              		.loc 1 3699 0
 6477 1ea0 4FF00003 		mov	r3, #0
 6478 1ea4 BB82     		strh	r3, [r7, #20]	@ movhi
3700:../src/stm32f30x_tim.c ****   uint16_t tmpccer = 0;
 6479              		.loc 1 3700 0
 6480 1ea6 4FF00003 		mov	r3, #0
 6481 1eaa 7B82     		strh	r3, [r7, #18]	@ movhi
3701:../src/stm32f30x_tim.c ****     
3702:../src/stm32f30x_tim.c ****   /* Check the parameters */
3703:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3704:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
3705:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
3706:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
3707:../src/stm32f30x_tim.c **** 
3708:../src/stm32f30x_tim.c ****   /* Get the TIMx SMCR register value */
3709:../src/stm32f30x_tim.c ****   tmpsmcr = TIMx->SMCR;
 6482              		.loc 1 3709 0
 6483 1eac FB68     		ldr	r3, [r7, #12]
 6484 1eae 9B68     		ldr	r3, [r3, #8]
 6485 1eb0 FB82     		strh	r3, [r7, #22]	@ movhi
3710:../src/stm32f30x_tim.c **** 
3711:../src/stm32f30x_tim.c ****   /* Get the TIMx CCMR1 register value */
3712:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6486              		.loc 1 3712 0
 6487 1eb2 FB68     		ldr	r3, [r7, #12]
 6488 1eb4 9B69     		ldr	r3, [r3, #24]
 6489 1eb6 BB82     		strh	r3, [r7, #20]	@ movhi
3713:../src/stm32f30x_tim.c **** 
3714:../src/stm32f30x_tim.c ****   /* Get the TIMx CCER register value */
3715:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 6490              		.loc 1 3715 0
 6491 1eb8 FB68     		ldr	r3, [r7, #12]
 6492 1eba 1B6A     		ldr	r3, [r3, #32]
 6493 1ebc 7B82     		strh	r3, [r7, #18]	@ movhi
3716:../src/stm32f30x_tim.c **** 
3717:../src/stm32f30x_tim.c ****   /* Set the encoder Mode */
3718:../src/stm32f30x_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 6494              		.loc 1 3718 0
 6495 1ebe FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6496 1ec0 23F00703 		bic	r3, r3, #7
 6497 1ec4 FB82     		strh	r3, [r7, #22]	@ movhi
3719:../src/stm32f30x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 6498              		.loc 1 3719 0
 6499 1ec6 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6500 1ec8 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6501 1eca 1343     		orrs	r3, r3, r2
 6502 1ecc FB82     		strh	r3, [r7, #22]	@ movhi
3720:../src/stm32f30x_tim.c **** 
3721:../src/stm32f30x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
3722:../src/stm32f30x_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 6503              		.loc 1 3722 0
 6504 1ece BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6505 1ed0 23F44073 		bic	r3, r3, #768
 6506 1ed4 23F00303 		bic	r3, r3, #3
 6507 1ed8 BB82     		strh	r3, [r7, #20]	@ movhi
3723:../src/stm32f30x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 6508              		.loc 1 3723 0
 6509 1eda BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6510 1edc 43F48073 		orr	r3, r3, #256
 6511 1ee0 43F00103 		orr	r3, r3, #1
 6512 1ee4 BB82     		strh	r3, [r7, #20]	@ movhi
3724:../src/stm32f30x_tim.c **** 
3725:../src/stm32f30x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
3726:../src/stm32f30x_tim.c ****   tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 6513              		.loc 1 3726 0
 6514 1ee6 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 6515 1ee8 23F02203 		bic	r3, r3, #34
 6516 1eec 7B82     		strh	r3, [r7, #18]	@ movhi
3727:../src/stm32f30x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 6517              		.loc 1 3727 0
 6518 1eee FB88     		ldrh	r3, [r7, #6]	@ movhi
 6519 1ef0 4FEA0313 		lsl	r3, r3, #4
 6520 1ef4 9AB2     		uxth	r2, r3
 6521 1ef6 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6522 1ef8 1343     		orrs	r3, r3, r2
 6523 1efa 9AB2     		uxth	r2, r3
 6524 1efc 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 6525 1efe 1343     		orrs	r3, r3, r2
 6526 1f00 7B82     		strh	r3, [r7, #18]	@ movhi
3728:../src/stm32f30x_tim.c **** 
3729:../src/stm32f30x_tim.c ****   /* Write to TIMx SMCR */
3730:../src/stm32f30x_tim.c ****   TIMx->SMCR = tmpsmcr;
 6527              		.loc 1 3730 0
 6528 1f02 FA8A     		ldrh	r2, [r7, #22]
 6529 1f04 FB68     		ldr	r3, [r7, #12]
 6530 1f06 9A60     		str	r2, [r3, #8]
3731:../src/stm32f30x_tim.c **** 
3732:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 */
3733:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 6531              		.loc 1 3733 0
 6532 1f08 BA8A     		ldrh	r2, [r7, #20]
 6533 1f0a FB68     		ldr	r3, [r7, #12]
 6534 1f0c 9A61     		str	r2, [r3, #24]
3734:../src/stm32f30x_tim.c **** 
3735:../src/stm32f30x_tim.c ****   /* Write to TIMx CCER */
3736:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 6535              		.loc 1 3736 0
 6536 1f0e 7A8A     		ldrh	r2, [r7, #18]
 6537 1f10 FB68     		ldr	r3, [r7, #12]
 6538 1f12 1A62     		str	r2, [r3, #32]
3737:../src/stm32f30x_tim.c **** }
 6539              		.loc 1 3737 0
 6540 1f14 07F11C07 		add	r7, r7, #28
 6541 1f18 BD46     		mov	sp, r7
 6542 1f1a 80BC     		pop	{r7}
 6543 1f1c 7047     		bx	lr
 6544              		.cfi_endproc
 6545              	.LFE218:
 6547 1f1e 00BF     		.align	2
 6548              		.global	TIM_SelectHallSensor
 6549              		.thumb
 6550              		.thumb_func
 6552              	TIM_SelectHallSensor:
 6553              	.LFB219:
3738:../src/stm32f30x_tim.c **** 
3739:../src/stm32f30x_tim.c **** /**
3740:../src/stm32f30x_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
3741:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 8 or 15 to select the TIM 
3742:../src/stm32f30x_tim.c ****   *         peripheral.
3743:../src/stm32f30x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
3744:../src/stm32f30x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3745:../src/stm32f30x_tim.c ****   * @retval None
3746:../src/stm32f30x_tim.c ****   */
3747:../src/stm32f30x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
3748:../src/stm32f30x_tim.c **** {
 6554              		.loc 1 3748 0
 6555              		.cfi_startproc
 6556              		@ args = 0, pretend = 0, frame = 8
 6557              		@ frame_needed = 1, uses_anonymous_args = 0
 6558              		@ link register save eliminated.
 6559 1f20 80B4     		push	{r7}
 6560              	.LCFI324:
 6561              		.cfi_def_cfa_offset 4
 6562              		.cfi_offset 7, -4
 6563 1f22 83B0     		sub	sp, sp, #12
 6564              	.LCFI325:
 6565              		.cfi_def_cfa_offset 16
 6566 1f24 00AF     		add	r7, sp, #0
 6567              	.LCFI326:
 6568              		.cfi_def_cfa_register 7
 6569 1f26 7860     		str	r0, [r7, #4]
 6570 1f28 0B46     		mov	r3, r1
 6571 1f2a FB70     		strb	r3, [r7, #3]
3749:../src/stm32f30x_tim.c ****   /* Check the parameters */
3750:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3751:../src/stm32f30x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3752:../src/stm32f30x_tim.c **** 
3753:../src/stm32f30x_tim.c ****   if (NewState != DISABLE)
 6572              		.loc 1 3753 0
 6573 1f2c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 6574 1f2e 002B     		cmp	r3, #0
 6575 1f30 06D0     		beq	.L196
3754:../src/stm32f30x_tim.c ****   {
3755:../src/stm32f30x_tim.c ****     /* Set the TI1S Bit */
3756:../src/stm32f30x_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
 6576              		.loc 1 3756 0
 6577 1f32 7B68     		ldr	r3, [r7, #4]
 6578 1f34 5B68     		ldr	r3, [r3, #4]
 6579 1f36 43F08002 		orr	r2, r3, #128
 6580 1f3a 7B68     		ldr	r3, [r7, #4]
 6581 1f3c 5A60     		str	r2, [r3, #4]
 6582 1f3e 06E0     		b	.L195
 6583              	.L196:
3757:../src/stm32f30x_tim.c ****   }
3758:../src/stm32f30x_tim.c ****   else
3759:../src/stm32f30x_tim.c ****   {
3760:../src/stm32f30x_tim.c ****     /* Reset the TI1S Bit */
3761:../src/stm32f30x_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 6584              		.loc 1 3761 0
 6585 1f40 7B68     		ldr	r3, [r7, #4]
 6586 1f42 5A68     		ldr	r2, [r3, #4]
 6587 1f44 4FF67F73 		movw	r3, #65407
 6588 1f48 1340     		ands	r3, r3, r2
 6589 1f4a 7A68     		ldr	r2, [r7, #4]
 6590 1f4c 5360     		str	r3, [r2, #4]
 6591              	.L195:
3762:../src/stm32f30x_tim.c ****   }
3763:../src/stm32f30x_tim.c **** }
 6592              		.loc 1 3763 0
 6593 1f4e 07F10C07 		add	r7, r7, #12
 6594 1f52 BD46     		mov	sp, r7
 6595 1f54 80BC     		pop	{r7}
 6596 1f56 7047     		bx	lr
 6597              		.cfi_endproc
 6598              	.LFE219:
 6600              		.align	2
 6601              		.global	TIM_RemapConfig
 6602              		.thumb
 6603              		.thumb_func
 6605              	TIM_RemapConfig:
 6606              	.LFB220:
3764:../src/stm32f30x_tim.c **** /**
3765:../src/stm32f30x_tim.c ****   * @}
3766:../src/stm32f30x_tim.c ****   */
3767:../src/stm32f30x_tim.c **** 
3768:../src/stm32f30x_tim.c **** /** @defgroup TIM_Group9 Specific remapping management function
3769:../src/stm32f30x_tim.c ****  *  @brief   Specific remapping management function
3770:../src/stm32f30x_tim.c ****  *
3771:../src/stm32f30x_tim.c **** @verbatim   
3772:../src/stm32f30x_tim.c ****  ===============================================================================
3773:../src/stm32f30x_tim.c ****                ##### Specific remapping management function #####
3774:../src/stm32f30x_tim.c ****  ===============================================================================  
3775:../src/stm32f30x_tim.c **** 
3776:../src/stm32f30x_tim.c **** @endverbatim
3777:../src/stm32f30x_tim.c ****   * @{
3778:../src/stm32f30x_tim.c ****   */
3779:../src/stm32f30x_tim.c **** 
3780:../src/stm32f30x_tim.c **** /**
3781:../src/stm32f30x_tim.c ****   * @brief  Configures the TIM16 Remapping input Capabilities.
3782:../src/stm32f30x_tim.c ****   * @param TIMx: where x can be 1, 8 or 16 to select the TIM peripheral.
3783:../src/stm32f30x_tim.c ****   * @param TIM_Remap: specifies the TIM input reampping source.
3784:../src/stm32f30x_tim.c ****   *   This parameter can be one of the following values:
3785:../src/stm32f30x_tim.c ****   *            @arg TIM16_GPIO: TIM16 Channel 1 is connected to GPIO.
3786:../src/stm32f30x_tim.c ****   *            @arg TIM16_RTC_CLK: TIM16 Channel 1 is connected to RTC input clock.
3787:../src/stm32f30x_tim.c ****   *            @arg TIM16_HSE_DIV32: TIM16 Channel 1 is connected to HSE/32 clock.  
3788:../src/stm32f30x_tim.c ****   *            @arg TIM16_MCO: TIM16 Channel 1 is connected to MCO clock. 
3789:../src/stm32f30x_tim.c ****   *            @arg TIM1_ADC1_AWDG1: TIM1 ETR is connected to ADC1 AWDG1.
3790:../src/stm32f30x_tim.c ****   *            @arg TIM1_ADC1_AWDG2: TIM1 ETR is connected to ADC1 AWDG2.
3791:../src/stm32f30x_tim.c ****   *            @arg TIM1_ADC1_AWDG3: TIM1 ETR is connected to ADC1 AWDG3.  
3792:../src/stm32f30x_tim.c ****   *            @arg TIM1_ADC4_AWDG1: TIM1 ETR is connected to ADC4 AWDG1.
3793:../src/stm32f30x_tim.c ****   *            @arg TIM1_ADC4_AWDG2: TIM1 ETR is connected to ADC4 AWDG2.
3794:../src/stm32f30x_tim.c ****   *            @arg TIM1_ADC4_AWDG3: TIM1 ETR is connected to ADC4 AWDG3. 
3795:../src/stm32f30x_tim.c ****   *            @arg TIM8_ADC2_AWDG1: TIM8 ETR is connected to ADC2 AWDG1.
3796:../src/stm32f30x_tim.c ****   *            @arg TIM8_ADC2_AWDG2: TIM8 ETR is connected to ADC2 AWDG2.
3797:../src/stm32f30x_tim.c ****   *            @arg TIM8_ADC2_AWDG3: TIM8 ETR is connected to ADC2 AWDG3.
3798:../src/stm32f30x_tim.c ****   *            @arg TIM8_ADC4_AWDG1: TIM8 ETR is connected to ADC4 AWDG1.
3799:../src/stm32f30x_tim.c ****   *            @arg TIM8_ADC4_AWDG2: TIM8 ETR is connected to ADC4 AWDG2.
3800:../src/stm32f30x_tim.c ****   *            @arg TIM8_ADC4_AWDG3: TIM8 ETR is connected to ADC4 AWDG3.  
3801:../src/stm32f30x_tim.c ****   * @retval : None
3802:../src/stm32f30x_tim.c ****   */
3803:../src/stm32f30x_tim.c **** void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
3804:../src/stm32f30x_tim.c **** {
 6607              		.loc 1 3804 0
 6608              		.cfi_startproc
 6609              		@ args = 0, pretend = 0, frame = 8
 6610              		@ frame_needed = 1, uses_anonymous_args = 0
 6611              		@ link register save eliminated.
 6612 1f58 80B4     		push	{r7}
 6613              	.LCFI327:
 6614              		.cfi_def_cfa_offset 4
 6615              		.cfi_offset 7, -4
 6616 1f5a 83B0     		sub	sp, sp, #12
 6617              	.LCFI328:
 6618              		.cfi_def_cfa_offset 16
 6619 1f5c 00AF     		add	r7, sp, #0
 6620              	.LCFI329:
 6621              		.cfi_def_cfa_register 7
 6622 1f5e 7860     		str	r0, [r7, #4]
 6623 1f60 0B46     		mov	r3, r1
 6624 1f62 7B80     		strh	r3, [r7, #2]	@ movhi
3805:../src/stm32f30x_tim.c ****  /* Check the parameters */
3806:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
3807:../src/stm32f30x_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
3808:../src/stm32f30x_tim.c **** 
3809:../src/stm32f30x_tim.c ****   /* Set the Timer remapping configuration */
3810:../src/stm32f30x_tim.c ****   TIMx->OR =  TIM_Remap;
 6625              		.loc 1 3810 0
 6626 1f64 7B68     		ldr	r3, [r7, #4]
 6627 1f66 7A88     		ldrh	r2, [r7, #2]	@ movhi
 6628 1f68 A3F85020 		strh	r2, [r3, #80]	@ movhi
3811:../src/stm32f30x_tim.c **** }
 6629              		.loc 1 3811 0
 6630 1f6c 07F10C07 		add	r7, r7, #12
 6631 1f70 BD46     		mov	sp, r7
 6632 1f72 80BC     		pop	{r7}
 6633 1f74 7047     		bx	lr
 6634              		.cfi_endproc
 6635              	.LFE220:
 6637 1f76 00BF     		.align	2
 6638              		.thumb
 6639              		.thumb_func
 6641              	TI1_Config:
 6642              	.LFB221:
3812:../src/stm32f30x_tim.c **** /**
3813:../src/stm32f30x_tim.c ****   * @}
3814:../src/stm32f30x_tim.c ****   */
3815:../src/stm32f30x_tim.c **** 
3816:../src/stm32f30x_tim.c **** /**
3817:../src/stm32f30x_tim.c ****   * @brief  Configure the TI1 as Input.
3818:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 
3819:../src/stm32f30x_tim.c ****   *         to select the TIM peripheral.
3820:../src/stm32f30x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3821:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3822:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Rising
3823:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3824:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_BothEdge  
3825:../src/stm32f30x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3826:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3827:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
3828:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
3829:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
3830:../src/stm32f30x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3831:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3832:../src/stm32f30x_tim.c ****   * @retval None
3833:../src/stm32f30x_tim.c ****   */
3834:../src/stm32f30x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3835:../src/stm32f30x_tim.c ****                        uint16_t TIM_ICFilter)
3836:../src/stm32f30x_tim.c **** {
 6643              		.loc 1 3836 0
 6644              		.cfi_startproc
 6645              		@ args = 0, pretend = 0, frame = 24
 6646              		@ frame_needed = 1, uses_anonymous_args = 0
 6647              		@ link register save eliminated.
 6648 1f78 80B4     		push	{r7}
 6649              	.LCFI330:
 6650              		.cfi_def_cfa_offset 4
 6651              		.cfi_offset 7, -4
 6652 1f7a 87B0     		sub	sp, sp, #28
 6653              	.LCFI331:
 6654              		.cfi_def_cfa_offset 32
 6655 1f7c 00AF     		add	r7, sp, #0
 6656              	.LCFI332:
 6657              		.cfi_def_cfa_register 7
 6658 1f7e F860     		str	r0, [r7, #12]
 6659 1f80 7981     		strh	r1, [r7, #10]	@ movhi
 6660 1f82 3A81     		strh	r2, [r7, #8]	@ movhi
 6661 1f84 FB80     		strh	r3, [r7, #6]	@ movhi
3837:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0, tmpccer = 0;
 6662              		.loc 1 3837 0
 6663 1f86 4FF00003 		mov	r3, #0
 6664 1f8a 7B61     		str	r3, [r7, #20]
 6665 1f8c 4FF00003 		mov	r3, #0
 6666 1f90 3B61     		str	r3, [r7, #16]
3838:../src/stm32f30x_tim.c **** 
3839:../src/stm32f30x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3840:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 6667              		.loc 1 3840 0
 6668 1f92 FB68     		ldr	r3, [r7, #12]
 6669 1f94 1B6A     		ldr	r3, [r3, #32]
 6670 1f96 23F00102 		bic	r2, r3, #1
 6671 1f9a FB68     		ldr	r3, [r7, #12]
 6672 1f9c 1A62     		str	r2, [r3, #32]
3841:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6673              		.loc 1 3841 0
 6674 1f9e FB68     		ldr	r3, [r7, #12]
 6675 1fa0 9B69     		ldr	r3, [r3, #24]
 6676 1fa2 7B61     		str	r3, [r7, #20]
3842:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 6677              		.loc 1 3842 0
 6678 1fa4 FB68     		ldr	r3, [r7, #12]
 6679 1fa6 1B6A     		ldr	r3, [r3, #32]
 6680 1fa8 3B61     		str	r3, [r7, #16]
3843:../src/stm32f30x_tim.c **** 
3844:../src/stm32f30x_tim.c ****   /* Select the Input and set the filter */
3845:../src/stm32f30x_tim.c ****   tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC1S) & ((uint32_t)~TIM_CCMR1_IC1F);
 6681              		.loc 1 3845 0
 6682 1faa 7B69     		ldr	r3, [r7, #20]
 6683 1fac 23F0F303 		bic	r3, r3, #243
 6684 1fb0 7B61     		str	r3, [r7, #20]
3846:../src/stm32f30x_tim.c ****   tmpccmr1 |= (uint32_t)(TIM_ICSelection | (uint32_t)((uint32_t)TIM_ICFilter << 4));
 6685              		.loc 1 3846 0
 6686 1fb2 3A89     		ldrh	r2, [r7, #8]
 6687 1fb4 FB88     		ldrh	r3, [r7, #6]
 6688 1fb6 4FEA0313 		lsl	r3, r3, #4
 6689 1fba 1343     		orrs	r3, r3, r2
 6690 1fbc 7A69     		ldr	r2, [r7, #20]
 6691 1fbe 1343     		orrs	r3, r3, r2
 6692 1fc0 7B61     		str	r3, [r7, #20]
3847:../src/stm32f30x_tim.c **** 
3848:../src/stm32f30x_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3849:../src/stm32f30x_tim.c ****   tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 6693              		.loc 1 3849 0
 6694 1fc2 3B69     		ldr	r3, [r7, #16]
 6695 1fc4 23F00A03 		bic	r3, r3, #10
 6696 1fc8 3B61     		str	r3, [r7, #16]
3850:../src/stm32f30x_tim.c ****   tmpccer |= (uint32_t)(TIM_ICPolarity | (uint32_t)TIM_CCER_CC1E);
 6697              		.loc 1 3850 0
 6698 1fca 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6699 1fcc 43F00103 		orr	r3, r3, #1
 6700 1fd0 9BB2     		uxth	r3, r3
 6701 1fd2 3A69     		ldr	r2, [r7, #16]
 6702 1fd4 1343     		orrs	r3, r3, r2
 6703 1fd6 3B61     		str	r3, [r7, #16]
3851:../src/stm32f30x_tim.c **** 
3852:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3853:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 6704              		.loc 1 3853 0
 6705 1fd8 FB68     		ldr	r3, [r7, #12]
 6706 1fda 7A69     		ldr	r2, [r7, #20]
 6707 1fdc 9A61     		str	r2, [r3, #24]
3854:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 6708              		.loc 1 3854 0
 6709 1fde FB68     		ldr	r3, [r7, #12]
 6710 1fe0 3A69     		ldr	r2, [r7, #16]
 6711 1fe2 1A62     		str	r2, [r3, #32]
3855:../src/stm32f30x_tim.c **** }
 6712              		.loc 1 3855 0
 6713 1fe4 07F11C07 		add	r7, r7, #28
 6714 1fe8 BD46     		mov	sp, r7
 6715 1fea 80BC     		pop	{r7}
 6716 1fec 7047     		bx	lr
 6717              		.cfi_endproc
 6718              	.LFE221:
 6720 1fee 00BF     		.align	2
 6721              		.thumb
 6722              		.thumb_func
 6724              	TI2_Config:
 6725              	.LFB222:
3856:../src/stm32f30x_tim.c **** 
3857:../src/stm32f30x_tim.c **** /**
3858:../src/stm32f30x_tim.c ****   * @brief  Configure the TI2 as Input.
3859:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3860:../src/stm32f30x_tim.c ****   *         peripheral.
3861:../src/stm32f30x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3862:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3863:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Rising
3864:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3865:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_BothEdge   
3866:../src/stm32f30x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3867:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3868:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
3869:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
3870:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
3871:../src/stm32f30x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3872:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3873:../src/stm32f30x_tim.c ****   * @retval None
3874:../src/stm32f30x_tim.c ****   */
3875:../src/stm32f30x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3876:../src/stm32f30x_tim.c ****                        uint16_t TIM_ICFilter)
3877:../src/stm32f30x_tim.c **** {
 6726              		.loc 1 3877 0
 6727              		.cfi_startproc
 6728              		@ args = 0, pretend = 0, frame = 32
 6729              		@ frame_needed = 1, uses_anonymous_args = 0
 6730              		@ link register save eliminated.
 6731 1ff0 80B4     		push	{r7}
 6732              	.LCFI333:
 6733              		.cfi_def_cfa_offset 4
 6734              		.cfi_offset 7, -4
 6735 1ff2 89B0     		sub	sp, sp, #36
 6736              	.LCFI334:
 6737              		.cfi_def_cfa_offset 40
 6738 1ff4 00AF     		add	r7, sp, #0
 6739              	.LCFI335:
 6740              		.cfi_def_cfa_register 7
 6741 1ff6 F860     		str	r0, [r7, #12]
 6742 1ff8 7981     		strh	r1, [r7, #10]	@ movhi
 6743 1ffa 3A81     		strh	r2, [r7, #8]	@ movhi
 6744 1ffc FB80     		strh	r3, [r7, #6]	@ movhi
3878:../src/stm32f30x_tim.c ****   uint32_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 6745              		.loc 1 3878 0
 6746 1ffe 4FF00003 		mov	r3, #0
 6747 2002 FB61     		str	r3, [r7, #28]
 6748 2004 4FF00003 		mov	r3, #0
 6749 2008 BB61     		str	r3, [r7, #24]
 6750 200a 4FF00003 		mov	r3, #0
 6751 200e 7B61     		str	r3, [r7, #20]
3879:../src/stm32f30x_tim.c **** 
3880:../src/stm32f30x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3881:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 6752              		.loc 1 3881 0
 6753 2010 FB68     		ldr	r3, [r7, #12]
 6754 2012 1A6A     		ldr	r2, [r3, #32]
 6755 2014 4FF6EF73 		movw	r3, #65519
 6756 2018 1340     		ands	r3, r3, r2
 6757 201a FA68     		ldr	r2, [r7, #12]
 6758 201c 1362     		str	r3, [r2, #32]
3882:../src/stm32f30x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 6759              		.loc 1 3882 0
 6760 201e FB68     		ldr	r3, [r7, #12]
 6761 2020 9B69     		ldr	r3, [r3, #24]
 6762 2022 FB61     		str	r3, [r7, #28]
3883:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 6763              		.loc 1 3883 0
 6764 2024 FB68     		ldr	r3, [r7, #12]
 6765 2026 1B6A     		ldr	r3, [r3, #32]
 6766 2028 BB61     		str	r3, [r7, #24]
3884:../src/stm32f30x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 6767              		.loc 1 3884 0
 6768 202a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6769 202c 4FEA0313 		lsl	r3, r3, #4
 6770 2030 9BB2     		uxth	r3, r3
 6771 2032 7B61     		str	r3, [r7, #20]
3885:../src/stm32f30x_tim.c **** 
3886:../src/stm32f30x_tim.c ****   /* Select the Input and set the filter */
3887:../src/stm32f30x_tim.c ****   tmpccmr1 &= ((uint32_t)~TIM_CCMR1_CC2S) & ((uint32_t)~TIM_CCMR1_IC2F);
 6772              		.loc 1 3887 0
 6773 2034 FB69     		ldr	r3, [r7, #28]
 6774 2036 23F47343 		bic	r3, r3, #62208
 6775 203a FB61     		str	r3, [r7, #28]
3888:../src/stm32f30x_tim.c ****   tmpccmr1 |= (uint32_t)((uint32_t)TIM_ICFilter << 12);
 6776              		.loc 1 3888 0
 6777 203c FB88     		ldrh	r3, [r7, #6]
 6778 203e 4FEA0333 		lsl	r3, r3, #12
 6779 2042 FA69     		ldr	r2, [r7, #28]
 6780 2044 1343     		orrs	r3, r3, r2
 6781 2046 FB61     		str	r3, [r7, #28]
3889:../src/stm32f30x_tim.c ****   tmpccmr1 |= (uint32_t)((uint32_t)TIM_ICSelection << 8);
 6782              		.loc 1 3889 0
 6783 2048 3B89     		ldrh	r3, [r7, #8]
 6784 204a 4FEA0323 		lsl	r3, r3, #8
 6785 204e FA69     		ldr	r2, [r7, #28]
 6786 2050 1343     		orrs	r3, r3, r2
 6787 2052 FB61     		str	r3, [r7, #28]
3890:../src/stm32f30x_tim.c **** 
3891:../src/stm32f30x_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3892:../src/stm32f30x_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 6788              		.loc 1 3892 0
 6789 2054 BA69     		ldr	r2, [r7, #24]
 6790 2056 4FF65F73 		movw	r3, #65375
 6791 205a 1340     		ands	r3, r3, r2
 6792 205c BB61     		str	r3, [r7, #24]
3893:../src/stm32f30x_tim.c ****   tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 6793              		.loc 1 3893 0
 6794 205e 7B69     		ldr	r3, [r7, #20]
 6795 2060 9BB2     		uxth	r3, r3
 6796 2062 43F01003 		orr	r3, r3, #16
 6797 2066 9BB2     		uxth	r3, r3
 6798 2068 BA69     		ldr	r2, [r7, #24]
 6799 206a 1343     		orrs	r3, r3, r2
 6800 206c BB61     		str	r3, [r7, #24]
3894:../src/stm32f30x_tim.c **** 
3895:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3896:../src/stm32f30x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 6801              		.loc 1 3896 0
 6802 206e FB68     		ldr	r3, [r7, #12]
 6803 2070 FA69     		ldr	r2, [r7, #28]
 6804 2072 9A61     		str	r2, [r3, #24]
3897:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 6805              		.loc 1 3897 0
 6806 2074 FB68     		ldr	r3, [r7, #12]
 6807 2076 BA69     		ldr	r2, [r7, #24]
 6808 2078 1A62     		str	r2, [r3, #32]
3898:../src/stm32f30x_tim.c **** }
 6809              		.loc 1 3898 0
 6810 207a 07F12407 		add	r7, r7, #36
 6811 207e BD46     		mov	sp, r7
 6812 2080 80BC     		pop	{r7}
 6813 2082 7047     		bx	lr
 6814              		.cfi_endproc
 6815              	.LFE222:
 6817              		.align	2
 6818              		.thumb
 6819              		.thumb_func
 6821              	TI3_Config:
 6822              	.LFB223:
3899:../src/stm32f30x_tim.c **** 
3900:../src/stm32f30x_tim.c **** /**
3901:../src/stm32f30x_tim.c ****   * @brief  Configure the TI3 as Input.
3902:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3903:../src/stm32f30x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3904:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3905:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Rising
3906:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3907:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_BothEdge         
3908:../src/stm32f30x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3909:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3910:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
3911:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
3912:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
3913:../src/stm32f30x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3914:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3915:../src/stm32f30x_tim.c ****   * @retval None
3916:../src/stm32f30x_tim.c ****   */
3917:../src/stm32f30x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3918:../src/stm32f30x_tim.c ****                        uint16_t TIM_ICFilter)
3919:../src/stm32f30x_tim.c **** {
 6823              		.loc 1 3919 0
 6824              		.cfi_startproc
 6825              		@ args = 0, pretend = 0, frame = 24
 6826              		@ frame_needed = 1, uses_anonymous_args = 0
 6827              		@ link register save eliminated.
 6828 2084 80B4     		push	{r7}
 6829              	.LCFI336:
 6830              		.cfi_def_cfa_offset 4
 6831              		.cfi_offset 7, -4
 6832 2086 87B0     		sub	sp, sp, #28
 6833              	.LCFI337:
 6834              		.cfi_def_cfa_offset 32
 6835 2088 00AF     		add	r7, sp, #0
 6836              	.LCFI338:
 6837              		.cfi_def_cfa_register 7
 6838 208a F860     		str	r0, [r7, #12]
 6839 208c 7981     		strh	r1, [r7, #10]	@ movhi
 6840 208e 3A81     		strh	r2, [r7, #8]	@ movhi
 6841 2090 FB80     		strh	r3, [r7, #6]	@ movhi
3920:../src/stm32f30x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 6842              		.loc 1 3920 0
 6843 2092 4FF00003 		mov	r3, #0
 6844 2096 FB82     		strh	r3, [r7, #22]	@ movhi
 6845 2098 4FF00003 		mov	r3, #0
 6846 209c BB82     		strh	r3, [r7, #20]	@ movhi
 6847 209e 4FF00003 		mov	r3, #0
 6848 20a2 7B82     		strh	r3, [r7, #18]	@ movhi
3921:../src/stm32f30x_tim.c **** 
3922:../src/stm32f30x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3923:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 6849              		.loc 1 3923 0
 6850 20a4 FB68     		ldr	r3, [r7, #12]
 6851 20a6 1A6A     		ldr	r2, [r3, #32]
 6852 20a8 4FF6FF63 		movw	r3, #65279
 6853 20ac 1340     		ands	r3, r3, r2
 6854 20ae FA68     		ldr	r2, [r7, #12]
 6855 20b0 1362     		str	r3, [r2, #32]
3924:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6856              		.loc 1 3924 0
 6857 20b2 FB68     		ldr	r3, [r7, #12]
 6858 20b4 DB69     		ldr	r3, [r3, #28]
 6859 20b6 FB82     		strh	r3, [r7, #22]	@ movhi
3925:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 6860              		.loc 1 3925 0
 6861 20b8 FB68     		ldr	r3, [r7, #12]
 6862 20ba 1B6A     		ldr	r3, [r3, #32]
 6863 20bc BB82     		strh	r3, [r7, #20]	@ movhi
3926:../src/stm32f30x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 6864              		.loc 1 3926 0
 6865 20be 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6866 20c0 4FEA0323 		lsl	r3, r3, #8
 6867 20c4 7B82     		strh	r3, [r7, #18]	@ movhi
3927:../src/stm32f30x_tim.c **** 
3928:../src/stm32f30x_tim.c ****   /* Select the Input and set the filter */
3929:../src/stm32f30x_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 6868              		.loc 1 3929 0
 6869 20c6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6870 20c8 23F0F303 		bic	r3, r3, #243
 6871 20cc FB82     		strh	r3, [r7, #22]	@ movhi
3930:../src/stm32f30x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 6872              		.loc 1 3930 0
 6873 20ce FB88     		ldrh	r3, [r7, #6]	@ movhi
 6874 20d0 4FEA0313 		lsl	r3, r3, #4
 6875 20d4 9AB2     		uxth	r2, r3
 6876 20d6 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6877 20d8 1343     		orrs	r3, r3, r2
 6878 20da 9AB2     		uxth	r2, r3
 6879 20dc FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6880 20de 1343     		orrs	r3, r3, r2
 6881 20e0 FB82     		strh	r3, [r7, #22]	@ movhi
3931:../src/stm32f30x_tim.c **** 
3932:../src/stm32f30x_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3933:../src/stm32f30x_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 6882              		.loc 1 3933 0
 6883 20e2 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6884 20e4 23F42063 		bic	r3, r3, #2560
 6885 20e8 BB82     		strh	r3, [r7, #20]	@ movhi
3934:../src/stm32f30x_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 6886              		.loc 1 3934 0
 6887 20ea 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6888 20ec BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6889 20ee 1343     		orrs	r3, r3, r2
 6890 20f0 9BB2     		uxth	r3, r3
 6891 20f2 43F48073 		orr	r3, r3, #256
 6892 20f6 BB82     		strh	r3, [r7, #20]	@ movhi
3935:../src/stm32f30x_tim.c **** 
3936:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3937:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 6893              		.loc 1 3937 0
 6894 20f8 FA8A     		ldrh	r2, [r7, #22]
 6895 20fa FB68     		ldr	r3, [r7, #12]
 6896 20fc DA61     		str	r2, [r3, #28]
3938:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer;
 6897              		.loc 1 3938 0
 6898 20fe BA8A     		ldrh	r2, [r7, #20]
 6899 2100 FB68     		ldr	r3, [r7, #12]
 6900 2102 1A62     		str	r2, [r3, #32]
3939:../src/stm32f30x_tim.c **** }
 6901              		.loc 1 3939 0
 6902 2104 07F11C07 		add	r7, r7, #28
 6903 2108 BD46     		mov	sp, r7
 6904 210a 80BC     		pop	{r7}
 6905 210c 7047     		bx	lr
 6906              		.cfi_endproc
 6907              	.LFE223:
 6909 210e 00BF     		.align	2
 6910              		.thumb
 6911              		.thumb_func
 6913              	TI4_Config:
 6914              	.LFB224:
3940:../src/stm32f30x_tim.c **** 
3941:../src/stm32f30x_tim.c **** /**
3942:../src/stm32f30x_tim.c ****   * @brief  Configure the TI4 as Input.
3943:../src/stm32f30x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3944:../src/stm32f30x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3945:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3946:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Rising
3947:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3948:../src/stm32f30x_tim.c ****   *            @arg TIM_ICPolarity_BothEdge     
3949:../src/stm32f30x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3950:../src/stm32f30x_tim.c ****   *          This parameter can be one of the following values:
3951:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
3952:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
3953:../src/stm32f30x_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
3954:../src/stm32f30x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3955:../src/stm32f30x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3956:../src/stm32f30x_tim.c ****   * @retval None
3957:../src/stm32f30x_tim.c ****   */
3958:../src/stm32f30x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3959:../src/stm32f30x_tim.c ****                        uint16_t TIM_ICFilter)
3960:../src/stm32f30x_tim.c **** {
 6915              		.loc 1 3960 0
 6916              		.cfi_startproc
 6917              		@ args = 0, pretend = 0, frame = 24
 6918              		@ frame_needed = 1, uses_anonymous_args = 0
 6919              		@ link register save eliminated.
 6920 2110 80B4     		push	{r7}
 6921              	.LCFI339:
 6922              		.cfi_def_cfa_offset 4
 6923              		.cfi_offset 7, -4
 6924 2112 87B0     		sub	sp, sp, #28
 6925              	.LCFI340:
 6926              		.cfi_def_cfa_offset 32
 6927 2114 00AF     		add	r7, sp, #0
 6928              	.LCFI341:
 6929              		.cfi_def_cfa_register 7
 6930 2116 F860     		str	r0, [r7, #12]
 6931 2118 7981     		strh	r1, [r7, #10]	@ movhi
 6932 211a 3A81     		strh	r2, [r7, #8]	@ movhi
 6933 211c FB80     		strh	r3, [r7, #6]	@ movhi
3961:../src/stm32f30x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 6934              		.loc 1 3961 0
 6935 211e 4FF00003 		mov	r3, #0
 6936 2122 FB82     		strh	r3, [r7, #22]	@ movhi
 6937 2124 4FF00003 		mov	r3, #0
 6938 2128 BB82     		strh	r3, [r7, #20]	@ movhi
 6939 212a 4FF00003 		mov	r3, #0
 6940 212e 7B82     		strh	r3, [r7, #18]	@ movhi
3962:../src/stm32f30x_tim.c **** 
3963:../src/stm32f30x_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3964:../src/stm32f30x_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 6941              		.loc 1 3964 0
 6942 2130 FB68     		ldr	r3, [r7, #12]
 6943 2132 1A6A     		ldr	r2, [r3, #32]
 6944 2134 4EF6FF73 		movw	r3, #61439
 6945 2138 1340     		ands	r3, r3, r2
 6946 213a FA68     		ldr	r2, [r7, #12]
 6947 213c 1362     		str	r3, [r2, #32]
3965:../src/stm32f30x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6948              		.loc 1 3965 0
 6949 213e FB68     		ldr	r3, [r7, #12]
 6950 2140 DB69     		ldr	r3, [r3, #28]
 6951 2142 FB82     		strh	r3, [r7, #22]	@ movhi
3966:../src/stm32f30x_tim.c ****   tmpccer = TIMx->CCER;
 6952              		.loc 1 3966 0
 6953 2144 FB68     		ldr	r3, [r7, #12]
 6954 2146 1B6A     		ldr	r3, [r3, #32]
 6955 2148 BB82     		strh	r3, [r7, #20]	@ movhi
3967:../src/stm32f30x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 6956              		.loc 1 3967 0
 6957 214a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6958 214c 4FEA0333 		lsl	r3, r3, #12
 6959 2150 7B82     		strh	r3, [r7, #18]	@ movhi
3968:../src/stm32f30x_tim.c **** 
3969:../src/stm32f30x_tim.c ****   /* Select the Input and set the filter */
3970:../src/stm32f30x_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 6960              		.loc 1 3970 0
 6961 2152 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6962 2154 23F44073 		bic	r3, r3, #768
 6963 2158 4FEA0353 		lsl	r3, r3, #20
 6964 215c 4FEA1353 		lsr	r3, r3, #20
 6965 2160 FB82     		strh	r3, [r7, #22]	@ movhi
3971:../src/stm32f30x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 6966              		.loc 1 3971 0
 6967 2162 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6968 2164 4FEA0323 		lsl	r3, r3, #8
 6969 2168 9AB2     		uxth	r2, r3
 6970 216a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6971 216c 1343     		orrs	r3, r3, r2
 6972 216e FB82     		strh	r3, [r7, #22]	@ movhi
3972:../src/stm32f30x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 6973              		.loc 1 3972 0
 6974 2170 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6975 2172 4FEA0333 		lsl	r3, r3, #12
 6976 2176 9AB2     		uxth	r2, r3
 6977 2178 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6978 217a 1343     		orrs	r3, r3, r2
 6979 217c FB82     		strh	r3, [r7, #22]	@ movhi
3973:../src/stm32f30x_tim.c **** 
3974:../src/stm32f30x_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3975:../src/stm32f30x_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 6980              		.loc 1 3975 0
 6981 217e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6982 2180 23F40053 		bic	r3, r3, #8192
 6983 2184 4FEA4343 		lsl	r3, r3, #17
 6984 2188 4FEA5343 		lsr	r3, r3, #17
 6985 218c BB82     		strh	r3, [r7, #20]	@ movhi
3976:../src/stm32f30x_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 6986              		.loc 1 3976 0
 6987 218e 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6988 2190 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6989 2192 1343     		orrs	r3, r3, r2
 6990 2194 9BB2     		uxth	r3, r3
 6991 2196 43F48053 		orr	r3, r3, #4096
 6992 219a BB82     		strh	r3, [r7, #20]	@ movhi
3977:../src/stm32f30x_tim.c **** 
3978:../src/stm32f30x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3979:../src/stm32f30x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 6993              		.loc 1 3979 0
 6994 219c FA8A     		ldrh	r2, [r7, #22]
 6995 219e FB68     		ldr	r3, [r7, #12]
 6996 21a0 DA61     		str	r2, [r3, #28]
3980:../src/stm32f30x_tim.c ****   TIMx->CCER = tmpccer ;
 6997              		.loc 1 3980 0
 6998 21a2 BA8A     		ldrh	r2, [r7, #20]
 6999 21a4 FB68     		ldr	r3, [r7, #12]
 7000 21a6 1A62     		str	r2, [r3, #32]
3981:../src/stm32f30x_tim.c **** }
 7001              		.loc 1 3981 0
 7002 21a8 07F11C07 		add	r7, r7, #28
 7003 21ac BD46     		mov	sp, r7
 7004 21ae 80BC     		pop	{r7}
 7005 21b0 7047     		bx	lr
 7006              		.cfi_endproc
 7007              	.LFE224:
 7009              	.Letext0:
 7010              		.file 2 "/home/aghosh01/gcc-arm-none-eabi-4_7-2012q4/bin/../lib/gcc/arm-none-eabi/4.7.3/../../../.
 7011              		.file 3 "/home/aghosh01/Embedded/stm32_dev_wkspace/STM32F3x/inc/stm32f30x.h"
 7012              		.file 4 "/home/aghosh01/Embedded/stm32_dev_wkspace/STM32F3x/inc/stm32f30x_tim.h"
 7013              		.file 5 "/home/aghosh01/Embedded/stm32_dev_wkspace/STM32F3x/inc/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f30x_tim.c
     /tmp/ccdaxo5q.s:20     .text:00000000 $t
     /tmp/ccdaxo5q.s:25     .text:00000000 TIM_DeInit
     /tmp/ccdaxo5q.s:213    .text:00000198 TIM_TimeBaseInit
     /tmp/ccdaxo5q.s:367    .text:000002a8 TIM_TimeBaseStructInit
     /tmp/ccdaxo5q.s:418    .text:000002e4 TIM_PrescalerConfig
     /tmp/ccdaxo5q.s:461    .text:0000030c TIM_CounterModeConfig
     /tmp/ccdaxo5q.s:514    .text:00000344 TIM_SetCounter
     /tmp/ccdaxo5q.s:550    .text:00000360 TIM_SetAutoreload
     /tmp/ccdaxo5q.s:586    .text:0000037c TIM_GetCounter
     /tmp/ccdaxo5q.s:621    .text:00000394 TIM_GetPrescaler
     /tmp/ccdaxo5q.s:657    .text:000003b0 TIM_UpdateDisableConfig
     /tmp/ccdaxo5q.s:713    .text:000003f0 TIM_UpdateRequestConfig
     /tmp/ccdaxo5q.s:769    .text:00000430 TIM_UIFRemap
     /tmp/ccdaxo5q.s:825    .text:00000470 TIM_ARRPreloadConfig
     /tmp/ccdaxo5q.s:881    .text:000004b0 TIM_SelectOnePulseMode
     /tmp/ccdaxo5q.s:931    .text:000004e8 TIM_SetClockDivision
     /tmp/ccdaxo5q.s:981    .text:00000520 TIM_Cmd
     /tmp/ccdaxo5q.s:1037   .text:00000560 TIM_OC1Init
     /tmp/ccdaxo5q.s:1211   .text:00000688 TIM_OC2Init
     /tmp/ccdaxo5q.s:1377   .text:000007a0 TIM_OC3Init
     /tmp/ccdaxo5q.s:1541   .text:000008b0 TIM_OC4Init
     /tmp/ccdaxo5q.s:1673   .text:00000984 TIM_OC5Init
     /tmp/ccdaxo5q.s:1800   .text:00000a4c TIM_OC6Init
     /tmp/ccdaxo5q.s:1921   .text:00000b08 TIM_SelectGC5C1
     /tmp/ccdaxo5q.s:1973   .text:00000b40 TIM_SelectGC5C2
     /tmp/ccdaxo5q.s:2025   .text:00000b78 TIM_SelectGC5C3
     /tmp/ccdaxo5q.s:2077   .text:00000bb0 TIM_OCStructInit
     /tmp/ccdaxo5q.s:2140   .text:00000c04 TIM_SelectOCxM
     /tmp/ccdaxo5q.s:2258   .text:00000cc0 TIM_SetCompare1
     /tmp/ccdaxo5q.s:2294   .text:00000cdc TIM_SetCompare2
     /tmp/ccdaxo5q.s:2330   .text:00000cf8 TIM_SetCompare3
     /tmp/ccdaxo5q.s:2366   .text:00000d14 TIM_SetCompare4
     /tmp/ccdaxo5q.s:2402   .text:00000d30 TIM_SetCompare5
     /tmp/ccdaxo5q.s:2438   .text:00000d4c TIM_SetCompare6
     /tmp/ccdaxo5q.s:2474   .text:00000d68 TIM_ForcedOC1Config
     /tmp/ccdaxo5q.s:2528   .text:00000da4 TIM_ForcedOC2Config
     /tmp/ccdaxo5q.s:2583   .text:00000de4 TIM_ForcedOC3Config
     /tmp/ccdaxo5q.s:2636   .text:00000e1c TIM_ForcedOC4Config
     /tmp/ccdaxo5q.s:2690   .text:00000e58 TIM_ForcedOC5Config
     /tmp/ccdaxo5q.s:2743   .text:00000e90 TIM_ForcedOC6Config
     /tmp/ccdaxo5q.s:2797   .text:00000ecc TIM_OC1PreloadConfig
     /tmp/ccdaxo5q.s:2850   .text:00000f04 TIM_OC2PreloadConfig
     /tmp/ccdaxo5q.s:2904   .text:00000f40 TIM_OC3PreloadConfig
     /tmp/ccdaxo5q.s:2957   .text:00000f78 TIM_OC4PreloadConfig
     /tmp/ccdaxo5q.s:3011   .text:00000fb4 TIM_OC5PreloadConfig
     /tmp/ccdaxo5q.s:3064   .text:00000fec TIM_OC6PreloadConfig
     /tmp/ccdaxo5q.s:3118   .text:00001028 TIM_OC1FastConfig
     /tmp/ccdaxo5q.s:3171   .text:00001060 TIM_OC2FastConfig
     /tmp/ccdaxo5q.s:3225   .text:0000109c TIM_OC3FastConfig
     /tmp/ccdaxo5q.s:3278   .text:000010d4 TIM_OC4FastConfig
     /tmp/ccdaxo5q.s:3332   .text:00001110 TIM_ClearOC1Ref
     /tmp/ccdaxo5q.s:3385   .text:00001148 TIM_ClearOC2Ref
     /tmp/ccdaxo5q.s:3439   .text:00001184 TIM_ClearOC3Ref
     /tmp/ccdaxo5q.s:3492   .text:000011bc TIM_ClearOC4Ref
     /tmp/ccdaxo5q.s:3546   .text:000011f8 TIM_ClearOC5Ref
     /tmp/ccdaxo5q.s:3599   .text:00001230 TIM_ClearOC6Ref
     /tmp/ccdaxo5q.s:3653   .text:0000126c TIM_SelectOCREFClear
     /tmp/ccdaxo5q.s:3700   .text:0000129c TIM_OC1PolarityConfig
     /tmp/ccdaxo5q.s:3753   .text:000012d4 TIM_OC1NPolarityConfig
     /tmp/ccdaxo5q.s:3806   .text:0000130c TIM_OC2PolarityConfig
     /tmp/ccdaxo5q.s:3860   .text:00001348 TIM_OC2NPolarityConfig
     /tmp/ccdaxo5q.s:3914   .text:00001384 TIM_OC3PolarityConfig
     /tmp/ccdaxo5q.s:3968   .text:000013c0 TIM_OC3NPolarityConfig
     /tmp/ccdaxo5q.s:4022   .text:000013fc TIM_OC4PolarityConfig
     /tmp/ccdaxo5q.s:4076   .text:00001438 TIM_OC5PolarityConfig
     /tmp/ccdaxo5q.s:4130   .text:00001474 TIM_OC6PolarityConfig
     /tmp/ccdaxo5q.s:4184   .text:000014b0 TIM_CCxCmd
     /tmp/ccdaxo5q.s:4244   .text:00001500 TIM_CCxNCmd
     /tmp/ccdaxo5q.s:4304   .text:00001550 TIM_ICInit
     /tmp/ccdaxo5q.s:6641   .text:00001f78 TI1_Config
     /tmp/ccdaxo5q.s:4757   .text:00001758 TIM_SetIC1Prescaler
     /tmp/ccdaxo5q.s:6724   .text:00001ff0 TI2_Config
     /tmp/ccdaxo5q.s:4803   .text:00001788 TIM_SetIC2Prescaler
     /tmp/ccdaxo5q.s:6821   .text:00002084 TI3_Config
     /tmp/ccdaxo5q.s:4850   .text:000017bc TIM_SetIC3Prescaler
     /tmp/ccdaxo5q.s:6913   .text:00002110 TI4_Config
     /tmp/ccdaxo5q.s:4897   .text:000017ec TIM_SetIC4Prescaler
     /tmp/ccdaxo5q.s:4433   .text:000015f8 TIM_ICStructInit
     /tmp/ccdaxo5q.s:4484   .text:00001634 TIM_PWMIConfig
     /tmp/ccdaxo5q.s:4617   .text:000016f8 TIM_GetCapture1
     /tmp/ccdaxo5q.s:4652   .text:00001710 TIM_GetCapture2
     /tmp/ccdaxo5q.s:4687   .text:00001728 TIM_GetCapture3
     /tmp/ccdaxo5q.s:4722   .text:00001740 TIM_GetCapture4
     /tmp/ccdaxo5q.s:4946   .text:00001824 TIM_BDTRConfig
     /tmp/ccdaxo5q.s:5016   .text:00001874 TIM_Break1Config
     /tmp/ccdaxo5q.s:5066   .text:000018ac TIM_Break2Config
     /tmp/ccdaxo5q.s:5116   .text:000018e4 TIM_Break1Cmd
     /tmp/ccdaxo5q.s:5168   .text:0000191c TIM_Break2Cmd
     /tmp/ccdaxo5q.s:5220   .text:00001954 TIM_BDTRStructInit
     /tmp/ccdaxo5q.s:5279   .text:000019a0 TIM_CtrlPWMOutputs
     /tmp/ccdaxo5q.s:5332   .text:000019dc TIM_SelectCOM
     /tmp/ccdaxo5q.s:5385   .text:00001a14 TIM_CCPreloadControl
     /tmp/ccdaxo5q.s:5438   .text:00001a4c TIM_ITConfig
     /tmp/ccdaxo5q.s:5496   .text:00001a8c TIM_GenerateEvent
     /tmp/ccdaxo5q.s:5533   .text:00001aa8 TIM_GetFlagStatus
     /tmp/ccdaxo5q.s:5587   .text:00001ae0 TIM_ClearFlag
     /tmp/ccdaxo5q.s:5627   .text:00001b04 TIM_GetITStatus
     /tmp/ccdaxo5q.s:5702   .text:00001b64 TIM_ClearITPendingBit
     /tmp/ccdaxo5q.s:5742   .text:00001b88 TIM_DMAConfig
     /tmp/ccdaxo5q.s:5784   .text:00001bb0 TIM_DMACmd
     /tmp/ccdaxo5q.s:5842   .text:00001bf0 TIM_SelectCCDMA
     /tmp/ccdaxo5q.s:5895   .text:00001c28 TIM_InternalClockConfig
     /tmp/ccdaxo5q.s:5933   .text:00001c48 TIM_ITRxExternalClockConfig
     /tmp/ccdaxo5q.s:6152   .text:00001d4c TIM_SelectInputTrigger
     /tmp/ccdaxo5q.s:5976   .text:00001c74 TIM_TIxExternalClockConfig
     /tmp/ccdaxo5q.s:6041   .text:00001cc8 TIM_ETRClockMode1Config
     /tmp/ccdaxo5q.s:6390   .text:00001e40 TIM_ETRConfig
     /tmp/ccdaxo5q.s:6107   .text:00001d1c TIM_ETRClockMode2Config
     /tmp/ccdaxo5q.s:6205   .text:00001d84 TIM_SelectOutputTrigger
     /tmp/ccdaxo5q.s:6252   .text:00001db4 TIM_SelectOutputTrigger2
     /tmp/ccdaxo5q.s:6297   .text:00001de0 TIM_SelectSlaveMode
     /tmp/ccdaxo5q.s:6343   .text:00001e10 TIM_SelectMasterSlaveMode
     /tmp/ccdaxo5q.s:6452   .text:00001e8c TIM_EncoderInterfaceConfig
     /tmp/ccdaxo5q.s:6552   .text:00001f20 TIM_SelectHallSensor
     /tmp/ccdaxo5q.s:6605   .text:00001f58 TIM_RemapConfig
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.743cd71370ebc432b539c5dba7924ecc
                           .group:00000000 wm4.stm32f30x.h.56.6f19c65e98e3319a61449cb2b2455af5
                           .group:00000000 wm4.core_cm4.h.32.1434cd257ff5806b1b03cd32ab0641e9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.29.013e5bcf58dba2d27c60184174208e07
                           .group:00000000 wm4.core_cm4.h.155.cf7c793e178943e1bbf613f1b21cd51a
                           .group:00000000 wm4.stm32f30x.h.294.d8a54360eca16e4157694b52a095202d
                           .group:00000000 wm4.stm32f30x_adc.h.130.cbebad91f78fb87381fe0860eea6104e
                           .group:00000000 wm4.stm32f30x_can.h.50.8b8f5d301152c422a6e50622b33ef620
                           .group:00000000 wm4.stm32f30x_crc.h.54.66d4c5e565e18566aebd9abfd4bcd4b0
                           .group:00000000 wm4.stm32f30x_comp.h.91.06ae44150aaaa82c077b71df8db3541a
                           .group:00000000 wm4.stm32f30x_dac.h.49.b1b5b26e4ca241dbe67fa16dc86a615f
                           .group:00000000 wm4.stm32f30x_dbgmcu.h.53.b238a263ce6a2cc83f610cc35302a38b
                           .group:00000000 wm4.stm32f30x_dma.h.96.d7a2ddd10023e12781aa8ff5ac15d212
                           .group:00000000 wm4.stm32f30x_exti.h.60.8ca0809491a21dec6fc69cf7471e2bab
                           .group:00000000 wm4.stm32f30x_flash.h.70.32613455dfe7328932f786a224daac23
                           .group:00000000 wm4.stm32f30x_gpio.h.50.408e1f6250246e4cc28221970909d34c
                           .group:00000000 wm4.stm32f30x_syscfg.h.58.4cadeb4ec8e47d36b972bbb6b96b7161
                           .group:00000000 wm4.stm32f30x_i2c.h.86.3d51d4edc0e3b9ee9aae045ccbb7739a
                           .group:00000000 wm4.stm32f30x_iwdg.h.59.467d704fb073a015941f19b50fa6470a
                           .group:00000000 wm4.stm32f30x_opamp.h.75.704e2e5e2aab039de307aaa2dcc99fa5
                           .group:00000000 wm4.stm32f30x_pwr.h.59.5c85acff2a3e3c5085b2140c06025cfc
                           .group:00000000 wm4.stm32f30x_rcc.h.79.5ba7cac1e74879861a72556c25322aa4
                           .group:00000000 wm4.stm32f30x_rtc.h.133.d184e08ff40bda44db4bed94f9633384
                           .group:00000000 wm4.stm32f30x_spi.h.119.4d21ec94ec14f3553a127e61c0a9874f
                           .group:00000000 wm4.stm32f30x_usart.h.110.c89016273702821ff4f9fe43881f70b5
                           .group:00000000 wm4.stm32f30x_wwdg.h.58.4688eee61a2709866472b4b4c07d9275
                           .group:00000000 wm4.stm32f30x_misc.h.113.6a52e4fe7c3825a3ab05990f30dddf92
                           .group:00000000 wm4.stm32f30x_tim.h.175.d4a93cff2e7924577147254e501271b6

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
