
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -224.10

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3478.12    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.30    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.81    1.81   library removal time
                                  1.81   data required time
-----------------------------------------------------------------------------
                                  1.81   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.39    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.21    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3478.12    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.30    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.84    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.38    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   54.99    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.87    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   38.64    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   27.90    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   50.16    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.31 ^ _18246_/A (BUF_X1)
    10   27.09    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   30.11    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.88    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.10    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.46    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   35.05    0.17    0.19    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.85    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    4.20    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20583_/A (BUF_X1)
    10   20.41    0.02    0.06    1.07 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.07 v _20725_/A2 (NOR2_X1)
     1    3.61    0.02    0.04    1.11 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.02    0.00    1.11 ^ _30277_/B (FA_X1)
     1    1.70    0.01    0.10    1.21 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.21 v _21190_/A (INV_X1)
     1    3.89    0.01    0.02    1.23 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.23 ^ _30278_/A (FA_X1)
     1    4.09    0.02    0.09    1.32 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.32 v _30281_/A (FA_X1)
     1    3.61    0.02    0.11    1.42 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.42 v _30285_/B (FA_X1)
     1    4.42    0.02    0.13    1.55 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.55 ^ _30289_/B (FA_X1)
     1    3.74    0.02    0.10    1.65 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.65 v _30290_/A (FA_X1)
     1    1.96    0.01    0.12    1.77 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.77 ^ _21516_/A (INV_X1)
     1    3.18    0.01    0.01    1.78 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.78 v _30548_/A (HA_X1)
     4    6.50    0.02    0.06    1.83 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.83 v _23764_/B2 (AOI21_X1)
     1    1.86    0.02    0.03    1.87 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.87 ^ _23766_/B1 (OAI21_X1)
     3    5.24    0.01    0.03    1.89 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.89 v _23841_/B1 (AOI21_X1)
     1    1.84    0.02    0.03    1.92 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.92 ^ _23842_/B1 (OAI21_X1)
     1    2.03    0.01    0.02    1.94 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.94 v _23843_/B1 (AOI21_X1)
     1    1.92    0.02    0.03    1.97 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.97 ^ _23844_/A (INV_X1)
     3    4.75    0.01    0.02    1.99 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    1.99 v _23909_/A3 (NAND3_X1)
     1    1.76    0.01    0.02    2.01 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    2.01 ^ _23911_/A (OAI21_X1)
     2    3.36    0.01    0.02    2.03 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    2.03 v _23912_/A3 (NOR3_X1)
     1    2.53    0.03    0.06    2.08 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.08 ^ _23913_/B (XOR2_X1)
     1    3.31    0.03    0.06    2.14 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.14 ^ _23914_/B (MUX2_X1)
     2    5.03    0.02    0.05    2.19 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    4.39    0.02    0.02    2.22 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.22 v _23924_/B2 (AOI221_X1)
     1    6.43    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4    9.44    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   15.73    0.02    0.06    2.44 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25387_/B (MUX2_X1)
     1    1.45    0.01    0.06    2.51 v _25387_/Z (MUX2_X1)
                                         _02089_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3478.12    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.30    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.84    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.38    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   54.99    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   45.87    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   38.64    0.01    0.02    0.23 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   27.90    0.01    0.03    0.26 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   50.16    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.31 ^ _18246_/A (BUF_X1)
    10   27.09    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   30.11    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.00    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.88    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.10    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    2.46    0.01    0.06    0.73 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.73 v _18358_/B1 (AOI21_X1)
     8   35.05    0.17    0.19    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.85    0.01    0.05    0.99 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.99 ^ _20582_/A (AOI21_X1)
     2    4.20    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20583_/A (BUF_X1)
    10   20.41    0.02    0.06    1.07 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.07 v _20725_/A2 (NOR2_X1)
     1    3.61    0.02    0.04    1.11 ^ _20725_/ZN (NOR2_X1)
                                         _15300_ (net)
                  0.02    0.00    1.11 ^ _30277_/B (FA_X1)
     1    1.70    0.01    0.10    1.21 v _30277_/S (FA_X1)
                                         _15303_ (net)
                  0.01    0.00    1.21 v _21190_/A (INV_X1)
     1    3.89    0.01    0.02    1.23 ^ _21190_/ZN (INV_X1)
                                         _15304_ (net)
                  0.01    0.00    1.23 ^ _30278_/A (FA_X1)
     1    4.09    0.02    0.09    1.32 v _30278_/S (FA_X1)
                                         _15306_ (net)
                  0.02    0.00    1.32 v _30281_/A (FA_X1)
     1    3.61    0.02    0.11    1.42 v _30281_/S (FA_X1)
                                         _15316_ (net)
                  0.02    0.00    1.42 v _30285_/B (FA_X1)
     1    4.42    0.02    0.13    1.55 ^ _30285_/S (FA_X1)
                                         _15329_ (net)
                  0.02    0.00    1.55 ^ _30289_/B (FA_X1)
     1    3.74    0.02    0.10    1.65 v _30289_/S (FA_X1)
                                         _15344_ (net)
                  0.02    0.00    1.65 v _30290_/A (FA_X1)
     1    1.96    0.01    0.12    1.77 ^ _30290_/S (FA_X1)
                                         _15347_ (net)
                  0.01    0.00    1.77 ^ _21516_/A (INV_X1)
     1    3.18    0.01    0.01    1.78 v _21516_/ZN (INV_X1)
                                         _16168_ (net)
                  0.01    0.00    1.78 v _30548_/A (HA_X1)
     4    6.50    0.02    0.06    1.83 v _30548_/S (HA_X1)
                                         _16171_ (net)
                  0.02    0.00    1.83 v _23764_/B2 (AOI21_X1)
     1    1.86    0.02    0.03    1.87 ^ _23764_/ZN (AOI21_X1)
                                         _06266_ (net)
                  0.02    0.00    1.87 ^ _23766_/B1 (OAI21_X1)
     3    5.24    0.01    0.03    1.89 v _23766_/ZN (OAI21_X1)
                                         _06268_ (net)
                  0.01    0.00    1.89 v _23841_/B1 (AOI21_X1)
     1    1.84    0.02    0.03    1.92 ^ _23841_/ZN (AOI21_X1)
                                         _06340_ (net)
                  0.02    0.00    1.92 ^ _23842_/B1 (OAI21_X1)
     1    2.03    0.01    0.02    1.94 v _23842_/ZN (OAI21_X1)
                                         _06341_ (net)
                  0.01    0.00    1.94 v _23843_/B1 (AOI21_X1)
     1    1.92    0.02    0.03    1.97 ^ _23843_/ZN (AOI21_X1)
                                         _06342_ (net)
                  0.02    0.00    1.97 ^ _23844_/A (INV_X1)
     3    4.75    0.01    0.02    1.99 v _23844_/ZN (INV_X1)
                                         _06343_ (net)
                  0.01    0.00    1.99 v _23909_/A3 (NAND3_X1)
     1    1.76    0.01    0.02    2.01 ^ _23909_/ZN (NAND3_X1)
                                         _06406_ (net)
                  0.01    0.00    2.01 ^ _23911_/A (OAI21_X1)
     2    3.36    0.01    0.02    2.03 v _23911_/ZN (OAI21_X1)
                                         _06408_ (net)
                  0.01    0.00    2.03 v _23912_/A3 (NOR3_X1)
     1    2.53    0.03    0.06    2.08 ^ _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.03    0.00    2.08 ^ _23913_/B (XOR2_X1)
     1    3.31    0.03    0.06    2.14 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.14 ^ _23914_/B (MUX2_X1)
     2    5.03    0.02    0.05    2.19 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.19 ^ _23915_/A2 (NAND2_X1)
     1    4.39    0.02    0.02    2.22 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.22 v _23924_/B2 (AOI221_X1)
     1    6.43    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4    9.44    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   15.73    0.02    0.06    2.44 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25387_/B (MUX2_X1)
     1    1.45    0.01    0.06    2.51 v _25387_/Z (MUX2_X1)
                                         _02089_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.29   -0.09 (VIOLATED)
_24776_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   28.74  -18.27 (VIOLATED)
_17048_/Z                              25.33   39.57  -14.24 (VIOLATED)
_24776_/ZN                             16.02   29.93  -13.91 (VIOLATED)
_22344_/ZN                             23.23   36.75  -13.52 (VIOLATED)
_22217_/ZN                             23.23   36.51  -13.28 (VIOLATED)
_22284_/ZN                             23.23   36.40  -13.17 (VIOLATED)
_20328_/ZN                             16.02   27.84  -11.82 (VIOLATED)
_22176_/ZN                             23.23   33.90  -10.67 (VIOLATED)
_27504_/ZN                             23.23   33.89  -10.65 (VIOLATED)
_27512_/ZN                             23.23   33.46  -10.23 (VIOLATED)
_22089_/ZN                             23.23   33.14   -9.91 (VIOLATED)
_18358_/ZN                             25.33   35.05   -9.72 (VIOLATED)
_19183_/ZN                             26.70   36.15   -9.45 (VIOLATED)
_22052_/ZN                             23.23   32.42   -9.19 (VIOLATED)
_18303_/ZN                             25.33   34.36   -9.03 (VIOLATED)
_18429_/ZN                             26.02   34.98   -8.97 (VIOLATED)
_19553_/ZN                             26.02   34.96   -8.94 (VIOLATED)
_19370_/ZN                             26.02   34.87   -8.85 (VIOLATED)
_18471_/ZN                             25.33   33.87   -8.54 (VIOLATED)
_22073_/ZN                             23.23   31.73   -8.50 (VIOLATED)
_27522_/ZN                             23.23   31.20   -7.97 (VIOLATED)
_22133_/ZN                             23.23   31.19   -7.96 (VIOLATED)
_19731_/ZN                             26.02   33.96   -7.94 (VIOLATED)
_22911_/ZN                             10.47   18.37   -7.90 (VIOLATED)
_18225_/ZN                             26.02   33.48   -7.46 (VIOLATED)
_19924_/ZN                             25.33   32.76   -7.43 (VIOLATED)
_25831_/ZN                             10.47   17.72   -7.25 (VIOLATED)
_22363_/ZN                             26.05   33.05   -7.00 (VIOLATED)
_18417_/ZN                             26.02   32.89   -6.87 (VIOLATED)
_20890_/ZN                             16.02   22.83   -6.80 (VIOLATED)
_20319_/Z                              25.33   32.08   -6.75 (VIOLATED)
_18977_/ZN                             26.02   32.12   -6.10 (VIOLATED)
_20318_/Z                              25.33   31.16   -5.83 (VIOLATED)
_20147_/ZN                             10.47   15.97   -5.50 (VIOLATED)
_18615_/ZN                             28.99   34.34   -5.35 (VIOLATED)
_22301_/ZN                             10.47   15.64   -5.17 (VIOLATED)
_23322_/ZN                             10.47   15.60   -5.13 (VIOLATED)
_17534_/ZN                             13.81   18.82   -5.01 (VIOLATED)
_18055_/ZN                             28.99   33.94   -4.94 (VIOLATED)
_18215_/ZN                             26.02   30.82   -4.80 (VIOLATED)
_20352_/ZN                             16.02   20.02   -4.00 (VIOLATED)
_19384_/ZN                             26.70   30.43   -3.73 (VIOLATED)
_18028_/ZN                             26.02   29.66   -3.64 (VIOLATED)
_22360_/ZN                             10.47   13.80   -3.33 (VIOLATED)
_22195_/ZN                             16.02   19.02   -3.00 (VIOLATED)
_22868_/ZN                             10.47   12.91   -2.44 (VIOLATED)
_19965_/ZN                             25.33   27.68   -2.35 (VIOLATED)
_17872_/ZN                             25.33   27.50   -2.17 (VIOLATED)
_23513_/ZN                             13.81   15.87   -2.06 (VIOLATED)
_17600_/ZN                             16.02   18.05   -2.03 (VIOLATED)
_20148_/ZN                             10.47   12.20   -1.73 (VIOLATED)
_17619_/ZN                             16.02   17.70   -1.68 (VIOLATED)
_19863_/ZN                             25.33   26.74   -1.41 (VIOLATED)
_17229_/ZN                             16.02   17.30   -1.28 (VIOLATED)
_21836_/ZN                             10.47   11.64   -1.16 (VIOLATED)
_23367_/ZN                             16.02   17.17   -1.15 (VIOLATED)
_22831_/ZN                             10.47   11.46   -0.99 (VIOLATED)
_21793_/ZN                             10.47   11.46   -0.99 (VIOLATED)
_24996_/ZN                             26.70   27.67   -0.96 (VIOLATED)
_21844_/ZN                             10.47   11.20   -0.73 (VIOLATED)
_27740_/ZN                             10.47   11.00   -0.53 (VIOLATED)
_17917_/ZN                             25.33   25.84   -0.51 (VIOLATED)
_22107_/ZN                             16.02   16.41   -0.38 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.08823788911104202

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4444

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-18.269657135009766

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.7447

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 63

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1163

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1216

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.23 ^ _16519_/Z (BUF_X16)
   0.03    0.26 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.49 ^ _18247_/Z (BUF_X1)
   0.06    0.56 v _18354_/Z (MUX2_X1)
   0.06    0.62 v _18355_/Z (MUX2_X1)
   0.06    0.67 v _18356_/Z (MUX2_X1)
   0.06    0.73 v _18357_/Z (MUX2_X1)
   0.19    0.92 ^ _18358_/ZN (AOI21_X1)
   0.07    0.99 ^ _20581_/ZN (AND2_X1)
   0.02    1.01 v _20582_/ZN (AOI21_X1)
   0.06    1.07 v _20583_/Z (BUF_X1)
   0.04    1.11 ^ _20725_/ZN (NOR2_X1)
   0.10    1.21 v _30277_/S (FA_X1)
   0.02    1.23 ^ _21190_/ZN (INV_X1)
   0.09    1.32 v _30278_/S (FA_X1)
   0.11    1.42 v _30281_/S (FA_X1)
   0.13    1.55 ^ _30285_/S (FA_X1)
   0.10    1.65 v _30289_/S (FA_X1)
   0.12    1.77 ^ _30290_/S (FA_X1)
   0.01    1.78 v _21516_/ZN (INV_X1)
   0.06    1.83 v _30548_/S (HA_X1)
   0.03    1.87 ^ _23764_/ZN (AOI21_X1)
   0.03    1.89 v _23766_/ZN (OAI21_X1)
   0.03    1.92 ^ _23841_/ZN (AOI21_X1)
   0.02    1.94 v _23842_/ZN (OAI21_X1)
   0.03    1.97 ^ _23843_/ZN (AOI21_X1)
   0.02    1.99 v _23844_/ZN (INV_X1)
   0.02    2.01 ^ _23909_/ZN (NAND3_X1)
   0.02    2.03 v _23911_/ZN (OAI21_X1)
   0.06    2.08 ^ _23912_/ZN (NOR3_X1)
   0.06    2.14 ^ _23913_/Z (XOR2_X1)
   0.05    2.19 ^ _23914_/Z (MUX2_X1)
   0.02    2.22 v _23915_/ZN (NAND2_X1)
   0.12    2.33 ^ _23924_/ZN (AOI221_X1)
   0.05    2.38 v _23925_/ZN (AOI21_X1)
   0.06    2.44 v _24289_/Z (BUF_X1)
   0.06    2.51 v _25387_/Z (MUX2_X1)
   0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/D (DFFR_X1)
           2.51   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.51   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.09 v _28337_/ZN (OAI22_X1)
   0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5055

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3465

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.829575

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.45e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.98e-02   3.42e-02   4.29e-04   6.45e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.60e-02   5.85e-04   7.77e-02 100.0%
                          52.9%      46.4%       0.8%
