arch/x86/events/amd/lbr.o
amd_pmu_lbr_add -> (intel_pebs_aliases_core2, hsw_get_event_constraints, spr_limit_period, spr_get_event_constraints, amd_pmu_v2_handle_irq, hsw_hw_config, nhm_limit_period, amd_pmu_v2_enable_all, __static_call_return0, amd_put_event_constraints_f17h, mtl_get_event_constraints, intel_stop_scheduling, perf_sched_cb_inc, amd_pmu_limit_period, x86_perf_event_set_period, intel_pmu_arch_lbr_xsaves, adl_hw_config, intel_commit_scheduling, intel_pebs_aliases_skl, intel_pebs_aliases_snb, adl_latency_data_small, intel_pmu_arch_lbr_reset, intel_tfa_pmu_enable_all, amd_get_event_constraints_f15h, amd_pmu_v2_disable_all, intel_pmu_lbr_reset_32, intel_pmu_arch_lbr_xrstors, glp_get_event_constraints, intel_start_scheduling, tfa_get_event_constraints, _x86_pmu_read, amd_pmu_lbr_sched_task, adl_get_hybrid_cpu_type, icl_get_event_constraints, intel_pmu_arch_lbr_read, bdw_limit_period, intel_pmu_lbr_read_32, intel_pmu_assign_event, intel_check_pebs_isolation, tnt_get_event_constraints, amd_get_event_constraints_f19h, intel_pmu_arch_lbr_read_xsave, mtl_latency_data_small, intel_pmu_arch_lbr_restore, amd_pmu_v2_enable_event, adl_get_event_constraints, amd_pmu_brs_sched_task, x86_perf_event_update, intel_pmu_arch_lbr_save, intel_pmu_nhm_enable_all, intel_tfa_commit_scheduling, intel_pebs_aliases_ivb, intel_pmu_drain_pebs_core, intel_pmu_filter, intel_snb_check_microcode, intel_pmu_drain_pebs_icl, amd_get_event_constraints_f17h, amd_pmu_lbr_reset, intel_pmu_drain_pebs_nhm)
amd_pmu_lbr_del -> (perf_sched_cb_dec, intel_pebs_aliases_core2, hsw_get_event_constraints, spr_limit_period, spr_get_event_constraints, amd_pmu_v2_handle_irq, hsw_hw_config, nhm_limit_period, amd_pmu_v2_enable_all, __static_call_return0, amd_put_event_constraints_f17h, mtl_get_event_constraints, intel_stop_scheduling, amd_pmu_limit_period, x86_perf_event_set_period, intel_pmu_arch_lbr_xsaves, adl_hw_config, intel_commit_scheduling, intel_pebs_aliases_skl, intel_pebs_aliases_snb, adl_latency_data_small, intel_pmu_arch_lbr_reset, intel_tfa_pmu_enable_all, amd_get_event_constraints_f15h, amd_pmu_v2_disable_all, intel_pmu_lbr_reset_32, intel_pmu_arch_lbr_xrstors, glp_get_event_constraints, intel_start_scheduling, tfa_get_event_constraints, _x86_pmu_read, amd_pmu_lbr_sched_task, adl_get_hybrid_cpu_type, icl_get_event_constraints, intel_pmu_arch_lbr_read, bdw_limit_period, intel_pmu_lbr_read_32, intel_pmu_assign_event, intel_check_pebs_isolation, tnt_get_event_constraints, amd_get_event_constraints_f19h, intel_pmu_arch_lbr_read_xsave, mtl_latency_data_small, intel_pmu_arch_lbr_restore, amd_pmu_v2_enable_event, adl_get_event_constraints, amd_pmu_brs_sched_task, x86_perf_event_update, intel_pmu_arch_lbr_save, intel_pmu_nhm_enable_all, intel_tfa_commit_scheduling, intel_pebs_aliases_ivb, intel_pmu_drain_pebs_core, intel_pmu_filter, intel_snb_check_microcode, intel_pmu_drain_pebs_icl, amd_get_event_constraints_f17h, intel_pmu_drain_pebs_nhm)
amd_pmu_lbr_disable_all -> (__SCT__tp_func_write_msr, hsw_get_event_constraints, intel_pebs_aliases_core2, spr_limit_period, spr_get_event_constraints, amd_pmu_v2_handle_irq, __traceiter_write_msr, hsw_hw_config, __traceiter_read_msr, nhm_limit_period, amd_pmu_v2_enable_all, __static_call_return0, amd_put_event_constraints_f17h, __probestub_read_msr, mtl_get_event_constraints, intel_stop_scheduling, amd_pmu_limit_period, x86_perf_event_set_period, intel_pmu_arch_lbr_xsaves, adl_hw_config, intel_commit_scheduling, intel_pebs_aliases_skl, intel_pebs_aliases_snb, adl_latency_data_small, intel_pmu_arch_lbr_reset, intel_tfa_pmu_enable_all, amd_get_event_constraints_f15h, amd_pmu_v2_disable_all, do_trace_write_msr, intel_pmu_lbr_reset_32, intel_pmu_arch_lbr_xrstors, glp_get_event_constraints, intel_start_scheduling, __probestub_write_msr, tfa_get_event_constraints, _x86_pmu_read, amd_pmu_lbr_sched_task, adl_get_hybrid_cpu_type, icl_get_event_constraints, intel_pmu_arch_lbr_read, bdw_limit_period, intel_pmu_lbr_read_32, intel_pmu_assign_event, intel_check_pebs_isolation, tnt_get_event_constraints, amd_get_event_constraints_f19h, intel_pmu_arch_lbr_read_xsave, mtl_latency_data_small, intel_pmu_arch_lbr_restore, amd_pmu_v2_enable_event, adl_get_event_constraints, amd_pmu_brs_sched_task, do_trace_read_msr, x86_perf_event_update, intel_pmu_arch_lbr_save, intel_pmu_nhm_enable_all, intel_tfa_commit_scheduling, intel_pebs_aliases_ivb, intel_pmu_drain_pebs_core, intel_pmu_filter, intel_snb_check_microcode, intel_pmu_drain_pebs_icl, amd_get_event_constraints_f17h, __SCT__tp_func_read_msr, intel_pmu_drain_pebs_nhm)
amd_pmu_lbr_enable_all -> (__SCT__tp_func_write_msr, hsw_get_event_constraints, intel_pebs_aliases_core2, spr_limit_period, spr_get_event_constraints, amd_pmu_v2_handle_irq, __traceiter_write_msr, hsw_hw_config, __traceiter_read_msr, nhm_limit_period, amd_pmu_v2_enable_all, __static_call_return0, amd_put_event_constraints_f17h, __probestub_read_msr, mtl_get_event_constraints, intel_stop_scheduling, amd_pmu_limit_period, x86_perf_event_set_period, intel_pmu_arch_lbr_xsaves, adl_hw_config, intel_commit_scheduling, intel_pebs_aliases_skl, intel_pebs_aliases_snb, adl_latency_data_small, intel_pmu_arch_lbr_reset, intel_tfa_pmu_enable_all, amd_get_event_constraints_f15h, amd_pmu_v2_disable_all, do_trace_write_msr, intel_pmu_lbr_reset_32, intel_pmu_arch_lbr_xrstors, glp_get_event_constraints, intel_start_scheduling, __probestub_write_msr, tfa_get_event_constraints, _x86_pmu_read, amd_pmu_lbr_sched_task, adl_get_hybrid_cpu_type, icl_get_event_constraints, intel_pmu_arch_lbr_read, bdw_limit_period, intel_pmu_lbr_read_32, intel_pmu_assign_event, intel_check_pebs_isolation, tnt_get_event_constraints, amd_get_event_constraints_f19h, intel_pmu_arch_lbr_read_xsave, mtl_latency_data_small, intel_pmu_arch_lbr_restore, amd_pmu_v2_enable_event, adl_get_event_constraints, amd_pmu_brs_sched_task, do_trace_read_msr, x86_perf_event_update, intel_pmu_arch_lbr_save, intel_pmu_nhm_enable_all, intel_tfa_commit_scheduling, intel_pebs_aliases_ivb, intel_pmu_drain_pebs_core, intel_pmu_filter, intel_snb_check_microcode, intel_pmu_drain_pebs_icl, amd_get_event_constraints_f17h, __SCT__tp_func_read_msr, intel_pmu_drain_pebs_nhm)
amd_pmu_lbr_init -> (intel_pebs_aliases_core2, hsw_get_event_constraints, spr_limit_period, spr_get_event_constraints, amd_pmu_v2_handle_irq, hsw_hw_config, nhm_limit_period, amd_pmu_v2_enable_all, __static_call_return0, amd_put_event_constraints_f17h, mtl_get_event_constraints, intel_stop_scheduling, amd_pmu_limit_period, x86_perf_event_set_period, intel_pmu_arch_lbr_xsaves, adl_hw_config, intel_commit_scheduling, intel_pebs_aliases_skl, intel_pebs_aliases_snb, adl_latency_data_small, intel_pmu_arch_lbr_reset, intel_tfa_pmu_enable_all, amd_get_event_constraints_f15h, amd_pmu_v2_disable_all, intel_pmu_lbr_reset_32, intel_pmu_arch_lbr_xrstors, glp_get_event_constraints, intel_start_scheduling, tfa_get_event_constraints, _printk, _x86_pmu_read, amd_pmu_lbr_sched_task, adl_get_hybrid_cpu_type, icl_get_event_constraints, intel_pmu_arch_lbr_read, bdw_limit_period, intel_pmu_lbr_read_32, intel_pmu_assign_event, intel_check_pebs_isolation, tnt_get_event_constraints, amd_get_event_constraints_f19h, intel_pmu_arch_lbr_read_xsave, mtl_latency_data_small, intel_pmu_arch_lbr_restore, amd_pmu_v2_enable_event, adl_get_event_constraints, amd_pmu_brs_sched_task, x86_perf_event_update, intel_pmu_arch_lbr_save, intel_pmu_nhm_enable_all, intel_tfa_commit_scheduling, intel_pebs_aliases_ivb, intel_pmu_drain_pebs_core, intel_pmu_filter, intel_snb_check_microcode, intel_pmu_drain_pebs_icl, amd_get_event_constraints_f17h, intel_pmu_drain_pebs_nhm)
amd_pmu_lbr_read -> (hsw_get_event_constraints, intel_pebs_aliases_core2, spr_limit_period, spr_get_event_constraints, amd_pmu_v2_handle_irq, hsw_hw_config, nhm_limit_period, __traceiter_read_msr, amd_pmu_v2_enable_all, __static_call_return0, amd_put_event_constraints_f17h, __probestub_read_msr, intel_stop_scheduling, amd_pmu_limit_period, mtl_get_event_constraints, x86_perf_event_set_period, intel_pmu_arch_lbr_xsaves, adl_hw_config, intel_commit_scheduling, intel_pebs_aliases_skl, intel_pebs_aliases_snb, adl_latency_data_small, intel_pmu_arch_lbr_reset, intel_tfa_pmu_enable_all, amd_get_event_constraints_f15h, amd_pmu_v2_disable_all, intel_pmu_lbr_reset_32, intel_pmu_arch_lbr_xrstors, glp_get_event_constraints, intel_start_scheduling, tfa_get_event_constraints, _x86_pmu_read, amd_pmu_lbr_sched_task, adl_get_hybrid_cpu_type, icl_get_event_constraints, intel_pmu_arch_lbr_read, bdw_limit_period, intel_pmu_lbr_read_32, intel_pmu_assign_event, intel_check_pebs_isolation, tnt_get_event_constraints, amd_get_event_constraints_f19h, intel_pmu_arch_lbr_read_xsave, mtl_latency_data_small, intel_pmu_arch_lbr_restore, amd_pmu_v2_enable_event, adl_get_event_constraints, common_branch_type, branch_type_fused, amd_pmu_brs_sched_task, do_trace_read_msr, x86_perf_event_update, intel_pmu_arch_lbr_save, intel_pmu_nhm_enable_all, intel_tfa_commit_scheduling, intel_pebs_aliases_ivb, intel_pmu_drain_pebs_core, intel_pmu_filter, intel_snb_check_microcode, intel_pmu_drain_pebs_icl, amd_get_event_constraints_f17h, __SCT__tp_func_read_msr, intel_pmu_drain_pebs_nhm)
amd_pmu_lbr_reset -> (__SCT__tp_func_write_msr, hsw_get_event_constraints, intel_pebs_aliases_core2, spr_limit_period, spr_get_event_constraints, amd_pmu_v2_handle_irq, __traceiter_write_msr, hsw_hw_config, nhm_limit_period, amd_pmu_v2_enable_all, __static_call_return0, amd_put_event_constraints_f17h, mtl_get_event_constraints, intel_stop_scheduling, amd_pmu_limit_period, x86_perf_event_set_period, intel_pmu_arch_lbr_xsaves, adl_hw_config, intel_commit_scheduling, intel_pebs_aliases_skl, intel_pebs_aliases_snb, adl_latency_data_small, intel_pmu_arch_lbr_reset, intel_tfa_pmu_enable_all, amd_get_event_constraints_f15h, amd_pmu_v2_disable_all, do_trace_write_msr, intel_pmu_lbr_reset_32, intel_pmu_arch_lbr_xrstors, glp_get_event_constraints, intel_start_scheduling, __probestub_write_msr, tfa_get_event_constraints, _x86_pmu_read, amd_pmu_lbr_sched_task, adl_get_hybrid_cpu_type, icl_get_event_constraints, intel_pmu_arch_lbr_read, bdw_limit_period, intel_pmu_lbr_read_32, intel_pmu_assign_event, intel_check_pebs_isolation, tnt_get_event_constraints, amd_get_event_constraints_f19h, intel_pmu_arch_lbr_read_xsave, mtl_latency_data_small, intel_pmu_arch_lbr_restore, amd_pmu_v2_enable_event, adl_get_event_constraints, amd_pmu_brs_sched_task, x86_perf_event_update, intel_pmu_arch_lbr_save, intel_pmu_nhm_enable_all, intel_tfa_commit_scheduling, intel_pebs_aliases_ivb, intel_pmu_drain_pebs_core, intel_pmu_filter, intel_snb_check_microcode, intel_pmu_drain_pebs_icl, amd_get_event_constraints_f17h, intel_pmu_drain_pebs_nhm)
amd_pmu_lbr_sched_task -> (amd_pmu_lbr_reset)
amd_pmu_lbr_hw_config -> (hsw_get_event_constraints, intel_pebs_aliases_core2, spr_limit_period, spr_get_event_constraints, amd_pmu_v2_handle_irq, hsw_hw_config, nhm_limit_period, amd_pmu_v2_enable_all, __static_call_return0, amd_put_event_constraints_f17h, mtl_get_event_constraints, intel_stop_scheduling, amd_pmu_limit_period, x86_perf_event_set_period, intel_pmu_arch_lbr_xsaves, adl_hw_config, intel_commit_scheduling, intel_pebs_aliases_skl, intel_pebs_aliases_snb, adl_latency_data_small, intel_pmu_arch_lbr_reset, intel_tfa_pmu_enable_all, amd_get_event_constraints_f15h, amd_pmu_v2_disable_all, intel_pmu_lbr_reset_32, intel_pmu_arch_lbr_xrstors, glp_get_event_constraints, intel_start_scheduling, tfa_get_event_constraints, _x86_pmu_read, amd_pmu_lbr_sched_task, adl_get_hybrid_cpu_type, icl_get_event_constraints, intel_pmu_arch_lbr_read, bdw_limit_period, intel_pmu_lbr_read_32, intel_pmu_assign_event, intel_check_pebs_isolation, tnt_get_event_constraints, amd_get_event_constraints_f19h, intel_pmu_arch_lbr_read_xsave, mtl_latency_data_small, intel_pmu_arch_lbr_restore, amd_pmu_v2_enable_event, adl_get_event_constraints, amd_pmu_brs_sched_task, x86_perf_event_update, intel_pmu_arch_lbr_save, intel_pmu_nhm_enable_all, intel_tfa_commit_scheduling, intel_pebs_aliases_ivb, intel_pmu_drain_pebs_core, intel_pmu_filter, intel_snb_check_microcode, intel_pmu_drain_pebs_icl, amd_get_event_constraints_f17h, intel_pmu_drain_pebs_nhm)
