
**** 11/05/20 13:39:57 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-flip"  [ C:\Users\dell\Desktop\courses\adc\exp_9\flip\flip-pspicefiles\schematic1\flip.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "flip.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 20ms 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source FLIP
X_U1A         N00278 $D_HI $D_HI N00271 N00287 M_UN0001 M_UN0002 $G_DPWR
+  $G_DGND 74111 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_J         STIM(1,1) $G_DPWR $G_DGND N00271 IO_STM IO_LEVEL=0 
+ 0 0
+ +4m 1
+REPEAT FOREVER
+ +4m 0
+  +4m 1
+ ENDREPEAT
U_C         STIM(1,1) $G_DPWR $G_DGND N00278 IO_STM IO_LEVEL=0 
+ 0 0
+ +1m 1
+REPEAT FOREVER
+ +1m 0
+  +1m 1
+ ENDREPEAT
U_K         STIM(1,1) $G_DPWR $G_DGND N00287 IO_STM IO_LEVEL=0 
+ 0 0
+ +2m 1
+REPEAT FOREVER
+ +2m 0
+  +2m 1
+ ENDREPEAT
U_D         STIM(1,1) $G_DPWR $G_DGND N00614 IO_STM IO_LEVEL=0 
+ 0 0
+ +2m 1
+REPEAT FOREVER
+ +2m 0
+  +2m 1
+ ENDREPEAT
U_C1         STIM(1,1) $G_DPWR $G_DGND N00690 IO_STM IO_LEVEL=0 
+ 0 0
+ +1m 1
+REPEAT FOREVER
+ +1m 0
+  +1m 1
+ ENDREPEAT
X_U2A         $D_HI N00614 N00690 $D_HI M_UN0003 M_UN0004 $G_DPWR $G_DGND 7474
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0

**** RESUMING flip.cir ****
.END

**** 11/05/20 13:39:57 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-flip"  [ C:\Users\dell\Desktop\courses\adc\exp_9\flip\flip-pspicefiles\schematic1\flip.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D0_GATE         
      TPLHMN    0            
      TPLHTY    0            
      TPLHMX    0            
      TPHLMN    0            
      TPHLTY    0            
      TPHLMX    0            


**** 11/05/20 13:39:57 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-flip"  [ C:\Users\dell\Desktop\courses\adc\exp_9\flip\flip-pspicefiles\schematic1\flip.sim ] 


 ****     Digital Edge Triggered FF MODEL PARAMETERS


******************************************************************************




               D_111_1         D_74            
  TPCLKQLHMN    0               5.600000E-09 
  TPCLKQLHTY    0              14.000000E-09 
  TPCLKQLHMX    0              25.000000E-09 
  TPCLKQHLMN    0               8.000000E-09 
  TPCLKQHLTY    0              20.000000E-09 
  TPCLKQHLMX    0              40.000000E-09 
   TPPCQLHMN    0               6.250000E-09 
   TPPCQLHTY    0              15.625000E-09 
   TPPCQLHMX    0              25.000000E-09 
   TPPCQHLMN    0              10.000000E-09 
   TPPCQHLTY    0              25.000000E-09 
   TPPCQHLMX    0              40.000000E-09 
    TWCLKLMN    0              37.000000E-09 
    TWCLKLTY   25.000000E-09   37.000000E-09 
    TWCLKLMX   25.000000E-09   37.000000E-09 
    TWCLKHMN    0              30.000000E-09 
    TWCLKHTY   25.000000E-09   30.000000E-09 
    TWCLKHMX   25.000000E-09   30.000000E-09 
     TWPCLMN    0              30.000000E-09 
     TWPCLTY   25.000000E-09   30.000000E-09 
     TWPCLMX   25.000000E-09   30.000000E-09 
   TSUDCLKMN    0              20.000000E-09 
   TSUDCLKTY    0              20.000000E-09 
   TSUDCLKMX    0              20.000000E-09 
 TSUPCCLKHMN    0               0            
 TSUPCCLKHTY    0               0            
 TSUPCCLKHMX    0               0            
    THDCLKMN    0               5.000000E-09 
    THDCLKTY   30.000000E-09    5.000000E-09 
    THDCLKMX   30.000000E-09    5.000000E-09 
  TSUCECLKMN    0               0            
  TSUCECLKTY    0               0            
  TSUCECLKMX    0               0            
   THCECLKMN    0               0            
   THCECLKTY    0               0            
   THCECLKMX    0               0            


**** 11/05/20 13:39:57 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-flip"  [ C:\Users\dell\Desktop\courses\adc\exp_9\flip\flip-pspicefiles\schematic1\flip.sim ] 


 ****     Digital Gated FF MODEL PARAMETERS


******************************************************************************




               D_111_2         
    TPDQLHMN    0            
    TPDQLHTY    0            
    TPDQLHMX    0            
    TPDQHLMN    0            
    TPDQHLTY    0            
    TPDQHLMX    0            
    TPGQLHMN    4.800000E-09 
    TPGQLHTY   12.000000E-09 
    TPGQLHMX   17.000000E-09 
    TPGQHLMN    8.000000E-09 
    TPGQHLTY   20.000000E-09 
    TPGQHLMX   30.000000E-09 
   TPPCQLHMN    4.800000E-09 
   TPPCQLHTY   12.000000E-09 
   TPPCQLHMX   18.000000E-09 
   TPPCQHLMN    8.400000E-09 
   TPPCQHLTY   21.000000E-09 
   TPPCQHLMX   30.000000E-09 
      TWGHMN    0            
      TWGHTY   25.000000E-09 
      TWGHMX   25.000000E-09 
     TWPCLMN    0            
     TWPCLTY   25.000000E-09 
     TWPCLMX   25.000000E-09 
     TSUDGMN    0            
     TSUDGTY    0            
     TSUDGMX    0            
   TSUPCGHMN    0            
   TSUPCGHTY    0            
   TSUPCGHMX    0            
      THDGMN    0            
      THDGTY    0            
      THDGMX    0            
TIMING_SRDEL    0            
TIMING_CLKDEL    0            


**** 11/05/20 13:39:57 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-flip"  [ C:\Users\dell\Desktop\courses\adc\exp_9\flip\flip-pspicefiles\schematic1\flip.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.511000E-09 
      TSWHL2                    1.487000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.517000E-09 
      TSWLH2                    3.564000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

**** 11/05/20 13:39:57 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-flip"  [ C:\Users\dell\Desktop\courses\adc\exp_9\flip\flip-pspicefiles\schematic1\flip.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time                    =         .11
