m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/simulation/modelsim
vmax7219
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1603966262
!i10b 1
!s100 Uo7mDz@gJbIn@W9:;]jH61
Id[Rj]Q7?eF_O0=FTL@R=Q3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 max7219_sv_unit
S1
R0
w1597838874
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/max7219.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/max7219.sv
L0 4
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1603966262.000000
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/max7219.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi|C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/max7219.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi
Z8 tCvgOpt 0
vpll
R2
!i10b 1
!s100 RZj0]ISo<GbU8iE3N<_0[1
I?o0JbF_e9Q:LU5bYfEIn61
R3
R0
w1596992616
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/pll.v
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/pll.v
L0 39
R4
r1
!s85 0
31
R5
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi|C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/pll.v|
!i113 1
Z9 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi
R8
vpll_altpll
R2
!i10b 1
!s100 L4baeGiUN@4IJRVJ::CX<0
ICCMnPiU=H98QoTX?m3z8X3
R3
R0
w1596992690
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db/pll_altpll.v
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db/pll_altpll.v
L0 29
R4
r1
!s85 0
31
R5
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db|C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db/pll_altpll.v|
!i113 1
R9
!s92 -vlog01compat -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/db
R8
vspi
R1
R2
!i10b 1
!s100 50T]ZOA?;__ALZGJV27Zh1
IJ3_W;2RGcUWA<RjXKGnoh0
R3
!s105 spi_sv_unit
S1
R0
w1597667509
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi|C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi.sv|
!i113 1
R6
R7
R8
vspi_top
R1
R2
!i10b 1
!s100 =0547X2Om?kYWf62cTNSR2
I83[ZRbP]oh3HGFXN>9N7m3
R3
!s105 spi_top_sv_unit
S1
R0
w1597834530
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi_top.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi_top.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi|C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/spi_top.sv|
!i113 1
R6
R7
R8
vw25q32
R1
!s110 1603966263
!i10b 1
!s100 B8Cf<jJ==NR?hRjB:o4Kj1
I1@bPK@o02>ANdbN3WL5282
R3
!s105 w25q32_sv_unit
S1
R0
w1597832757
8C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/w25q32.sv
FC:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/w25q32.sv
L0 4
R4
r1
!s85 0
31
!s108 1603966263.000000
!s107 C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/w25q32.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi|C:/Projects/FPGA/SystemVerilog/GitHubRelease/spi/w25q32.sv|
!i113 1
R6
R7
R8
