

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Jun  7 15:13:51 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_5
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 1.00 ns | 1.199 ns |   0.12 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       51|      150| 61.149 ns | 0.180 us |   51|  150|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       44|      143|  4 ~ 13  |          -|          -|    11|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      26|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      4|     647|      73|    -|
|Memory           |        0|      -|      74|       8|    0|
|Multiplexer      |        -|      -|       -|     179|    -|
|Register         |        -|      -|     265|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      4|     986|     286|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |fir_add_32ns_32nsdEe_U3  |fir_add_32ns_32nsdEe  |        0|      0|  153|  35|    0|
    |fir_mul_32s_10s_3cud_U2  |fir_mul_32s_10s_3cud  |        0|      2|  247|  19|    0|
    |fir_mul_32s_7ns_3bkb_U1  |fir_mul_32s_7ns_3bkb  |        0|      2|  247|  19|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      4|  647|  73|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        0|  74|   8|    0|    22|   42|     2|          462|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_127_p2        |     +    |      0|  0|  15|           5|           2|
    |icmp_ln17_fu_157_p2  |   icmp   |      0|  0|  11|           5|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          10|           3|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |acc_0_reg_92        |    9|          2|   32|         64|
    |ap_NS_fsm           |  101|         21|    1|         21|
    |grp_fu_127_p0       |   15|          3|    5|         15|
    |i_0_reg_105         |    9|          2|    5|         10|
    |p_pn_reg_117        |    9|          2|   32|         64|
    |shift_reg_address0  |   21|          4|    4|         16|
    |shift_reg_d0        |   15|          3|   32|         96|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  179|         37|  111|        286|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |acc_0_reg_92            |  32|   0|   32|          0|
    |ap_CS_fsm               |  20|   0|   20|          0|
    |c1_load_reg_230         |  10|   0|   10|          0|
    |i_0_reg_105             |   5|   0|    5|          0|
    |icmp_ln17_reg_205       |   1|   0|    1|          0|
    |mul_ln18_reg_192        |  32|   0|   32|          0|
    |mul_ln22_reg_240        |  32|   0|   32|          0|
    |p_pn_reg_117            |  32|   0|   32|          0|
    |reg_134                 |   5|   0|    5|          0|
    |sext_ln16_reg_197       |  32|   0|   32|          0|
    |shift_reg_load_reg_224  |  32|   0|   32|          0|
    |zext_ln21_1_reg_214     |  32|   0|   64|         32|
    +------------------------+----+----+-----+-----------+
    |Total                   | 265|   0|  297|         32|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

