{"Source Block": ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@294:304@HdlStmAssign", "   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n\n   wire                             aw_go = axi_awvalid & M_AXI_AWREADY;\n   wire                             w_go  = axi_wvalid & M_AXI_WREADY;\n   \n   assign emwr_rd_en = ( ~emwr_empty & ~awvalid_b & ~wvalid_b);\n\n   // Generate write-address signals\n   always @( posedge M_AXI_ACLK ) begin\n\t  if( M_AXI_ARESETN == 1'b0 ) begin\n\n"], "Clone Blocks": [["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@292:302", "   reg                              wvalid_b;\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n\n   wire                             aw_go = axi_awvalid & M_AXI_AWREADY;\n   wire                             w_go  = axi_wvalid & M_AXI_WREADY;\n   \n   assign emwr_rd_en = ( ~emwr_empty & ~awvalid_b & ~wvalid_b);\n\n   // Generate write-address signals\n   always @( posedge M_AXI_ACLK ) begin\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@291:301", "\n   reg                              wvalid_b;\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n\n   wire                             aw_go = axi_awvalid & M_AXI_AWREADY;\n   wire                             w_go  = axi_wvalid & M_AXI_WREADY;\n   \n   assign emwr_rd_en = ( ~emwr_empty & ~awvalid_b & ~wvalid_b);\n\n   // Generate write-address signals\n"]], "Diff Content": {"Delete": [[299, "         axi_wvalid  <= 1'b0;\n"]], "Add": []}}