// Seed: 341157042
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output uwire id_2,
    output wire id_3,
    input wor id_4,
    output tri0 id_5,
    input uwire id_6,
    output wor id_7,
    output wand id_8,
    input uwire id_9,
    input tri1 id_10,
    output wire id_11,
    input tri0 id_12,
    input uwire id_13,
    output uwire id_14,
    input supply0 id_15,
    input wire id_16
    , id_20,
    output wand id_17,
    input wor id_18
);
  assign id_20 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri id_8,
    input tri1 id_9,
    input wire id_10
);
  wire id_12, id_13, id_14, id_15, id_16, id_17;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_0,
      id_1,
      id_2,
      id_8,
      id_2,
      id_2,
      id_7,
      id_9,
      id_2,
      id_10,
      id_6,
      id_0,
      id_8,
      id_10,
      id_2,
      id_5
  );
  assign modCall_1.id_12 = 0;
endmodule
