#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb  3 23:08:01 2019
# Process ID: 14952
# Current directory: /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1
# Command line: vivado -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/system_top.vds
# Journal file: /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/steffnet/Schreibtisch/hdl-master/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14957 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1416.988 ; gain = 26.918 ; free physical = 1831 ; free virtual = 14548
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [/home/steffnet/Schreibtisch/hdl-master/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (1#1) [/home/steffnet/Schreibtisch/hdl-master/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (1#1) [/home/steffnet/Schreibtisch/hdl-master/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:1416]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (3#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (4#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:2545]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (5#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (6#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (7#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:436]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (8#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:436]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_15FU5SC' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_15FU5SC' (9#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_GFBASD' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:728]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_GFBASD' (10#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:728]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_59JXRJ' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:874]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_59JXRJ' (11#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:874]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:1110]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (12#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (13#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (14#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (15#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (16#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (17#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (17#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (18#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (19#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (20#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (20#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (20#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (21#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (22#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (22#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (22#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (22#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (23#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (24#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (25#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (25#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (25#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (25#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (25#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (25#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (25#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (25#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (26#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (27#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (28#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (29#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:1110]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001011000100000111111111111000000000000000000000000000000000111011101100000111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001110000111000001111111111111111000000000000000000000000000000000100001100000000000011111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000001011000100000000000000000000000000000000000000000000000000111011101100000000000000000000000000000000000000000000000000000011101011100000000000000000000000000000000000000000000000000000001110000111000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000011110010000000000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000001011000100000111111111111000000000000000000000000000000000111011101100000111111111111111100000000000000000000000000000000011101011100000011111111111111110000000000000000000000000000000001110000111000001111111111111111000000000000000000000000000000000100001100000000000011111111111100000000000000000000000000000000011110010000000011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (30#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (31#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (31#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000110000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (31#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011100001110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (31#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (31#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011101110110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (31#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (31#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (32#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (33#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' (34#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (35#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' (35#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (36#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (36#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (36#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (36#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (36#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' (37#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (38#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (39#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_arprot' does not match port width (21) of module 'system_xbar_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:3765]
WARNING: [Synth 8-689] width (18) of port connection 'm_axi_awprot' does not match port width (21) of module 'system_xbar_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:3769]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (40#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:2545]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_clkgen_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_clkgen' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/fdfc/axi_clkgen.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter CLKSEL_EN bound to: 0 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter VCO_DIV bound to: 11 - type: integer 
	Parameter VCO_MUL bound to: 49.000000 - type: float 
	Parameter CLK0_DIV bound to: 6.000000 - type: float 
	Parameter CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter CLK1_DIV bound to: 6 - type: integer 
	Parameter CLK1_PHASE bound to: 0.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'up_axi' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (41#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clkgen' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (42#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clkgen' (43#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mmcm_drp' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 11 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 49.000000 - type: float 
	Parameter MMCM_CLK0_DIV bound to: 6.000000 - type: float 
	Parameter MMCM_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK2_DIV bound to: 2.000000 - type: float 
	Parameter MMCM_CLK2_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_ULTRASCALE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (44#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (45#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'ad_mmcm_drp' (46#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_clkgen' (47#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/fdfc/axi_clkgen.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_clkgen_0' (48#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/synth/system_axi_hdmi_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_core_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter INTERFACE bound to: 16_BIT - type: string 
	Parameter OUT_CLK_POLARITY bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
	Parameter XILINX_7SERIES bound to: 0 - type: integer 
	Parameter XILINX_ULTRASCALE bound to: 1 - type: integer 
	Parameter ALTERA_5SERIES bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (49#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
INFO: [Synth 8-6157] synthesizing module 'up_hdmi_tx' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_hdmi_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 236 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (50#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (51#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (52#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (52#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_hdmi_tx' (53#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_hdmi_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_vdma' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_vdma.v:39]
	Parameter BUF_THRESHOLD_LO bound to: 9'b000000011 
	Parameter BUF_THRESHOLD_HI bound to: 9'b111111101 
	Parameter RDY_THRESHOLD_LO bound to: 9'b111000010 
	Parameter RDY_THRESHOLD_HI bound to: 9'b111110100 
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_vdma' (54#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_vdma.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_core' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_core.v:39]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter EMBEDDED_SYNC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (55#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_RGB2CrYCb' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1.v:39]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_mul' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [/tools/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (56#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (57#1) [/tools/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (58#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_mul' (59#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_mul__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_mul__parameterized0' (59#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:40]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_add' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_add' (60#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1' (61#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1.v:39]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_csc_1_add__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:41]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1_add__parameterized0' (61#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_1__parameterized0' (61#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ad_csc_RGB2CrYCb' (62#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_RGB2CrYCb.v:44]
INFO: [Synth 8-6157] synthesizing module 'ad_ss_444to422' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_ss_444to422.v:39]
	Parameter CR_CB_N bound to: 0 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_ss_444to422' (63#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_ss_444to422.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_hdmi_tx_es' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_es.v:39]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_es' (64#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_es.v:39]
INFO: [Synth 8-4471] merging register 'hdmi_24_hsync_reg' into 'hdmi_36_hsync_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_core.v:468]
INFO: [Synth 8-4471] merging register 'hdmi_24_vsync_reg' into 'hdmi_36_vsync_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_core.v:469]
INFO: [Synth 8-4471] merging register 'hdmi_24_data_e_reg' into 'hdmi_36_data_e_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_core.v:470]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_hsync_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_core.v:468]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_vsync_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_core.v:469]
WARNING: [Synth 8-6014] Unused sequential element hdmi_24_data_e_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_core.v:470]
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx_core' (65#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx_core.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_hdmi_tx' (66#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/04ab/axi_hdmi_tx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_core_0' (67#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/synth/system_axi_hdmi_core_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hdmi_dma_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 8192 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262753 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_regmap_request.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (68#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (69#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (70#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (70#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (71#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b1 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_2d_transfer' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/2d_transfer.v:38]
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmac_2d_transfer' (72#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/2d_transfer.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ca52/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (73#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ca52/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (74#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b0 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 26 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 26 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_axi_stream' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/dest_axi_stream.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_response_generator' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/response_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_generator' (75#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/response_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_axi_stream' (76#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/dest_axi_stream.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_mm_axi' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/src_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'splitter' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/splitter.v:38]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'splitter' (77#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/splitter.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/address_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (78#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/address_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_mm_axi' (79#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/src_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ca52/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (79#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ca52/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ca52/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (80#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ca52/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (81#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 7 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (82#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter A_DATA_WIDTH bound to: 64 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter B_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter MIN_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (83#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (84#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (85#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (85#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (85#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (85#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/request_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (86#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (86#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (87#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (88#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (89#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (90#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/0c02/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hdmi_dma_0' (91#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/synth/system_axi_hdmi_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_hdmi_dma' of module 'system_axi_hdmi_dma_0' requires 43 connections, but only 42 given [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:2143]
INFO: [Synth 8-6157] synthesizing module 'system_axi_hp0_interconnect_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:3804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_372X83' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:1006]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_372X83' (92#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:1006]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_hp0_interconnect_0' (93#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:3804]
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:105]
	Parameter SLOT_WIDTH bound to: 24 - type: integer 
	Parameter LRCLK_POL bound to: 0 - type: integer 
	Parameter BCLK_POL bound to: 0 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNEL bound to: 1 - type: integer 
	Parameter HAS_TX bound to: 1 - type: integer 
	Parameter HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_i2s_adi' declared at '/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/axi_i2s_adi.vhd:53' bound to instance 'U0' of component 'axi_i2s_adi' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/axi_i2s_adi.vhd:146]
	Parameter SLOT_WIDTH bound to: 24 - type: integer 
	Parameter LRCLK_POL bound to: 0 - type: integer 
	Parameter BCLK_POL bound to: 0 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNEL bound to: 1 - type: integer 
	Parameter HAS_TX bound to: 1 - type: integer 
	Parameter HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (94#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (95#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
	Parameter FIFO_DIRECTION bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (95#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_controller.vhd:80]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_BCLK_POL bound to: 0 - type: integer 
	Parameter C_LRCLK_POL bound to: 0 - type: integer 
	Parameter C_NUM_CH bound to: 1 - type: integer 
	Parameter C_HAS_TX bound to: 1 - type: integer 
	Parameter C_HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/fifo_synchronizer.vhd:59]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (96#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/fifo_synchronizer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_clkgen.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element prev_bclk_div_rate_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_clkgen.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element prev_lrclk_div_rate_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_clkgen.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (97#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_clkgen.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_tx.vhd:60]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (98#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_tx.vhd:60]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_rx.vhd:61]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element seq_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_rx.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (99#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_rx.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (100#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/i2s_controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
	Parameter C_NUM_REG bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (101#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi' (102#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/92cd/axi_i2s_adi.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_0' (103#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_fmc_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (104#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (105#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (106#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (107#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (108#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (109#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (110#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (111#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (112#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (113#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (114#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n' (115#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (116#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' (116#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (117#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (118#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (119#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (120#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (121#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (122#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (123#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (124#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (124#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (125#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (126#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_fmc_0' (127#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/synth/system_axi_iic_fmc_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_fmc' of module 'system_axi_iic_fmc_0' requires 27 connections, but only 26 given [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:2264]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (128#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:2291]
INFO: [Synth 8-638] synthesizing module 'system_axi_spdif_tx_core_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:93]
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_spdif_tx' declared at '/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/axi_spdif_tx.vhd:45' bound to instance 'U0' of component 'axi_spdif_tx' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:193]
INFO: [Synth 8-638] synthesizing module 'axi_spdif_tx' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/axi_spdif_tx.vhd:105]
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized1' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
	Parameter FIFO_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo__parameterized0' (128#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized1' (128#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'tx_encoder' declared at '/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/tx_encoder.vhd:56' bound to instance 'TENC' of component 'tx_encoder' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/axi_spdif_tx.vhd:230]
INFO: [Synth 8-638] synthesizing module 'tx_encoder' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/tx_encoder.vhd:77]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/tx_encoder.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'tx_encoder' (129#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/tx_encoder.vhd:77]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif__parameterized0' (129#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_spdif_tx' (130#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/axi_spdif_tx.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'system_axi_spdif_tx_core_0' (131#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/synth/system_axi_spdif_tx_core_0.vhd:93]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 44.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 80.250000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 9 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (131#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (132#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0' (133#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (134#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (135#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_i2c_mixer_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'util_i2c_mixer' declared at '/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d409/util_i2c_mixer.vhd:44' bound to instance 'U0' of component 'util_i2c_mixer' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'util_i2c_mixer' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d409/util_i2c_mixer.vhd:66]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_i2c_mixer' (136#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d409/util_i2c_mixer.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'system_sys_i2c_mixer_0' (137#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_i2c_mixer_0/synth/system_sys_i2c_mixer_0.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'system_sys_logic_inv_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (138#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_logic_inv_0' (139#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (140#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (141#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (142#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:647]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (143#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 168 connections, but only 145 given [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:2389]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (144#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (144#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (145#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (146#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (147#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (148#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (149#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:2535]
INFO: [Synth 8-6155] done synthesizing module 'system' (150#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/synth/system.v:1416]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (151#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (152#1) [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/system_top.v:38]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design util_vector_logic_v2_0_1_util_vector_logic has unconnected port Op2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[9]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[8]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[7]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[6]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[5]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[4]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[15]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[14]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[13]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[12]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[11]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[10]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[9]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[8]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[7]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[6]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[5]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[4]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_ctrlif__parameterized0 has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design tx_encoder has unconnected port conf_mode[3]
WARNING: [Synth 8-3331] design tx_encoder has unconnected port conf_mode[2]
WARNING: [Synth 8-3331] design tx_encoder has unconnected port conf_mode[1]
WARNING: [Synth 8-3331] design tx_encoder has unconnected port conf_mode[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[23]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[22]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[21]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[20]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[19]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[18]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[17]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[16]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[15]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[14]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[13]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[12]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[11]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[10]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[9]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[8]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tvalid
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[0]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[1]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[2]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[4]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[6]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[7]
WARNING: [Synth 8-3331] design iic_control has unconnected port Adr[0]
WARNING: [Synth 8-3331] design iic_control has unconnected port Ten_adr[7]
WARNING: [Synth 8-3331] design iic_control has unconnected port Ten_adr[6]
WARNING: [Synth 8-3331] design iic_control has unconnected port Ten_adr[5]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design debounce has unconnected port Rst
WARNING: [Synth 8-3331] design debounce has unconnected port Stable
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Addr[0]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[0]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[1]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[2]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[3]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[4]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[5]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[6]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[7]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[8]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[9]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[10]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[11]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[12]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[13]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[14]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[15]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[16]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[17]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[18]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[19]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[20]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[21]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[1]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[3]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[5]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[6]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[7]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[0]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[1]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[2]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[3]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[4]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[5]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[6]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[7]
WARNING: [Synth 8-3331] design reg_interface has unconnected port reg_empty
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[3]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[4]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[5]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[6]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[7]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[8]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[9]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[10]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[11]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[12]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[13]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[14]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[15]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[16]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[17]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[18]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[19]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[20]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[21]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[22]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[23]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[3]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[0]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[3]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[4]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[5]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[6]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[9]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[11]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[12]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[13]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[14]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[15]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[0]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[2]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[3]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[4]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[5]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[6]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[9]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[11]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[12]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[13]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[14]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[15]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port ipif_reg_interrupts[0]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port ipif_reg_interrupts[1]
WARNING: [Synth 8-3331] design interrupt_control has unconnected port ipif_lvl_interrupts[0]
WARNING: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[1]
WARNING: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[2]
WARNING: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[3]
WARNING: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[4]
WARNING: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[5]
WARNING: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[6]
WARNING: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[7]
WARNING: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[8]
WARNING: [Synth 8-3331] design pselect_f__parameterized16 has unconnected port A[7]
WARNING: [Synth 8-3331] design pselect_f__parameterized16 has unconnected port A[8]
WARNING: [Synth 8-3331] design pselect_f has unconnected port A[3]
WARNING: [Synth 8-3331] design pselect_f has unconnected port A[4]
WARNING: [Synth 8-3331] design pselect_f has unconnected port A[5]
WARNING: [Synth 8-3331] design pselect_f has unconnected port A[6]
WARNING: [Synth 8-3331] design pselect_f has unconnected port A[7]
WARNING: [Synth 8-3331] design pselect_f has unconnected port A[8]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[9]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[8]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[7]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[6]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[15]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[14]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[13]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[12]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[11]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[10]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[9]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[8]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[7]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[6]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[23]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[22]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[21]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[20]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[19]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[18]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[17]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[16]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[15]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[14]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[13]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[12]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[11]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[10]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[9]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[8]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tvalid
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port m_axis_tready
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_372X83 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_372X83 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_372X83 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_372X83 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design system_axi_hp0_interconnect_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design system_axi_hp0_interconnect_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design sync_bits has unconnected port out_resetn
WARNING: [Synth 8-3331] design sync_bits has unconnected port out_clk
WARNING: [Synth 8-3331] design axi_dmac_response_manager has unconnected port dest_response_resp[1]
WARNING: [Synth 8-3331] design axi_dmac_response_manager has unconnected port dest_response_resp[0]
WARNING: [Synth 8-3331] design axi_register_slice__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design axi_register_slice__parameterized0 has unconnected port resetn
WARNING: [Synth 8-3331] design sync_bits__parameterized0 has unconnected port out_resetn
WARNING: [Synth 8-3331] design sync_bits__parameterized0 has unconnected port out_clk
WARNING: [Synth 8-3331] design axi_dmac_resize_dest has unconnected port clk
WARNING: [Synth 8-3331] design axi_dmac_resize_dest has unconnected port reset
WARNING: [Synth 8-3331] design axi_dmac_resize_src has unconnected port clk
WARNING: [Synth 8-3331] design axi_dmac_resize_src has unconnected port reset
WARNING: [Synth 8-3331] design axi_register_slice has unconnected port clk
WARNING: [Synth 8-3331] design axi_register_slice has unconnected port resetn
WARNING: [Synth 8-3331] design sync_event has unconnected port in_clk
WARNING: [Synth 8-3331] design sync_event has unconnected port out_clk
WARNING: [Synth 8-3331] design dmac_src_mm_axi has unconnected port m_axi_rresp[1]
WARNING: [Synth 8-3331] design dmac_src_mm_axi has unconnected port m_axi_rresp[0]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port m_dest_axi_aclk
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port m_dest_axi_aresetn
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port m_axi_awready
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port m_axi_wready
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port m_axi_bvalid
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_valid
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[63]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[62]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[61]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[60]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[59]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[58]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[57]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[56]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[55]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[54]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[53]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[52]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[51]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[50]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[49]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[48]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[47]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[46]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[45]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[44]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[43]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[42]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[41]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[40]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[39]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[38]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[37]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[36]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[35]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[34]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[33]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[32]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[31]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[30]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[29]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[28]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[27]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[26]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[25]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[24]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[23]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[22]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[21]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[20]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[19]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[18]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[17]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[16]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[15]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[14]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[13]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[12]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[11]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[10]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[9]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[8]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[7]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[6]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[5]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[4]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[3]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[2]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[1]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_data[0]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_last
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port s_axis_user[0]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_clk
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[63]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[62]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[61]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[60]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[59]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[58]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[57]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[56]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[55]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[54]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[53]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[52]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[51]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[50]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[49]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[48]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[47]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[46]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[45]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[44]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[43]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[42]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[41]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[40]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[39]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[38]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[37]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[36]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[35]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[34]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[33]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[32]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[31]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[30]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[29]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[28]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[27]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[26]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[25]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[24]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[23]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[22]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[21]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[20]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[19]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[18]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[17]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[16]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[15]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[14]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[13]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[12]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[11]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[10]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[9]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[8]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[7]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[6]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[5]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[4]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[3]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[2]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[1]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_din[0]
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_wr_sync
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_rd_clk
WARNING: [Synth 8-3331] design dmac_request_arb has unconnected port fifo_rd_en
WARNING: [Synth 8-3331] design axi_dmac_reset_manager has unconnected port dest_ext_resetn
WARNING: [Synth 8-3331] design axi_dmac_reset_manager has unconnected port src_ext_resetn
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_awaddr[11]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_awaddr[1]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_awaddr[0]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_wstrb[3]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_wstrb[2]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_wstrb[1]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_wstrb[0]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_araddr[11]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_araddr[1]
WARNING: [Synth 8-3331] design up_axi__parameterized0 has unconnected port up_axi_araddr[0]
WARNING: [Synth 8-3331] design util_axis_fifo has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design axi_dmac_regmap_request has unconnected port up_wdata[31]
WARNING: [Synth 8-3331] design axi_dmac_regmap_request has unconnected port up_wdata[30]
WARNING: [Synth 8-3331] design axi_dmac_regmap_request has unconnected port up_wdata[29]
WARNING: [Synth 8-3331] design axi_dmac_regmap has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_dmac_regmap has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_dmac_regmap has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_dmac_regmap has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_dmac_regmap has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_dmac_regmap has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_bid[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_arready
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rvalid
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rresp[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rresp[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[63]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[62]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[61]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[60]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[59]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[58]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[57]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[56]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[55]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[54]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[53]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[52]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[51]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[50]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[49]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[48]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[47]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[46]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[45]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[44]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[43]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[42]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[41]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[40]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[39]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[38]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[37]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[36]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[35]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[34]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[33]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[32]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[31]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[30]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[29]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[28]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[27]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[26]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[25]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[24]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[23]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[22]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[21]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[20]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[19]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[18]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[17]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[16]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[15]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[14]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[13]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[12]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[11]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[10]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[9]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[8]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[7]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[6]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[5]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[4]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[3]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[2]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rid[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rlast
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_rid[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_awready
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_wready
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_bvalid
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_bresp[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_bid[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[63]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[62]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[61]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[60]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[59]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[58]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[57]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[56]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[31]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[30]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[29]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[28]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[27]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[26]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[25]
WARNING: [Synth 8-3331] design axi_hdmi_tx_vdma has unconnected port vdma_data[24]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_awaddr[0]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[3]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[2]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_wstrb[0]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[1]
WARNING: [Synth 8-3331] design up_axi has unconnected port up_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[11]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[10]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[9]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[8]
WARNING: [Synth 8-3331] design ad_mmcm_drp has unconnected port up_drp_addr[7]
WARNING: [Synth 8-3331] design axi_clkgen has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_clkgen has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_clkgen has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_clkgen has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_clkgen has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_clkgen has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_incr_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_b_channel has unconnected port b_resp_rdy
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[11]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[10]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[9]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[8]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[11]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[10]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[9]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[8]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_WZLZH6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WZLZH6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_59JXRJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_59JXRJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_59JXRJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_59JXRJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_GFBASD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_GFBASD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_GFBASD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_GFBASD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_15FU5SC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_15FU5SC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_15FU5SC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_15FU5SC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_T17W6X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_T17W6X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_T17W6X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_T17W6X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1J5P44O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1J5P44O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1J5P44O has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1J5P44O has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UBGIXM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UBGIXM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UBGIXM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UBGIXM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_I5GH1N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_I5GH1N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_I5GH1N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_I5GH1N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1615.738 ; gain = 225.668 ; free physical = 1781 ; free virtual = 14501
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1615.738 ; gain = 225.668 ; free physical = 1801 ; free virtual = 14521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 1615.738 ; gain = 225.668 ; free physical = 1801 ; free virtual = 14521
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_spdif_tx_core/U0'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:1]
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'i_system_wrapper/system_i/axi_i2s_adi/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_fmc/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1896.809 ; gain = 0.000 ; free physical = 1479 ; free virtual = 14200
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/common/zed/zed_system_constr.xdc]
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/common/zed/zed_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/steffnet/Schreibtisch/hdl-master/projects/common/zed/zed_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1896.809 ; gain = 0.000 ; free physical = 1479 ; free virtual = 14200
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_hdmi_dma/inst'
Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Finished Parsing XDC File [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'i_system_wrapper/system_i/sys_audio_clkgen/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1896.809 ; gain = 0.000 ; free physical = 1479 ; free virtual = 14200
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  DSP48E => DSP48E1: 9 instances
  FDR => FDRE: 42 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 24 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1896.809 ; gain = 0.000 ; free physical = 1479 ; free virtual = 14199
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1896.809 ; gain = 0.000 ; free physical = 1479 ; free virtual = 14199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 1896.809 ; gain = 506.738 ; free physical = 1602 ; free virtual = 14323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 1896.809 ; gain = 506.738 ; free physical = 1602 ; free virtual = 14323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_fs_toggle_m3_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m1_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m2_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m3_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/d_xfer_state_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/rst_sync_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_sync_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_async_d1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_async_d2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_sync_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/cdc_sync_stage1_tick_counter_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/cdc_sync_stage2_tick_counter_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_spdif_tx_core_0/axi_spdif_tx_constr.xdc, line 1).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/cdc_sync_stage1_tick_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage1_tick_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/cdc_sync_stage2_tick_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage2_tick_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main/U0. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core/inst. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_xfer_status. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma/inst. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen/inst. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spdif_tx_core/U0. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 105).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_i2s_adi/U0. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 108).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_fmc/U0. (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 30).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 35).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 35).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_constr.xdc, line 35).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_i2c_mixer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_logic_inv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hdmi_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_audio_clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spdif_tx_core. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_i2s_adi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_fmc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp0_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1896.809 ; gain = 506.738 ; free physical = 1601 ; free virtual = 14322
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_y_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_response_manager'
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "channel_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-5544] ROM "s_axi_arready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_RESET_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I2S_CLK_CONTROL_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PERIOD_LEN_REG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "detect_stop_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bufctrl_reg' in module 'tx_encoder'
INFO: [Synth 8-5546] ROM "inv_preamble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "channel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bufctrl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_ctrlif__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_ctrlif__parameterized0'
INFO: [Synth 8-5544] ROM "s_axi_arready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drtype" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
               STATE_ACC |                              001 |                              001
       STATE_WRITE_RESPR |                              010 |                              010
        STATE_ZERO_COMPL |                              011 |                              011
      STATE_WRITE_ZRCMPL |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_dmac_response_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                    resp |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     ack |                              010 |                               10
                    resp |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                read_cha |                              001 |                              001
                 cha_rdy |                              010 |                              011
                read_chb |                              011 |                              010
                 chb_rdy |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bufctrl_reg' using encoding 'sequential' in module 'tx_encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                    resp |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_ctrlif__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     ack |                              010 |                               10
                    resp |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'axi_ctrlif__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 1896.809 ; gain = 506.738 ; free physical = 1587 ; free virtual = 14310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 21    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 18    
	   3 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 14    
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 124   
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	              236 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               61 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 27    
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 21    
	               24 Bit    Registers := 20    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 51    
	               14 Bit    Registers := 6     
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 18    
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 686   
+---RAMs : 
	              24K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	              136 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
	               20 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 35    
	  16 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 5     
	   4 Input     24 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 18    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 62    
	  14 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 50    
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 6     
	  21 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 33    
	   4 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 505   
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 28    
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_clkgen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ad_mmcm_drp 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              236 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_hdmi_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_hdmi_tx_vdma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_csc_1_mul 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ad_csc_1_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module ad_csc_1_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_csc_1_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 4     
Module ad_ss_444to422 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module axi_hdmi_tx_es 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 2     
Module axi_hdmi_tx_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_address_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              136 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dmac_regmap_request 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     21 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module axi_dmac_regmap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module dmac_2d_transfer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dmac_reset_manager 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_axi_stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module dmac_src_mm_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem_asym 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module axi_dmac_burst_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	               40 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               61 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_dmac_response_manager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 28    
	   5 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_synchronizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module i2s_clkgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module i2s_tx 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module i2s_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module fifo_synchronizer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	               20 Bit         RAMs := 1     
Module i2s_controller 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module axi_ctrlif 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module dma_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module pl330_dma_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi_i2s_adi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_iic_v2_0_21_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_21_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 10    
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module tx_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
Module axi_ctrlif__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module dma_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pl330_dma_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module axi_spdif_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_13_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cr/i_mul_c3/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Y/i_mul_c3/p3_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c1/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c2/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c2/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/ad_mul_1/p1_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p1_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/ad_mul_1/p2_ddata_reg[15:0]' into 'i_csc_1_Cr/i_mul_c1/ad_mul_1/p2_ddata_reg[15:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:66]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p1_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:78]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p2_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:79]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p3_sign_reg' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:80]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p1_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p1_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:72]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p2_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p2_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:73]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_mul_c3/p3_ddata_reg[0:0]' into 'i_csc_1_Cr/i_mul_c1/p3_sign_reg' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_mul.v:74]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p1_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p1_ddata_reg[0:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:108]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p2_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p2_ddata_reg[0:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:118]
INFO: [Synth 8-4471] merging register 'i_csc_1_Cb/i_add_c4/p3_ddata_reg[0:0]' into 'i_csc_1_Y/i_add_c4/p3_ddata_reg[0:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/common/ad_csc_1_add.v:126]
WARNING: [Synth 8-6014] Unused sequential element i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_mem_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '27' to '1' bits. [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/d465/util_axis_fifo.v:97]
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl/clkgen/channel_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'TENC/bit_cnt_reg[4:0]' into 'TENC/bit_cnt_reg[4:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/tx_encoder.vhd:244]
INFO: [Synth 8-4471] merging register 'TENC/bit_cnt_reg[4:0]' into 'TENC/bit_cnt_reg[4:0]' [/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ipshared/307b/tx_encoder.vhd:244]
INFO: [Synth 8-5546] ROM "TENC/inv_preamble" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[9]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[8]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[7]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[6]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[5]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[4]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[15]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[14]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[13]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[12]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[11]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[10]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[9]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[8]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[7]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[6]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[5]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[4]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[23]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[22]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[21]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[20]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[19]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[18]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[17]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[16]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[15]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[14]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[13]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[12]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[11]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[10]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[9]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[8]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design axi_spdif_tx has unconnected port s_axis_tvalid
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[0]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[1]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[2]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[4]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[6]
WARNING: [Synth 8-3331] design dynamic_master has unconnected port Cr[7]
WARNING: [Synth 8-3331] design iic_control has unconnected port Adr[0]
WARNING: [Synth 8-3331] design iic_control has unconnected port Ten_adr[7]
WARNING: [Synth 8-3331] design iic_control has unconnected port Ten_adr[6]
WARNING: [Synth 8-3331] design iic_control has unconnected port Ten_adr[5]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Addr[0]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[0]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[1]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[2]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[3]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[4]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[5]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[6]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[7]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[8]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[9]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[10]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[11]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[12]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[13]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[14]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[15]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[16]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[17]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[18]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[19]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[20]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[21]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[1]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[3]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[5]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[6]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[7]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[0]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[1]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[2]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[3]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[4]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[5]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[6]
WARNING: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[7]
WARNING: [Synth 8-3331] design reg_interface has unconnected port reg_empty
WARNING: [Synth 8-3331] design axi_ipif_ssp1 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_ipif_ssp1 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_ipif_ssp1 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_ipif_ssp1 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_aresetn
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[31]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[30]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[29]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[28]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[27]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[26]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[25]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[24]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[23]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[22]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[21]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[20]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[19]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[18]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[17]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[16]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[15]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[14]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[13]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[12]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[11]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[10]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[9]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[8]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tlast
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axis_tvalid
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port m_axis_aclk
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port m_axis_tready
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[9]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[8]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[7]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[6]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[15]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[14]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[13]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[12]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[11]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[10]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[9]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[8]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[7]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[6]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_i2s_adi has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design system_axi_hp0_interconnect_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design system_axi_hp0_interconnect_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design system_axi_hp0_interconnect_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_axi_hp0_interconnect_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_axi_hp0_interconnect_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_axi_hp0_interconnect_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_araddr[11]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_aclk
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_aresetn
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_awready
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_wready
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_bvalid
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_bresp[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_bid[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_arready
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rvalid
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rresp[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rresp[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[63]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[62]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[61]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[60]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[59]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[58]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[57]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[56]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[55]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[54]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[53]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[52]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[51]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[50]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[49]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[48]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[47]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[46]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[45]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[44]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[43]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[42]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[41]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[40]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[39]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[38]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[37]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[36]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[35]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[34]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[33]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[32]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[31]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[30]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[29]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[28]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[27]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[26]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[25]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[24]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[23]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[22]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[21]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[20]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[19]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[18]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[17]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[16]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[15]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[14]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[13]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[12]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[11]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[10]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[9]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[8]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[7]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[6]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[5]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[4]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[3]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[2]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rdata[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rid[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_dest_axi_rlast
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_aresetn
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_rresp[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_rresp[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_rid[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_awready
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_wready
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_bvalid
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_bresp[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port m_src_axi_bid[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_aclk
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_valid
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[63]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[62]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[61]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[60]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[59]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[58]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[57]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[56]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[55]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[54]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[53]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[52]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[51]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[50]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[49]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[48]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[47]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[46]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[45]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[44]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[43]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[42]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[41]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[40]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[39]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[38]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[37]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[36]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[35]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[34]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[33]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[32]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[31]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[30]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[29]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[28]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[27]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[26]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[25]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[24]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[23]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[22]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[21]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[20]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[19]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[18]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[17]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[16]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[15]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[14]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[13]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[12]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[11]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[10]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[9]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[8]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[7]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[6]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[5]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[4]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[3]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[2]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_data[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_user[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port s_axis_last
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_clk
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_en
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[63]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[62]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[61]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[60]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[59]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[58]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[57]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[56]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[55]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[54]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[53]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[52]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[51]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[50]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[49]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[48]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[47]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[46]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[45]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[44]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[43]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[42]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[41]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[40]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[39]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[38]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[37]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[36]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[35]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[34]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[33]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[32]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[31]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[30]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[29]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[28]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[27]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[26]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[25]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[24]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[23]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[22]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[21]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[20]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[19]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[18]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[17]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[16]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[15]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[14]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[13]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[12]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[11]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[10]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[9]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[8]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[7]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[6]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[5]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[4]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[3]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[2]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[1]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_din[0]
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_wr_sync
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_rd_clk
WARNING: [Synth 8-3331] design axi_dmac has unconnected port fifo_rd_en
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_hl_active[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[15]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[14]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[13]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[12]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[11]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[10]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[9]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[8]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[7]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[6]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[5]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[4]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx_core has unconnected port hdmi_vf_active[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[63]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[62]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[61]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[60]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[59]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[58]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[57]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[56]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[31]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[30]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[29]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[28]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[27]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[26]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[25]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port vdma_data[24]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_hdmi_tx has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_axi_hdmi_clkgen_0 has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arlock[1]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design system_auto_pc_0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_axi_cpu_interconnect_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[3]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[2]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[1]) is unused and will be removed from module axi_dmac.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[0]) is unused and will be removed from module axi_dmac.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p1_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_4_reg[24] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_d_reg' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_2d_reg' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_2d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_de_3d_reg' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[17]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[18]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[19]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[20]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[21]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[22]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[23]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[24]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[26]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[31]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[32]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[33]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[34]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_36_data_reg[35]' (FD) to 'i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_24_data_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p2_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/p3_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p1_data_3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_core/inst/\i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p1_data_1_reg[24] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/i_response_generator/response_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_response_manager/req_response_partial_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[1]' (FDSE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[2]' (FDSE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[3]' (FDSE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[4]' (FDSE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[5]' (FDSE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]' (FDSE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_2d_transfer/req_measured_burst_length_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_id_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hdmi_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_dma/inst/\i_transfer/i_2d_transfer/req_response_partial_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hdmi_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_i2s_adi/U0/\ctrl/tx_gen.tx/gen[0].data_int_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.dtre_i_reg' (FDR) to 'axi_iic:/X_IIC/REG_INTERFACE_I/sr_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/REG_INTERFACE_I/sr_i_reg[6]' (FDR) to 'axi_iic:/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_iic:/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'axi_iic:/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_iic:/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_iic:/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[7]' (FDR) to 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[6]' (FDR) to 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[5]' (FDR) to 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[4]' (FDR) to 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[3]' (FDR) to 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[2]' (FDR) to 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_spdif_tx_core/U0/TENC/DA16.audio_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_spdif_tx_core/U0/\TENC/DA16.audio_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/sys_rstgen/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/sys_rstgen/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/sys_rstgen/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/sys_rstgen/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:14 . Memory (MB): peak = 1896.809 ; gain = 506.738 ; free physical = 1540 ; free virtual = 14275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem:      | m_ram_reg  | 512 x 48(NO_CHANGE)    | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem_asym: | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                      | RTL Object                                                     | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_hdmi_dma/inst    | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied   | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /axi_hdmi_dma/inst    | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied   | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /axi_hdmi_dma/inst    | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied   | 4 x 34               | RAM32M x 6     | 
|\i_system_wrapper/system_i /axi_hdmi_dma/inst    | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied   | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /axi_i2s_adi/U0       | pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg                    | Implied   | 8 x 24               | RAM32M x 4     | 
|\i_system_wrapper/system_i /axi_i2s_adi/U0       | ctrl/tx_sync/fifo_reg                                          | Implied   | 4 x 5                | RAM32M x 1     | 
|\i_system_wrapper/system_i /axi_i2s_adi/U0       | ctrl/rx_gen.rx_sync/fifo_reg                                   | Implied   | 4 x 5                | RAM32M x 1     | 
|\i_system_wrapper/system_i /axi_i2s_adi/U0       | pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg                    | Implied   | 8 x 24               | RAM32M x 4     | 
|\i_system_wrapper/system_i /axi_spdif_tx_core/U0 | pl330_dma_gen.fifo/fifo/data_fifo_reg                          | Implied   | 8 x 32               | RAM32M x 6     | 
+-------------------------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_hdmi_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2003.793 ; gain = 613.723 ; free physical = 1262 ; free virtual = 14005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:21 . Memory (MB): peak = 2020.801 ; gain = 630.730 ; free physical = 1259 ; free virtual = 13990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem:      | m_ram_reg  | 512 x 48(NO_CHANGE)    | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ad_mem_asym: | m_ram_reg  | 128 x 64(NO_CHANGE)    | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                      | RTL Object                                                     | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+
|\i_system_wrapper/system_i /axi_hdmi_dma/inst    | i_transfer/i_request_arb/eot_mem_src_reg                       | Implied   | 16 x 1               | RAM16X1D x 1   | 
|\i_system_wrapper/system_i /axi_hdmi_dma/inst    | i_transfer/i_request_arb/eot_mem_dest_reg                      | Implied   | 16 x 1               | RAM16X1D x 2   | 
|\i_system_wrapper/system_i /axi_hdmi_dma/inst    | i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg      | Implied   | 4 x 34               | RAM32M x 6     | 
|\i_system_wrapper/system_i /axi_hdmi_dma/inst    | i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg | Implied   | 8 x 4                | RAM32M x 1     | 
|\i_system_wrapper/system_i /axi_i2s_adi/U0       | pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg                    | Implied   | 8 x 24               | RAM32M x 4     | 
|\i_system_wrapper/system_i /axi_i2s_adi/U0       | ctrl/tx_sync/fifo_reg                                          | Implied   | 4 x 5                | RAM32M x 1     | 
|\i_system_wrapper/system_i /axi_i2s_adi/U0       | ctrl/rx_gen.rx_sync/fifo_reg                                   | Implied   | 4 x 5                | RAM32M x 1     | 
|\i_system_wrapper/system_i /axi_i2s_adi/U0       | pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg                    | Implied   | 8 x 24               | RAM32M x 4     | 
|\i_system_wrapper/system_i /axi_spdif_tx_core/U0 | pl330_dma_gen.fifo/fifo/data_fifo_reg                          | Implied   | 8 x 32               | RAM32M x 6     | 
+-------------------------------------------------+----------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:26 . Memory (MB): peak = 2041.551 ; gain = 651.480 ; free physical = 1254 ; free virtual = 13984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:28 . Memory (MB): peak = 2041.551 ; gain = 651.480 ; free physical = 1253 ; free virtual = 13983
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:28 . Memory (MB): peak = 2041.551 ; gain = 651.480 ; free physical = 1253 ; free virtual = 13983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 2041.551 ; gain = 651.480 ; free physical = 1253 ; free virtual = 13983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 2041.551 ; gain = 651.480 ; free physical = 1253 ; free virtual = 13983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2041.551 ; gain = 651.480 ; free physical = 1253 ; free virtual = 13983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2041.551 ; gain = 651.480 ; free physical = 1253 ; free virtual = 13983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_hdmi_tx | i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/p3_sign_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/ddata_out_reg[4] | 7      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|axi_hdmi_tx | i_tx_core/i_ss_444to422/s422_sync_reg[4]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|axi_hdmi_tx | i_tx_core/i_es/hdmi_data_5d_reg[15]                            | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|axi_hdmi_tx | i_tx_core/i_es/hdmi_data_5d_reg[14]                            | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|axi_hdmi_tx | i_tx_core/hdmi_vsync_data_e_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/hdmi_hsync_data_e_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/hdmi_vsync_reg                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_hdmi_tx | i_tx_core/hdmi_hsync_reg                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         9|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__2  |     1|
|4     |DSP48E__3  |     1|
|5     |DSP48E__4  |     1|
|6     |DSP48E__5  |     1|
|7     |DSP48E__6  |     1|
|8     |DSP48E__7  |     1|
|9     |DSP48E__8  |     1|
|10    |BIBUF      |   130|
|11    |BUFG       |     7|
|12    |CARRY4     |   222|
|13    |LUT1       |   362|
|14    |LUT2       |   519|
|15    |LUT3       |   816|
|16    |LUT4       |   703|
|17    |LUT5       |   640|
|18    |LUT6       |  1202|
|19    |MMCME2_ADV |     2|
|20    |MUXCY_L    |    18|
|21    |MUXF7      |    30|
|22    |ODDR       |     1|
|23    |PS7        |     1|
|24    |RAM16X1D   |     3|
|25    |RAM32M     |    23|
|26    |RAMB36E1   |     1|
|27    |RAMB36E1_1 |     1|
|28    |SRL16      |     1|
|29    |SRL16E     |    84|
|30    |SRLC32E    |    47|
|31    |XORCY      |    24|
|32    |FDCE       |   705|
|33    |FDPE       |    37|
|34    |FDR        |    30|
|35    |FDRE       |  3985|
|36    |FDSE       |   195|
|37    |IBUF       |     2|
|38    |IOBUF      |    38|
|39    |OBUF       |    25|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                             |Module                                                         |Cells |
+------+-----------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                  |                                                               | 11240|
|2     |  i_system_wrapper                                   |system_wrapper                                                 | 11177|
|3     |    system_i                                         |system                                                         | 11175|
|4     |      GND_1                                          |system_GND_1_0                                                 |     0|
|5     |      axi_cpu_interconnect                           |system_axi_cpu_interconnect_0                                  |  1585|
|6     |        xbar                                         |system_xbar_0                                                  |   449|
|7     |          inst                                       |axi_crossbar_v2_1_19_axi_crossbar                              |   449|
|8     |            \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_19_crossbar_sasd                             |   449|
|9     |              addr_arbiter_inst                      |axi_crossbar_v2_1_19_addr_arbiter_sasd                         |   168|
|10    |              \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_19_decerr_slave                              |    14|
|11    |              reg_slice_r                            |axi_register_slice_v2_1_18_axic_register_slice__parameterized7 |   225|
|12    |              splitter_ar                            |axi_crossbar_v2_1_19_splitter__parameterized0                  |     6|
|13    |              splitter_aw                            |axi_crossbar_v2_1_19_splitter                                  |    18|
|14    |        s00_couplers                                 |s00_couplers_imp_WZLZH6                                        |  1136|
|15    |          auto_pc                                    |system_auto_pc_0                                               |  1136|
|16    |            inst                                     |axi_protocol_converter_v2_1_18_axi_protocol_converter          |  1136|
|17    |              \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_18_b2s                             |  1136|
|18    |                \RD.ar_channel_0                     |axi_protocol_converter_v2_1_18_b2s_ar_channel                  |   177|
|19    |                  ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                  |    32|
|20    |                  cmd_translator_0                   |axi_protocol_converter_v2_1_18_b2s_cmd_translator_57           |   133|
|21    |                    incr_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_incr_cmd_58                 |    67|
|22    |                    wrap_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_59                 |    61|
|23    |                \RD.r_channel_0                      |axi_protocol_converter_v2_1_18_b2s_r_channel                   |    92|
|24    |                  rd_data_fifo_0                     |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 |    50|
|25    |                  transaction_fifo_0                 |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 |    28|
|26    |                SI_REG                               |axi_register_slice_v2_1_18_axi_register_slice                  |   632|
|27    |                  \ar.ar_pipe                        |axi_register_slice_v2_1_18_axic_register_slice                 |   217|
|28    |                  \aw.aw_pipe                        |axi_register_slice_v2_1_18_axic_register_slice_56              |   221|
|29    |                  \b.b_pipe                          |axi_register_slice_v2_1_18_axic_register_slice__parameterized1 |    48|
|30    |                  \r.r_pipe                          |axi_register_slice_v2_1_18_axic_register_slice__parameterized2 |   146|
|31    |                \WR.aw_channel_0                     |axi_protocol_converter_v2_1_18_b2s_aw_channel                  |   173|
|32    |                  aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                  |    16|
|33    |                  cmd_translator_0                   |axi_protocol_converter_v2_1_18_b2s_cmd_translator              |   141|
|34    |                    incr_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_incr_cmd                    |    64|
|35    |                    wrap_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                    |    73|
|36    |                \WR.b_channel_0                      |axi_protocol_converter_v2_1_18_b2s_b_channel                   |    60|
|37    |                  bid_fifo_0                         |axi_protocol_converter_v2_1_18_b2s_simple_fifo                 |    26|
|38    |                  bresp_fifo_0                       |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 |    10|
|39    |      axi_hdmi_clkgen                                |system_axi_hdmi_clkgen_0                                       |   414|
|40    |        inst                                         |axi_clkgen                                                     |   414|
|41    |          i_mmcm_drp                                 |ad_mmcm_drp                                                    |    24|
|42    |          i_up_axi                                   |up_axi_55                                                      |   232|
|43    |          i_up_clkgen                                |up_clkgen                                                      |   158|
|44    |            i_mmcm_rst_reg                           |ad_rst__xdcDup__1                                              |     6|
|45    |      axi_hdmi_core                                  |system_axi_hdmi_core_0                                         |  4933|
|46    |        inst                                         |axi_hdmi_tx                                                    |  4933|
|47    |          i_tx_core                                  |axi_hdmi_tx_core                                               |  3135|
|48    |            i_csc_RGB2CrYCb                          |ad_csc_RGB2CrYCb                                               |  2283|
|49    |              i_csc_1_Cb                             |ad_csc_1__parameterized0                                       |   745|
|50    |                i_add_c4                             |ad_csc_1_add__parameterized0_45                                |   281|
|51    |                i_mul_c1                             |ad_csc_1_mul_46                                                |   155|
|52    |                  ad_mul_1                           |ad_mul_53                                                      |   155|
|53    |                    i_mult_macro                     |MULT_MACRO_54                                                  |   155|
|54    |                i_mul_c2                             |ad_csc_1_mul_47                                                |   155|
|55    |                  ad_mul_1                           |ad_mul_51                                                      |   155|
|56    |                    i_mult_macro                     |MULT_MACRO_52                                                  |   155|
|57    |                i_mul_c3                             |ad_csc_1_mul_48                                                |   154|
|58    |                  ad_mul_1                           |ad_mul_49                                                      |   154|
|59    |                    i_mult_macro                     |MULT_MACRO_50                                                  |   154|
|60    |              i_csc_1_Cr                             |ad_csc_1                                                       |   760|
|61    |                i_add_c4                             |ad_csc_1_add                                                   |   294|
|62    |                i_mul_c1                             |ad_csc_1_mul_37                                                |   154|
|63    |                  ad_mul_1                           |ad_mul_43                                                      |   154|
|64    |                    i_mult_macro                     |MULT_MACRO_44                                                  |   154|
|65    |                i_mul_c2                             |ad_csc_1_mul_38                                                |   157|
|66    |                  ad_mul_1                           |ad_mul_41                                                      |   155|
|67    |                    i_mult_macro                     |MULT_MACRO_42                                                  |   155|
|68    |                i_mul_c3                             |ad_csc_1_mul__parameterized0                                   |   155|
|69    |                  ad_mul_1                           |ad_mul_39                                                      |   155|
|70    |                    i_mult_macro                     |MULT_MACRO_40                                                  |   155|
|71    |              i_csc_1_Y                              |ad_csc_1__parameterized0_30                                    |   682|
|72    |                i_add_c4                             |ad_csc_1_add__parameterized0                                   |   220|
|73    |                i_mul_c1                             |ad_csc_1_mul                                                   |   154|
|74    |                  ad_mul_1                           |ad_mul_35                                                      |   154|
|75    |                    i_mult_macro                     |MULT_MACRO_36                                                  |   154|
|76    |                i_mul_c2                             |ad_csc_1_mul_31                                                |   154|
|77    |                  ad_mul_1                           |ad_mul_33                                                      |   154|
|78    |                    i_mult_macro                     |MULT_MACRO_34                                                  |   154|
|79    |                i_mul_c3                             |ad_csc_1_mul_32                                                |   154|
|80    |                  ad_mul_1                           |ad_mul                                                         |   154|
|81    |                    i_mult_macro                     |MULT_MACRO                                                     |   154|
|82    |            i_es                                     |axi_hdmi_tx_es                                                 |   104|
|83    |            i_mem                                    |ad_mem                                                         |    34|
|84    |            i_ss_444to422                            |ad_ss_444to422                                                 |   168|
|85    |          i_up                                       |up_hdmi_tx                                                     |  1207|
|86    |            i_core_rst_reg                           |ad_rst__xdcDup__2                                              |     6|
|87    |            i_vdma_rst_reg                           |ad_rst                                                         |     6|
|88    |            i_xfer_cntrl                             |up_xfer_cntrl                                                  |   499|
|89    |            i_xfer_status                            |up_xfer_status                                                 |    35|
|90    |            i_clock_mon                              |up_clock_mon                                                   |   146|
|91    |            i_vdma_xfer_status                       |up_xfer_status__parameterized0                                 |    39|
|92    |          i_up_axi                                   |up_axi                                                         |   379|
|93    |          i_vdma                                     |axi_hdmi_tx_vdma                                               |   211|
|94    |      axi_hdmi_dma                                   |system_axi_hdmi_dma_0                                          |  1440|
|95    |        inst                                         |axi_dmac                                                       |  1440|
|96    |          i_regmap                                   |axi_dmac_regmap                                                |   768|
|97    |            i_regmap_request                         |axi_dmac_regmap_request                                        |   316|
|98    |              i_transfer_lenghts_fifo                |util_axis_fifo                                                 |   100|
|99    |                i_address_sync                       |fifo_address_sync                                              |    18|
|100   |            i_up_axi                                 |up_axi__parameterized0                                         |   376|
|101   |          i_transfer                                 |axi_dmac_transfer                                              |   672|
|102   |            i_2d_transfer                            |dmac_2d_transfer                                               |   233|
|103   |            i_request_arb                            |dmac_request_arb                                               |   400|
|104   |              i_dest_dma_stream                      |dmac_dest_axi_stream                                           |    37|
|105   |                i_response_generator                 |dmac_response_generator                                        |    18|
|106   |              i_dest_req_fifo                        |util_axis_fifo__parameterized0                                 |     9|
|107   |              i_req_gen                              |dmac_request_generator                                         |    76|
|108   |              i_response_manager                     |axi_dmac_response_manager                                      |    46|
|109   |                i_dest_response_fifo                 |util_axis_fifo__parameterized2                                 |    23|
|110   |              i_src_dma_mm                           |dmac_src_mm_axi                                                |   112|
|111   |                i_addr_gen                           |dmac_address_generator                                         |    95|
|112   |                i_req_splitter                       |splitter                                                       |     8|
|113   |              i_src_req_fifo                         |util_axis_fifo__parameterized1                                 |    41|
|114   |              i_store_and_forward                    |axi_dmac_burst_memory                                          |    66|
|115   |                i_mem                                |ad_mem_asym                                                    |     2|
|116   |            i_reset_manager                          |axi_dmac_reset_manager                                         |    39|
|117   |      axi_hp0_interconnect                           |system_axi_hp0_interconnect_0                                  |     0|
|118   |      axi_i2s_adi                                    |system_axi_i2s_adi_0                                           |   428|
|119   |        U0                                           |axi_i2s_adi                                                    |   428|
|120   |          ctrl                                       |i2s_controller                                                 |   240|
|121   |            clkgen                                   |i2s_clkgen                                                     |    82|
|122   |            \rx_gen.rx                               |i2s_rx                                                         |    68|
|123   |            \rx_gen.rx_sync                          |fifo_synchronizer__xdcDup__1                                   |    20|
|124   |            \tx_gen.tx                               |i2s_tx                                                         |    33|
|125   |            tx_sync                                  |fifo_synchronizer                                              |    20|
|126   |          ctrlif                                     |axi_ctrlif                                                     |    61|
|127   |          \pl330_dma_rx_gen.rx_fifo                  |pl330_dma_fifo__parameterized0                                 |    39|
|128   |            fifo                                     |dma_fifo_29                                                    |    29|
|129   |          \pl330_dma_tx_gen.tx_fifo                  |pl330_dma_fifo                                                 |    41|
|130   |            fifo                                     |dma_fifo                                                       |    31|
|131   |      axi_iic_fmc                                    |system_axi_iic_fmc_0                                           |   867|
|132   |        U0                                           |axi_iic__1                                                     |   867|
|133   |          X_IIC                                      |iic_6                                                          |   867|
|134   |            DYN_MASTER_I                             |dynamic_master_7                                               |    34|
|135   |            FILTER_I                                 |filter_8                                                       |    10|
|136   |              SCL_DEBOUNCE                           |debounce_25                                                    |     5|
|137   |                INPUT_DOUBLE_REGS                    |cdc_sync_28                                                    |     5|
|138   |              SDA_DEBOUNCE                           |debounce_26                                                    |     5|
|139   |                INPUT_DOUBLE_REGS                    |cdc_sync_27                                                    |     5|
|140   |            IIC_CONTROL_I                            |iic_control_9                                                  |   282|
|141   |              BITCNT                                 |axi_iic_v2_0_21_upcnt_n__parameterized0_20                     |    17|
|142   |              CLKCNT                                 |axi_iic_v2_0_21_upcnt_n_21                                     |    33|
|143   |              I2CDATA_REG                            |shift8_22                                                      |    18|
|144   |              I2CHEADER_REG                          |shift8_23                                                      |    24|
|145   |              SETUP_CNT                              |axi_iic_v2_0_21_upcnt_n_24                                     |    26|
|146   |            READ_FIFO_I                              |SRL_FIFO_10                                                    |    32|
|147   |            REG_INTERFACE_I                          |reg_interface_11                                               |   187|
|148   |            WRITE_FIFO_CTRL_I                        |SRL_FIFO__parameterized0_12                                    |    22|
|149   |            WRITE_FIFO_I                             |SRL_FIFO_13                                                    |    33|
|150   |            X_AXI_IPIF_SSP1                          |axi_ipif_ssp1_14                                               |   263|
|151   |              AXI_LITE_IPIF_I                        |axi_lite_ipif_15                                               |   215|
|152   |                I_SLAVE_ATTACHMENT                   |slave_attachment_18                                            |   215|
|153   |                  I_DECODER                          |address_decoder_19                                             |   109|
|154   |              X_INTERRUPT_CONTROL                    |interrupt_control_16                                           |    31|
|155   |              X_SOFT_RESET                           |soft_reset_17                                                  |    13|
|156   |      axi_iic_main                                   |system_axi_iic_main_0                                          |   867|
|157   |        U0                                           |axi_iic                                                        |   867|
|158   |          X_IIC                                      |iic                                                            |   867|
|159   |            DYN_MASTER_I                             |dynamic_master                                                 |    34|
|160   |            FILTER_I                                 |filter                                                         |    10|
|161   |              SCL_DEBOUNCE                           |debounce                                                       |     5|
|162   |                INPUT_DOUBLE_REGS                    |cdc_sync_5                                                     |     5|
|163   |              SDA_DEBOUNCE                           |debounce_4                                                     |     5|
|164   |                INPUT_DOUBLE_REGS                    |cdc_sync                                                       |     5|
|165   |            IIC_CONTROL_I                            |iic_control                                                    |   282|
|166   |              BITCNT                                 |axi_iic_v2_0_21_upcnt_n__parameterized0                        |    17|
|167   |              CLKCNT                                 |axi_iic_v2_0_21_upcnt_n                                        |    33|
|168   |              I2CDATA_REG                            |shift8                                                         |    18|
|169   |              I2CHEADER_REG                          |shift8_2                                                       |    24|
|170   |              SETUP_CNT                              |axi_iic_v2_0_21_upcnt_n_3                                      |    26|
|171   |            READ_FIFO_I                              |SRL_FIFO                                                       |    32|
|172   |            REG_INTERFACE_I                          |reg_interface                                                  |   187|
|173   |            WRITE_FIFO_CTRL_I                        |SRL_FIFO__parameterized0                                       |    22|
|174   |            WRITE_FIFO_I                             |SRL_FIFO_1                                                     |    33|
|175   |            X_AXI_IPIF_SSP1                          |axi_ipif_ssp1                                                  |   263|
|176   |              AXI_LITE_IPIF_I                        |axi_lite_ipif                                                  |   215|
|177   |                I_SLAVE_ATTACHMENT                   |slave_attachment                                               |   215|
|178   |                  I_DECODER                          |address_decoder                                                |   109|
|179   |              X_INTERRUPT_CONTROL                    |interrupt_control                                              |    31|
|180   |              X_SOFT_RESET                           |soft_reset                                                     |    13|
|181   |      axi_spdif_tx_core                              |system_axi_spdif_tx_core_0                                     |   328|
|182   |        U0                                           |axi_spdif_tx                                                   |   328|
|183   |          TENC                                       |tx_encoder                                                     |   157|
|184   |          ctrlif                                     |axi_ctrlif__parameterized0                                     |    50|
|185   |          \pl330_dma_gen.fifo                        |pl330_dma_fifo__parameterized1                                 |    56|
|186   |            fifo                                     |dma_fifo__parameterized0                                       |    46|
|187   |      sys_audio_clkgen                               |system_sys_audio_clkgen_0                                      |     3|
|188   |        inst                                         |system_sys_audio_clkgen_0_clk_wiz                              |     3|
|189   |      sys_concat_intc                                |system_sys_concat_intc_0                                       |     0|
|190   |      sys_i2c_mixer                                  |system_sys_i2c_mixer_0                                         |     2|
|191   |      sys_logic_inv                                  |system_sys_logic_inv_0                                         |     1|
|192   |      sys_ps7                                        |system_sys_ps7_0                                               |   245|
|193   |        inst                                         |processing_system7_v5_5_processing_system7                     |   245|
|194   |      sys_rstgen                                     |system_sys_rstgen_0                                            |    62|
|195   |        U0                                           |proc_sys_reset                                                 |    62|
|196   |          EXT_LPF                                    |lpf                                                            |    19|
|197   |            \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync__parameterized0                                       |     6|
|198   |            \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync__parameterized0_0                                     |     5|
|199   |          SEQ                                        |sequence_psr                                                   |    38|
|200   |            SEQ_COUNTER                              |proc_sys_reset_v5_0_13_upcnt_n                                 |    13|
+------+-----------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2041.551 ; gain = 651.480 ; free physical = 1253 ; free virtual = 13983
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 658 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:22 . Memory (MB): peak = 2041.551 ; gain = 370.410 ; free physical = 1309 ; free virtual = 14040
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2041.559 ; gain = 651.480 ; free physical = 1319 ; free virtual = 14050
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.566 ; gain = 0.000 ; free physical = 1247 ; free virtual = 13978
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances
  DSP48E => DSP48E1: 9 instances
  FDR => FDRE: 30 instances
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
968 Infos, 1804 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:31 . Memory (MB): peak = 2073.566 ; gain = 683.578 ; free physical = 1455 ; free virtual = 14185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.566 ; gain = 0.000 ; free physical = 1459 ; free virtual = 14190
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/steffnet/Schreibtisch/hdl-master/projects/adv7511/zed/adv7511_zed.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  3 23:09:43 2019...
