[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CarryAdd/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 352
LIB: work
FILE: ${SURELOG_DIR}/tests/CarryAdd/dut.sv
n<> u<351> t<Top_level_rule> c<1> l<1:1> el<24:10>
  n<> u<1> t<Null_rule> p<351> s<350> l<1:1>
  n<> u<350> t<Source_text> p<351> c<349> l<1:1> el<24:10>
    n<> u<349> t<Description> p<350> c<348> l<1:1> el<24:10>
      n<> u<348> t<Module_declaration> p<349> c<24> l<1:1> el<24:10>
        n<> u<24> t<Module_nonansi_header> p<348> c<2> s<41> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<24> s<3> l<1:1> el<1:7>
          n<carryadd> u<3> t<STRING_CONST> p<24> s<4> l<1:8> el<1:16>
          n<> u<4> t<Package_import_declaration_list> p<24> s<23> l<1:16> el<1:16>
          n<> u<23> t<Port_list> p<24> c<10> l<1:16> el<1:25>
            n<> u<10> t<Port> p<23> c<9> s<16> l<1:17> el<1:18>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:17> el<1:18>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:17> el<1:18>
                  n<a> u<5> t<STRING_CONST> p<8> s<7> l<1:17> el<1:18>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:18> el<1:18>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:18> el<1:18>
            n<> u<16> t<Port> p<23> c<15> s<22> l<1:20> el<1:21>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:20> el<1:21>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:20> el<1:21>
                  n<b> u<11> t<STRING_CONST> p<14> s<13> l<1:20> el<1:21>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:21> el<1:21>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:21> el<1:21>
            n<> u<22> t<Port> p<23> c<21> l<1:23> el<1:24>
              n<> u<21> t<Port_expression> p<22> c<20> l<1:23> el<1:24>
                n<> u<20> t<Port_reference> p<21> c<17> l<1:23> el<1:24>
                  n<y> u<17> t<STRING_CONST> p<20> s<19> l<1:23> el<1:24>
                  n<> u<19> t<Constant_select> p<20> c<18> l<1:24> el<1:24>
                    n<> u<18> t<Constant_bit_select> p<19> l<1:24> el<1:24>
        n<> u<41> t<Module_item> p<348> c<40> s<65> l<3:1> el<3:21>
          n<> u<40> t<Non_port_module_item> p<41> c<39> l<3:1> el<3:21>
            n<> u<39> t<Module_or_generate_item> p<40> c<38> l<3:1> el<3:21>
              n<> u<38> t<Module_common_item> p<39> c<37> l<3:1> el<3:21>
                n<> u<37> t<Module_or_generate_item_declaration> p<38> c<36> l<3:1> el<3:21>
                  n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<3:1> el<3:21>
                    n<> u<35> t<Parameter_declaration> p<36> c<25> l<3:1> el<3:20>
                      n<> u<25> t<Data_type_or_implicit> p<35> s<34> l<3:11> el<3:11>
                      n<> u<34> t<Param_assignment_list> p<35> c<33> l<3:11> el<3:20>
                        n<> u<33> t<Param_assignment> p<34> c<26> l<3:11> el<3:20>
                          n<WIDTH> u<26> t<STRING_CONST> p<33> s<32> l<3:11> el<3:16>
                          n<> u<32> t<Constant_param_expression> p<33> c<31> l<3:19> el<3:20>
                            n<> u<31> t<Constant_mintypmax_expression> p<32> c<30> l<3:19> el<3:20>
                              n<> u<30> t<Constant_expression> p<31> c<29> l<3:19> el<3:20>
                                n<> u<29> t<Constant_primary> p<30> c<28> l<3:19> el<3:20>
                                  n<> u<28> t<Primary_literal> p<29> c<27> l<3:19> el<3:20>
                                    n<2> u<27> t<INT_CONST> p<28> l<3:19> el<3:20>
        n<> u<65> t<Module_item> p<348> c<64> s<88> l<5:1> el<5:24>
          n<> u<64> t<Port_declaration> p<65> c<63> l<5:1> el<5:23>
            n<> u<63> t<Input_declaration> p<64> c<59> l<5:1> el<5:23>
              n<> u<59> t<Net_port_type> p<63> c<58> s<62> l<5:7> el<5:18>
                n<> u<58> t<Data_type_or_implicit> p<59> c<57> l<5:7> el<5:18>
                  n<> u<57> t<Packed_dimension> p<58> c<56> l<5:7> el<5:18>
                    n<> u<56> t<Constant_range> p<57> c<51> l<5:8> el<5:17>
                      n<> u<51> t<Constant_expression> p<56> c<45> s<55> l<5:8> el<5:15>
                        n<> u<45> t<Constant_expression> p<51> c<44> s<50> l<5:8> el<5:13>
                          n<> u<44> t<Constant_primary> p<45> c<43> l<5:8> el<5:13>
                            n<> u<43> t<Primary_literal> p<44> c<42> l<5:8> el<5:13>
                              n<WIDTH> u<42> t<STRING_CONST> p<43> l<5:8> el<5:13>
                        n<> u<50> t<BinOp_Minus> p<51> s<49> l<5:13> el<5:14>
                        n<> u<49> t<Constant_expression> p<51> c<48> l<5:14> el<5:15>
                          n<> u<48> t<Constant_primary> p<49> c<47> l<5:14> el<5:15>
                            n<> u<47> t<Primary_literal> p<48> c<46> l<5:14> el<5:15>
                              n<1> u<46> t<INT_CONST> p<47> l<5:14> el<5:15>
                      n<> u<55> t<Constant_expression> p<56> c<54> l<5:16> el<5:17>
                        n<> u<54> t<Constant_primary> p<55> c<53> l<5:16> el<5:17>
                          n<> u<53> t<Primary_literal> p<54> c<52> l<5:16> el<5:17>
                            n<0> u<52> t<INT_CONST> p<53> l<5:16> el<5:17>
              n<> u<62> t<Port_identifier_list> p<63> c<60> l<5:19> el<5:23>
                n<a> u<60> t<STRING_CONST> p<62> s<61> l<5:19> el<5:20>
                n<b> u<61> t<STRING_CONST> p<62> l<5:22> el<5:23>
        n<> u<88> t<Module_item> p<348> c<87> s<96> l<6:1> el<6:22>
          n<> u<87> t<Port_declaration> p<88> c<86> l<6:1> el<6:21>
            n<> u<86> t<Output_declaration> p<87> c<83> l<6:1> el<6:21>
              n<> u<83> t<Net_port_type> p<86> c<82> s<85> l<6:8> el<6:19>
                n<> u<82> t<Data_type_or_implicit> p<83> c<81> l<6:8> el<6:19>
                  n<> u<81> t<Packed_dimension> p<82> c<80> l<6:8> el<6:19>
                    n<> u<80> t<Constant_range> p<81> c<75> l<6:9> el<6:18>
                      n<> u<75> t<Constant_expression> p<80> c<69> s<79> l<6:9> el<6:16>
                        n<> u<69> t<Constant_expression> p<75> c<68> s<74> l<6:9> el<6:14>
                          n<> u<68> t<Constant_primary> p<69> c<67> l<6:9> el<6:14>
                            n<> u<67> t<Primary_literal> p<68> c<66> l<6:9> el<6:14>
                              n<WIDTH> u<66> t<STRING_CONST> p<67> l<6:9> el<6:14>
                        n<> u<74> t<BinOp_Minus> p<75> s<73> l<6:14> el<6:15>
                        n<> u<73> t<Constant_expression> p<75> c<72> l<6:15> el<6:16>
                          n<> u<72> t<Constant_primary> p<73> c<71> l<6:15> el<6:16>
                            n<> u<71> t<Primary_literal> p<72> c<70> l<6:15> el<6:16>
                              n<1> u<70> t<INT_CONST> p<71> l<6:15> el<6:16>
                      n<> u<79> t<Constant_expression> p<80> c<78> l<6:17> el<6:18>
                        n<> u<78> t<Constant_primary> p<79> c<77> l<6:17> el<6:18>
                          n<> u<77> t<Primary_literal> p<78> c<76> l<6:17> el<6:18>
                            n<0> u<76> t<INT_CONST> p<77> l<6:17> el<6:18>
              n<> u<85> t<Port_identifier_list> p<86> c<84> l<6:20> el<6:21>
                n<y> u<84> t<STRING_CONST> p<85> l<6:20> el<6:21>
        n<> u<96> t<Module_item> p<348> c<95> s<346> l<8:1> el<8:10>
          n<> u<95> t<Non_port_module_item> p<96> c<94> l<8:1> el<8:10>
            n<> u<94> t<Module_or_generate_item> p<95> c<93> l<8:1> el<8:10>
              n<> u<93> t<Module_common_item> p<94> c<92> l<8:1> el<8:10>
                n<> u<92> t<Module_or_generate_item_declaration> p<93> c<91> l<8:1> el<8:10>
                  n<> u<91> t<Genvar_declaration> p<92> c<90> l<8:1> el<8:10>
                    n<> u<90> t<Identifier_list> p<91> c<89> l<8:8> el<8:9>
                      n<i> u<89> t<STRING_CONST> p<90> l<8:8> el<8:9>
        n<> u<346> t<Module_item> p<348> c<345> s<347> l<9:1> el<20:12>
          n<> u<345> t<Non_port_module_item> p<346> c<344> l<9:1> el<20:12>
            n<> u<344> t<Generate_region> p<345> c<342> l<9:1> el<20:12>
              n<> u<342> t<Generate_item> p<344> c<341> s<343> l<10:9> el<19:12>
                n<> u<341> t<Module_or_generate_item> p<342> c<340> l<10:9> el<19:12>
                  n<> u<340> t<Module_common_item> p<341> c<339> l<10:9> el<19:12>
                    n<> u<339> t<Loop_generate_construct> p<340> c<102> l<10:9> el<19:12>
                      n<> u<102> t<Genvar_initialization> p<339> c<97> s<112> l<10:14> el<10:19>
                        n<i> u<97> t<STRING_CONST> p<102> s<101> l<10:14> el<10:15>
                        n<> u<101> t<Constant_expression> p<102> c<100> l<10:18> el<10:19>
                          n<> u<100> t<Constant_primary> p<101> c<99> l<10:18> el<10:19>
                            n<> u<99> t<Primary_literal> p<100> c<98> l<10:18> el<10:19>
                              n<0> u<98> t<INT_CONST> p<99> l<10:18> el<10:19>
                      n<> u<112> t<Constant_expression> p<339> c<106> s<125> l<10:21> el<10:30>
                        n<> u<106> t<Constant_expression> p<112> c<105> s<111> l<10:21> el<10:22>
                          n<> u<105> t<Constant_primary> p<106> c<104> l<10:21> el<10:22>
                            n<> u<104> t<Primary_literal> p<105> c<103> l<10:21> el<10:22>
                              n<i> u<103> t<STRING_CONST> p<104> l<10:21> el<10:22>
                        n<> u<111> t<BinOp_Less> p<112> s<110> l<10:23> el<10:24>
                        n<> u<110> t<Constant_expression> p<112> c<109> l<10:25> el<10:30>
                          n<> u<109> t<Constant_primary> p<110> c<108> l<10:25> el<10:30>
                            n<> u<108> t<Primary_literal> p<109> c<107> l<10:25> el<10:30>
                              n<WIDTH> u<107> t<STRING_CONST> p<108> l<10:25> el<10:30>
                      n<> u<125> t<Genvar_iteration> p<339> c<113> s<338> l<10:32> el<10:39>
                        n<i> u<113> t<STRING_CONST> p<125> s<114> l<10:32> el<10:33>
                        n<> u<114> t<AssignOp_Assign> p<125> s<124> l<10:34> el<10:35>
                        n<> u<124> t<Constant_expression> p<125> c<118> l<10:36> el<10:39>
                          n<> u<118> t<Constant_expression> p<124> c<117> s<123> l<10:36> el<10:37>
                            n<> u<117> t<Constant_primary> p<118> c<116> l<10:36> el<10:37>
                              n<> u<116> t<Primary_literal> p<117> c<115> l<10:36> el<10:37>
                                n<i> u<115> t<STRING_CONST> p<116> l<10:36> el<10:37>
                          n<> u<123> t<BinOp_Plus> p<124> s<122> l<10:37> el<10:38>
                          n<> u<122> t<Constant_expression> p<124> c<121> l<10:38> el<10:39>
                            n<> u<121> t<Constant_primary> p<122> c<120> l<10:38> el<10:39>
                              n<> u<120> t<Primary_literal> p<121> c<119> l<10:38> el<10:39>
                                n<1> u<119> t<INT_CONST> p<120> l<10:38> el<10:39>
                      n<> u<338> t<Generate_item> p<339> c<337> l<10:41> el<19:12>
                        n<> u<337> t<Generate_begin_end_block> p<338> c<126> l<10:41> el<19:12>
                          n<STAGE> u<126> t<STRING_CONST> p<337> s<159> l<10:47> el<10:52>
                          n<> u<159> t<Generate_item> p<337> c<158> s<172> l<11:17> el<11:45>
                            n<> u<158> t<Module_or_generate_item> p<159> c<157> l<11:17> el<11:45>
                              n<> u<157> t<Module_common_item> p<158> c<156> l<11:17> el<11:45>
                                n<> u<156> t<Module_or_generate_item_declaration> p<157> c<155> l<11:17> el<11:45>
                                  n<> u<155> t<Package_or_generate_item_declaration> p<156> c<154> l<11:17> el<11:45>
                                    n<> u<154> t<Net_declaration> p<155> c<127> l<11:17> el<11:45>
                                      n<> u<127> t<NetType_Wire> p<154> s<128> l<11:17> el<11:21>
                                      n<> u<128> t<Data_type_or_implicit> p<154> s<153> l<11:22> el<11:22>
                                      n<> u<153> t<Net_decl_assignment_list> p<154> c<140> l<11:22> el<11:44>
                                        n<> u<140> t<Net_decl_assignment> p<153> c<129> s<152> l<11:22> el<11:32>
                                          n<IN1> u<129> t<STRING_CONST> p<140> s<139> l<11:22> el<11:25>
                                          n<> u<139> t<Expression> p<140> c<138> l<11:28> el<11:32>
                                            n<> u<138> t<Primary> p<139> c<137> l<11:28> el<11:32>
                                              n<> u<137> t<Complex_func_call> p<138> c<130> l<11:28> el<11:32>
                                                n<a> u<130> t<STRING_CONST> p<137> s<136> l<11:28> el<11:29>
                                                n<> u<136> t<Select> p<137> c<135> l<11:29> el<11:32>
                                                  n<> u<135> t<Bit_select> p<136> c<134> l<11:29> el<11:32>
                                                    n<> u<134> t<Expression> p<135> c<133> l<11:30> el<11:31>
                                                      n<> u<133> t<Primary> p<134> c<132> l<11:30> el<11:31>
                                                        n<> u<132> t<Primary_literal> p<133> c<131> l<11:30> el<11:31>
                                                          n<i> u<131> t<STRING_CONST> p<132> l<11:30> el<11:31>
                                        n<> u<152> t<Net_decl_assignment> p<153> c<141> l<11:34> el<11:44>
                                          n<IN2> u<141> t<STRING_CONST> p<152> s<151> l<11:34> el<11:37>
                                          n<> u<151> t<Expression> p<152> c<150> l<11:40> el<11:44>
                                            n<> u<150> t<Primary> p<151> c<149> l<11:40> el<11:44>
                                              n<> u<149> t<Complex_func_call> p<150> c<142> l<11:40> el<11:44>
                                                n<b> u<142> t<STRING_CONST> p<149> s<148> l<11:40> el<11:41>
                                                n<> u<148> t<Select> p<149> c<147> l<11:41> el<11:44>
                                                  n<> u<147> t<Bit_select> p<148> c<146> l<11:41> el<11:44>
                                                    n<> u<146> t<Expression> p<147> c<145> l<11:42> el<11:43>
                                                      n<> u<145> t<Primary> p<146> c<144> l<11:42> el<11:43>
                                                        n<> u<144> t<Primary_literal> p<145> c<143> l<11:42> el<11:43>
                                                          n<i> u<143> t<STRING_CONST> p<144> l<11:42> el<11:43>
                          n<> u<172> t<Generate_item> p<337> c<171> s<316> l<12:17> el<12:27>
                            n<> u<171> t<Module_or_generate_item> p<172> c<170> l<12:17> el<12:27>
                              n<> u<170> t<Module_common_item> p<171> c<169> l<12:17> el<12:27>
                                n<> u<169> t<Module_or_generate_item_declaration> p<170> c<168> l<12:17> el<12:27>
                                  n<> u<168> t<Package_or_generate_item_declaration> p<169> c<167> l<12:17> el<12:27>
                                    n<> u<167> t<Net_declaration> p<168> c<160> l<12:17> el<12:27>
                                      n<> u<160> t<NetType_Wire> p<167> s<161> l<12:17> el<12:21>
                                      n<> u<161> t<Data_type_or_implicit> p<167> s<166> l<12:22> el<12:22>
                                      n<> u<166> t<Net_decl_assignment_list> p<167> c<163> l<12:22> el<12:26>
                                        n<> u<163> t<Net_decl_assignment> p<166> c<162> s<165> l<12:22> el<12:23>
                                          n<C> u<162> t<STRING_CONST> p<163> l<12:22> el<12:23>
                                        n<> u<165> t<Net_decl_assignment> p<166> c<164> l<12:25> el<12:26>
                                          n<Y> u<164> t<STRING_CONST> p<165> l<12:25> el<12:26>
                          n<> u<316> t<Generate_item> p<337> c<315> s<335> l<13:17> el<17:61>
                            n<> u<315> t<Module_or_generate_item> p<316> c<314> l<13:17> el<17:61>
                              n<> u<314> t<Module_common_item> p<315> c<313> l<13:17> el<17:61>
                                n<> u<313> t<Conditional_generate_construct> p<314> c<312> l<13:17> el<17:61>
                                  n<> u<312> t<If_generate_construct> p<313> c<310> l<13:17> el<17:61>
                                    n<> u<310> t<IF> p<312> s<182> l<13:17> el<13:19>
                                    n<> u<182> t<Constant_expression> p<312> c<176> s<219> l<13:21> el<13:27>
                                      n<> u<176> t<Constant_expression> p<182> c<175> s<181> l<13:21> el<13:22>
                                        n<> u<175> t<Constant_primary> p<176> c<174> l<13:21> el<13:22>
                                          n<> u<174> t<Primary_literal> p<175> c<173> l<13:21> el<13:22>
                                            n<i> u<173> t<STRING_CONST> p<174> l<13:21> el<13:22>
                                      n<> u<181> t<BinOp_Equiv> p<182> s<180> l<13:23> el<13:25>
                                      n<> u<180> t<Constant_expression> p<182> c<179> l<13:26> el<13:27>
                                        n<> u<179> t<Constant_primary> p<180> c<178> l<13:26> el<13:27>
                                          n<> u<178> t<Primary_literal> p<179> c<177> l<13:26> el<13:27>
                                            n<0> u<177> t<INT_CONST> p<178> l<13:26> el<13:27>
                                    n<> u<219> t<Generate_item> p<312> c<218> s<311> l<14:25> el<14:61>
                                      n<> u<218> t<Module_or_generate_item> p<219> c<217> l<14:25> el<14:61>
                                        n<> u<217> t<Module_common_item> p<218> c<216> l<14:25> el<14:61>
                                          n<> u<216> t<Continuous_assign> p<217> c<215> l<14:25> el<14:61>
                                            n<> u<215> t<Net_assignment_list> p<216> c<198> l<14:32> el<14:60>
                                              n<> u<198> t<Net_assignment> p<215> c<187> s<214> l<14:32> el<14:45>
                                                n<> u<187> t<Net_lvalue> p<198> c<184> s<197> l<14:32> el<14:33>
                                                  n<> u<184> t<Ps_or_hierarchical_identifier> p<187> c<183> s<186> l<14:32> el<14:33>
                                                    n<C> u<183> t<STRING_CONST> p<184> l<14:32> el<14:33>
                                                  n<> u<186> t<Constant_select> p<187> c<185> l<14:34> el<14:34>
                                                    n<> u<185> t<Constant_bit_select> p<186> l<14:34> el<14:34>
                                                n<> u<197> t<Expression> p<198> c<191> l<14:36> el<14:45>
                                                  n<> u<191> t<Expression> p<197> c<190> s<196> l<14:36> el<14:39>
                                                    n<> u<190> t<Primary> p<191> c<189> l<14:36> el<14:39>
                                                      n<> u<189> t<Primary_literal> p<190> c<188> l<14:36> el<14:39>
                                                        n<IN1> u<188> t<STRING_CONST> p<189> l<14:36> el<14:39>
                                                  n<> u<196> t<BinOp_BitwAnd> p<197> s<195> l<14:40> el<14:41>
                                                  n<> u<195> t<Expression> p<197> c<194> l<14:42> el<14:45>
                                                    n<> u<194> t<Primary> p<195> c<193> l<14:42> el<14:45>
                                                      n<> u<193> t<Primary_literal> p<194> c<192> l<14:42> el<14:45>
                                                        n<IN2> u<192> t<STRING_CONST> p<193> l<14:42> el<14:45>
                                              n<> u<214> t<Net_assignment> p<215> c<203> l<14:47> el<14:60>
                                                n<> u<203> t<Net_lvalue> p<214> c<200> s<213> l<14:47> el<14:48>
                                                  n<> u<200> t<Ps_or_hierarchical_identifier> p<203> c<199> s<202> l<14:47> el<14:48>
                                                    n<Y> u<199> t<STRING_CONST> p<200> l<14:47> el<14:48>
                                                  n<> u<202> t<Constant_select> p<203> c<201> l<14:49> el<14:49>
                                                    n<> u<201> t<Constant_bit_select> p<202> l<14:49> el<14:49>
                                                n<> u<213> t<Expression> p<214> c<207> l<14:51> el<14:60>
                                                  n<> u<207> t<Expression> p<213> c<206> s<212> l<14:51> el<14:54>
                                                    n<> u<206> t<Primary> p<207> c<205> l<14:51> el<14:54>
                                                      n<> u<205> t<Primary_literal> p<206> c<204> l<14:51> el<14:54>
                                                        n<IN1> u<204> t<STRING_CONST> p<205> l<14:51> el<14:54>
                                                  n<> u<212> t<BinOp_BitwXor> p<213> s<211> l<14:55> el<14:56>
                                                  n<> u<211> t<Expression> p<213> c<210> l<14:57> el<14:60>
                                                    n<> u<210> t<Primary> p<211> c<209> l<14:57> el<14:60>
                                                      n<> u<209> t<Primary_literal> p<210> c<208> l<14:57> el<14:60>
                                                        n<IN2> u<208> t<STRING_CONST> p<209> l<14:57> el<14:60>
                                    n<> u<311> t<ELSE> p<312> s<309> l<15:17> el<15:21>
                                    n<> u<309> t<Generate_item> p<312> c<308> l<16:25> el<17:61>
                                      n<> u<308> t<Module_or_generate_item> p<309> c<307> l<16:25> el<17:61>
                                        n<> u<307> t<Module_common_item> p<308> c<306> l<16:25> el<17:61>
                                          n<> u<306> t<Continuous_assign> p<307> c<305> l<16:25> el<17:61>
                                            n<> u<305> t<Net_assignment_list> p<306> c<269> l<16:32> el<17:60>
                                              n<> u<269> t<Net_assignment> p<305> c<224> s<304> l<16:32> el<16:78>
                                                n<> u<224> t<Net_lvalue> p<269> c<221> s<268> l<16:32> el<16:33>
                                                  n<> u<221> t<Ps_or_hierarchical_identifier> p<224> c<220> s<223> l<16:32> el<16:33>
                                                    n<C> u<220> t<STRING_CONST> p<221> l<16:32> el<16:33>
                                                  n<> u<223> t<Constant_select> p<224> c<222> l<16:34> el<16:34>
                                                    n<> u<222> t<Constant_bit_select> p<223> l<16:34> el<16:34>
                                                n<> u<268> t<Expression> p<269> c<235> l<16:36> el<16:78>
                                                  n<> u<235> t<Expression> p<268> c<234> s<267> l<16:36> el<16:47>
                                                    n<> u<234> t<Expression> p<235> c<228> l<16:37> el<16:46>
                                                      n<> u<228> t<Expression> p<234> c<227> s<233> l<16:37> el<16:40>
                                                        n<> u<227> t<Primary> p<228> c<226> l<16:37> el<16:40>
                                                          n<> u<226> t<Primary_literal> p<227> c<225> l<16:37> el<16:40>
                                                            n<IN1> u<225> t<STRING_CONST> p<226> l<16:37> el<16:40>
                                                      n<> u<233> t<BinOp_BitwAnd> p<234> s<232> l<16:41> el<16:42>
                                                      n<> u<232> t<Expression> p<234> c<231> l<16:43> el<16:46>
                                                        n<> u<231> t<Primary> p<232> c<230> l<16:43> el<16:46>
                                                          n<> u<230> t<Primary_literal> p<231> c<229> l<16:43> el<16:46>
                                                            n<IN2> u<229> t<STRING_CONST> p<230> l<16:43> el<16:46>
                                                  n<> u<267> t<BinOp_BitwOr> p<268> s<266> l<16:48> el<16:49>
                                                  n<> u<266> t<Expression> p<268> c<265> l<16:50> el<16:78>
                                                    n<> u<265> t<Expression> p<266> c<246> l<16:51> el<16:77>
                                                      n<> u<246> t<Expression> p<265> c<245> s<264> l<16:51> el<16:62>
                                                        n<> u<245> t<Expression> p<246> c<239> l<16:52> el<16:61>
                                                          n<> u<239> t<Expression> p<245> c<238> s<244> l<16:52> el<16:55>
                                                            n<> u<238> t<Primary> p<239> c<237> l<16:52> el<16:55>
                                                              n<> u<237> t<Primary_literal> p<238> c<236> l<16:52> el<16:55>
                                                                n<IN1> u<236> t<STRING_CONST> p<237> l<16:52> el<16:55>
                                                          n<> u<244> t<BinOp_BitwOr> p<245> s<243> l<16:56> el<16:57>
                                                          n<> u<243> t<Expression> p<245> c<242> l<16:58> el<16:61>
                                                            n<> u<242> t<Primary> p<243> c<241> l<16:58> el<16:61>
                                                              n<> u<241> t<Primary_literal> p<242> c<240> l<16:58> el<16:61>
                                                                n<IN2> u<240> t<STRING_CONST> p<241> l<16:58> el<16:61>
                                                      n<> u<264> t<BinOp_BitwAnd> p<265> s<263> l<16:63> el<16:64>
                                                      n<> u<263> t<Expression> p<265> c<262> l<16:65> el<16:77>
                                                        n<> u<262> t<Primary> p<263> c<261> l<16:65> el<16:77>
                                                          n<> u<261> t<Complex_func_call> p<262> c<247> l<16:65> el<16:77>
                                                            n<STAGE> u<247> t<STRING_CONST> p<261> s<257> l<16:65> el<16:70>
                                                            n<> u<257> t<Constant_expression> p<261> c<251> s<258> l<16:71> el<16:74>
                                                              n<> u<251> t<Constant_expression> p<257> c<250> s<256> l<16:71> el<16:72>
                                                                n<> u<250> t<Constant_primary> p<251> c<249> l<16:71> el<16:72>
                                                                  n<> u<249> t<Primary_literal> p<250> c<248> l<16:71> el<16:72>
                                                                    n<i> u<248> t<STRING_CONST> p<249> l<16:71> el<16:72>
                                                              n<> u<256> t<BinOp_Minus> p<257> s<255> l<16:72> el<16:73>
                                                              n<> u<255> t<Constant_expression> p<257> c<254> l<16:73> el<16:74>
                                                                n<> u<254> t<Constant_primary> p<255> c<253> l<16:73> el<16:74>
                                                                  n<> u<253> t<Primary_literal> p<254> c<252> l<16:73> el<16:74>
                                                                    n<1> u<252> t<INT_CONST> p<253> l<16:73> el<16:74>
                                                            n<C> u<258> t<STRING_CONST> p<261> s<260> l<16:76> el<16:77>
                                                            n<> u<260> t<Select> p<261> c<259> l<16:77> el<16:77>
                                                              n<> u<259> t<Bit_select> p<260> l<16:77> el<16:77>
                                              n<> u<304> t<Net_assignment> p<305> c<274> l<17:32> el<17:60>
                                                n<> u<274> t<Net_lvalue> p<304> c<271> s<303> l<17:32> el<17:33>
                                                  n<> u<271> t<Ps_or_hierarchical_identifier> p<274> c<270> s<273> l<17:32> el<17:33>
                                                    n<Y> u<270> t<STRING_CONST> p<271> l<17:32> el<17:33>
                                                  n<> u<273> t<Constant_select> p<274> c<272> l<17:34> el<17:34>
                                                    n<> u<272> t<Constant_bit_select> p<273> l<17:34> el<17:34>
                                                n<> u<303> t<Expression> p<304> c<284> l<17:36> el<17:60>
                                                  n<> u<284> t<Expression> p<303> c<278> s<302> l<17:36> el<17:45>
                                                    n<> u<278> t<Expression> p<284> c<277> s<283> l<17:36> el<17:39>
                                                      n<> u<277> t<Primary> p<278> c<276> l<17:36> el<17:39>
                                                        n<> u<276> t<Primary_literal> p<277> c<275> l<17:36> el<17:39>
                                                          n<IN1> u<275> t<STRING_CONST> p<276> l<17:36> el<17:39>
                                                    n<> u<283> t<BinOp_BitwXor> p<284> s<282> l<17:40> el<17:41>
                                                    n<> u<282> t<Expression> p<284> c<281> l<17:42> el<17:45>
                                                      n<> u<281> t<Primary> p<282> c<280> l<17:42> el<17:45>
                                                        n<> u<280> t<Primary_literal> p<281> c<279> l<17:42> el<17:45>
                                                          n<IN2> u<279> t<STRING_CONST> p<280> l<17:42> el<17:45>
                                                  n<> u<302> t<BinOp_BitwXor> p<303> s<301> l<17:46> el<17:47>
                                                  n<> u<301> t<Expression> p<303> c<300> l<17:48> el<17:60>
                                                    n<> u<300> t<Primary> p<301> c<299> l<17:48> el<17:60>
                                                      n<> u<299> t<Complex_func_call> p<300> c<285> l<17:48> el<17:60>
                                                        n<STAGE> u<285> t<STRING_CONST> p<299> s<295> l<17:48> el<17:53>
                                                        n<> u<295> t<Constant_expression> p<299> c<289> s<296> l<17:54> el<17:57>
                                                          n<> u<289> t<Constant_expression> p<295> c<288> s<294> l<17:54> el<17:55>
                                                            n<> u<288> t<Constant_primary> p<289> c<287> l<17:54> el<17:55>
                                                              n<> u<287> t<Primary_literal> p<288> c<286> l<17:54> el<17:55>
                                                                n<i> u<286> t<STRING_CONST> p<287> l<17:54> el<17:55>
                                                          n<> u<294> t<BinOp_Minus> p<295> s<293> l<17:55> el<17:56>
                                                          n<> u<293> t<Constant_expression> p<295> c<292> l<17:56> el<17:57>
                                                            n<> u<292> t<Constant_primary> p<293> c<291> l<17:56> el<17:57>
                                                              n<> u<291> t<Primary_literal> p<292> c<290> l<17:56> el<17:57>
                                                                n<1> u<290> t<INT_CONST> p<291> l<17:56> el<17:57>
                                                        n<C> u<296> t<STRING_CONST> p<299> s<298> l<17:59> el<17:60>
                                                        n<> u<298> t<Select> p<299> c<297> l<17:60> el<17:60>
                                                          n<> u<297> t<Bit_select> p<298> l<17:60> el<17:60>
                          n<> u<335> t<Generate_item> p<337> c<334> s<336> l<18:17> el<18:33>
                            n<> u<334> t<Module_or_generate_item> p<335> c<333> l<18:17> el<18:33>
                              n<> u<333> t<Module_common_item> p<334> c<332> l<18:17> el<18:33>
                                n<> u<332> t<Continuous_assign> p<333> c<331> l<18:17> el<18:33>
                                  n<> u<331> t<Net_assignment_list> p<332> c<330> l<18:24> el<18:32>
                                    n<> u<330> t<Net_assignment> p<331> c<325> l<18:24> el<18:32>
                                      n<> u<325> t<Net_lvalue> p<330> c<318> s<329> l<18:24> el<18:28>
                                        n<> u<318> t<Ps_or_hierarchical_identifier> p<325> c<317> s<324> l<18:24> el<18:25>
                                          n<y> u<317> t<STRING_CONST> p<318> l<18:24> el<18:25>
                                        n<> u<324> t<Constant_select> p<325> c<323> l<18:25> el<18:28>
                                          n<> u<323> t<Constant_bit_select> p<324> c<322> l<18:25> el<18:28>
                                            n<> u<322> t<Constant_expression> p<323> c<321> l<18:26> el<18:27>
                                              n<> u<321> t<Constant_primary> p<322> c<320> l<18:26> el<18:27>
                                                n<> u<320> t<Primary_literal> p<321> c<319> l<18:26> el<18:27>
                                                  n<i> u<319> t<STRING_CONST> p<320> l<18:26> el<18:27>
                                      n<> u<329> t<Expression> p<330> c<328> l<18:31> el<18:32>
                                        n<> u<328> t<Primary> p<329> c<327> l<18:31> el<18:32>
                                          n<> u<327> t<Primary_literal> p<328> c<326> l<18:31> el<18:32>
                                            n<Y> u<326> t<STRING_CONST> p<327> l<18:31> el<18:32>
                          n<> u<336> t<END> p<337> l<19:9> el<19:12>
              n<> u<343> t<ENDGENERATE> p<344> l<20:1> el<20:12>
        n<> u<347> t<ENDMODULE> p<348> l<24:1> el<24:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:1:1: No timescale set for "carryadd".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:1:1: Compile module "work@carryadd".
[NTE:CP0309] ${SURELOG_DIR}/tests/CarryAdd/dut.sv:1:23: Implicit port type (wire) for "y".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  4
BitSelect                                              3
Constant                                              18
ContAssign                                             5
Design                                                 1
GenFor                                                 1
GenIfElse                                              1
GenRegion                                              1
HierPath                                               2
Identifier                                             2
LogicNet                                               7
LogicTypespec                                         10
Module                                                 1
ModuleTypespec                                         1
Operation                                             19
ParamAssign                                            1
Parameter                                              1
Port                                                   3
Range                                                  6
RefObj                                                31
RefTypespec                                           10
SourceFile                                             1
Variable                                               2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CarryAdd/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@carryadd)
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:work@carryadd
  |vpiVariable:
  \_Variable: (work@carryadd.i), line:8:8, endln:8:9
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:i
    |vpiFullName:work@carryadd.i
  |vpiParameter:
  \_Parameter: (work@carryadd.WIDTH), line:3:11, endln:3:20
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |UINT:2
    |vpiName:WIDTH
    |vpiFullName:work@carryadd.WIDTH
  |vpiParamAssign:
  \_ParamAssign: , line:3:11, endln:3:20
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiRhs:
    \_Constant: , line:3:19, endln:3:20
      |vpiParent:
      \_ParamAssign: , line:3:11, endln:3:20
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@carryadd.WIDTH), line:3:11, endln:3:20
  |vpiInternalScope:
  \_GenRegion: (work@carryadd), line:9:1, endln:20:12
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiFullName:work@carryadd
    |vpiInternalScope:
    \_Begin: (work@carryadd), line:10:9, endln:19:12
      |vpiParent:
      \_GenRegion: (work@carryadd), line:9:1, endln:20:12
      |vpiFullName:work@carryadd
      |vpiInternalScope:
      \_GenFor: (work@carryadd), line:10:9, endln:19:12
        |vpiParent:
        \_Begin: (work@carryadd), line:10:9, endln:19:12
        |vpiFullName:work@carryadd
        |vpiVariable:
        \_Variable: (work@carryadd.i), line:10:14, endln:10:15
          |vpiParent:
          \_GenFor: (work@carryadd), line:10:9, endln:19:12
          |vpiName:i
          |vpiFullName:work@carryadd.i
        |vpiInternalScope:
        \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
          |vpiParent:
          \_GenFor: (work@carryadd), line:10:9, endln:19:12
          |vpiName:
          \_Identifier: (STAGE)
            |vpiParent:
            \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
            |vpiName:STAGE
          |vpiFullName:work@carryadd.STAGE
          |vpiInternalScope:
          \_Begin: (work@carryadd.STAGE), line:14:25, endln:14:61
            |vpiParent:
            \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
            |vpiFullName:work@carryadd.STAGE
            |vpiStmt:
            \_ContAssign: , line:14:32, endln:14:60
              |vpiParent:
              \_Begin: (work@carryadd.STAGE), line:14:25, endln:14:61
              |vpiRhs:
              \_Operation: , line:14:36, endln:14:45
                |vpiParent:
                \_ContAssign: , line:14:32, endln:14:60
                |vpiOpType:28
                |vpiOperand:
                \_RefObj: (work@carryadd.STAGE.IN1), line:14:36, endln:14:39
                  |vpiParent:
                  \_Operation: , line:14:36, endln:14:45
                  |vpiName:IN1
                  |vpiFullName:work@carryadd.STAGE.IN1
                  |vpiActual:
                  \_LogicNet: (work@carryadd.IN1), line:11:22, endln:11:25
                |vpiOperand:
                \_RefObj: (work@carryadd.STAGE.IN2), line:14:42, endln:14:45
                  |vpiParent:
                  \_Operation: , line:14:36, endln:14:45
                  |vpiName:IN2
                  |vpiFullName:work@carryadd.STAGE.IN2
                  |vpiActual:
                  \_LogicNet: (work@carryadd.IN2), line:11:34, endln:11:37
              |vpiLhs:
              \_RefObj: (work@carryadd.STAGE.C), line:14:32, endln:14:33
                |vpiParent:
                \_ContAssign: , line:14:32, endln:14:60
                |vpiName:C
                |vpiFullName:work@carryadd.STAGE.C
                |vpiActual:
                \_LogicNet: (work@carryadd.C), line:12:22, endln:12:23
            |vpiStmt:
            \_ContAssign: , line:14:32, endln:14:60
              |vpiParent:
              \_Begin: (work@carryadd.STAGE), line:14:25, endln:14:61
              |vpiRhs:
              \_Operation: , line:14:51, endln:14:60
                |vpiParent:
                \_ContAssign: , line:14:32, endln:14:60
                |vpiOpType:30
                |vpiOperand:
                \_RefObj: (work@carryadd.STAGE.IN1), line:14:51, endln:14:54
                  |vpiParent:
                  \_Operation: , line:14:51, endln:14:60
                  |vpiName:IN1
                  |vpiFullName:work@carryadd.STAGE.IN1
                  |vpiActual:
                  \_LogicNet: (work@carryadd.IN1), line:11:22, endln:11:25
                |vpiOperand:
                \_RefObj: (work@carryadd.STAGE.IN2), line:14:57, endln:14:60
                  |vpiParent:
                  \_Operation: , line:14:51, endln:14:60
                  |vpiName:IN2
                  |vpiFullName:work@carryadd.STAGE.IN2
                  |vpiActual:
                  \_LogicNet: (work@carryadd.IN2), line:11:34, endln:11:37
              |vpiLhs:
              \_RefObj: (work@carryadd.STAGE.Y), line:14:47, endln:14:48
                |vpiParent:
                \_ContAssign: , line:14:32, endln:14:60
                |vpiName:Y
                |vpiFullName:work@carryadd.STAGE.Y
                |vpiActual:
                \_LogicNet: (work@carryadd.Y), line:12:25, endln:12:26
          |vpiInternalScope:
          \_Begin: (work@carryadd.STAGE), line:16:25, endln:17:61
            |vpiParent:
            \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
            |vpiFullName:work@carryadd.STAGE
            |vpiStmt:
            \_ContAssign: , line:16:32, endln:17:60
              |vpiParent:
              \_Begin: (work@carryadd.STAGE), line:16:25, endln:17:61
              |vpiRhs:
              \_Operation: , line:16:36, endln:16:78
                |vpiParent:
                \_ContAssign: , line:16:32, endln:17:60
                |vpiOpType:29
                |vpiOperand:
                \_Operation: , line:16:37, endln:16:46
                  |vpiParent:
                  \_Operation: , line:16:36, endln:16:78
                  |vpiOpType:28
                  |vpiOperand:
                  \_RefObj: (work@carryadd.STAGE.IN1), line:16:37, endln:16:40
                    |vpiParent:
                    \_Operation: , line:16:37, endln:16:46
                    |vpiName:IN1
                    |vpiFullName:work@carryadd.STAGE.IN1
                    |vpiActual:
                    \_LogicNet: (work@carryadd.IN1), line:11:22, endln:11:25
                  |vpiOperand:
                  \_RefObj: (work@carryadd.STAGE.IN2), line:16:43, endln:16:46
                    |vpiParent:
                    \_Operation: , line:16:37, endln:16:46
                    |vpiName:IN2
                    |vpiFullName:work@carryadd.STAGE.IN2
                    |vpiActual:
                    \_LogicNet: (work@carryadd.IN2), line:11:34, endln:11:37
                |vpiOperand:
                \_Operation: , line:16:51, endln:16:77
                  |vpiParent:
                  \_Operation: , line:16:36, endln:16:78
                  |vpiOpType:28
                  |vpiOperand:
                  \_Operation: , line:16:52, endln:16:61
                    |vpiParent:
                    \_Operation: , line:16:51, endln:16:77
                    |vpiOpType:29
                    |vpiOperand:
                    \_RefObj: (work@carryadd.STAGE.IN1), line:16:52, endln:16:55
                      |vpiParent:
                      \_Operation: , line:16:52, endln:16:61
                      |vpiName:IN1
                      |vpiFullName:work@carryadd.STAGE.IN1
                      |vpiActual:
                      \_LogicNet: (work@carryadd.IN1), line:11:22, endln:11:25
                    |vpiOperand:
                    \_RefObj: (work@carryadd.STAGE.IN2), line:16:58, endln:16:61
                      |vpiParent:
                      \_Operation: , line:16:52, endln:16:61
                      |vpiName:IN2
                      |vpiFullName:work@carryadd.STAGE.IN2
                      |vpiActual:
                      \_LogicNet: (work@carryadd.IN2), line:11:34, endln:11:37
                  |vpiOperand:
                  \_HierPath: (STAGE[i - 1].C), line:16:65, endln:16:77
                    |vpiParent:
                    \_Operation: , line:16:51, endln:16:77
                    |vpiActual:
                    \_BitSelect: (STAGE[i - 1]), line:16:65, endln:16:70
                      |vpiParent:
                      \_HierPath: (STAGE[i - 1].C), line:16:65, endln:16:77
                      |vpiName:STAGE
                      |vpiFullName:STAGE[i - 1]
                      |vpiActual:
                      \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
                      |vpiIndex:
                      \_Operation: , line:16:71, endln:16:74
                        |vpiParent:
                        \_BitSelect: (STAGE[i - 1]), line:16:65, endln:16:70
                        |vpiOpType:11
                        |vpiOperand:
                        \_RefObj: (work@carryadd.STAGE.STAGE[i - 1].C.STAGE.i), line:16:71, endln:16:72
                          |vpiParent:
                          \_Operation: , line:16:71, endln:16:74
                          |vpiName:i
                          |vpiFullName:work@carryadd.STAGE.STAGE[i - 1].C.STAGE.i
                          |vpiActual:
                          \_Variable: (work@carryadd.i), line:8:8, endln:8:9
                        |vpiOperand:
                        \_Constant: , line:16:73, endln:16:74
                          |vpiParent:
                          \_Operation: , line:16:71, endln:16:74
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                    |vpiActual:
                    \_RefObj: (work@carryadd.STAGE.C), line:16:76, endln:16:77
                      |vpiParent:
                      \_HierPath: (STAGE[i - 1].C), line:16:65, endln:16:77
                      |vpiName:C
                      |vpiFullName:work@carryadd.STAGE.C
                      |vpiActual:
                      \_LogicNet: (work@carryadd.C), line:12:22, endln:12:23
                    |vpiName:STAGE[i - 1].C
              |vpiLhs:
              \_RefObj: (work@carryadd.STAGE.C), line:16:32, endln:16:33
                |vpiParent:
                \_ContAssign: , line:16:32, endln:17:60
                |vpiName:C
                |vpiFullName:work@carryadd.STAGE.C
                |vpiActual:
                \_LogicNet: (work@carryadd.C), line:12:22, endln:12:23
            |vpiStmt:
            \_ContAssign: , line:16:32, endln:17:60
              |vpiParent:
              \_Begin: (work@carryadd.STAGE), line:16:25, endln:17:61
              |vpiRhs:
              \_Operation: , line:17:36, endln:17:60
                |vpiParent:
                \_ContAssign: , line:16:32, endln:17:60
                |vpiOpType:30
                |vpiOperand:
                \_Operation: , line:17:36, endln:17:45
                  |vpiParent:
                  \_Operation: , line:17:36, endln:17:60
                  |vpiOpType:30
                  |vpiOperand:
                  \_RefObj: (work@carryadd.STAGE.IN1), line:17:36, endln:17:39
                    |vpiParent:
                    \_Operation: , line:17:36, endln:17:45
                    |vpiName:IN1
                    |vpiFullName:work@carryadd.STAGE.IN1
                    |vpiActual:
                    \_LogicNet: (work@carryadd.IN1), line:11:22, endln:11:25
                  |vpiOperand:
                  \_RefObj: (work@carryadd.STAGE.IN2), line:17:42, endln:17:45
                    |vpiParent:
                    \_Operation: , line:17:36, endln:17:45
                    |vpiName:IN2
                    |vpiFullName:work@carryadd.STAGE.IN2
                    |vpiActual:
                    \_LogicNet: (work@carryadd.IN2), line:11:34, endln:11:37
                |vpiOperand:
                \_HierPath: (STAGE[i - 1].C), line:17:48, endln:17:60
                  |vpiParent:
                  \_Operation: , line:17:36, endln:17:60
                  |vpiActual:
                  \_BitSelect: (STAGE[i - 1]), line:17:48, endln:17:53
                    |vpiParent:
                    \_HierPath: (STAGE[i - 1].C), line:17:48, endln:17:60
                    |vpiName:STAGE
                    |vpiFullName:STAGE[i - 1]
                    |vpiActual:
                    \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
                    |vpiIndex:
                    \_Operation: , line:17:54, endln:17:57
                      |vpiParent:
                      \_BitSelect: (STAGE[i - 1]), line:17:48, endln:17:53
                      |vpiOpType:11
                      |vpiOperand:
                      \_RefObj: (work@carryadd.STAGE.STAGE[i - 1].C.STAGE.i), line:17:54, endln:17:55
                        |vpiParent:
                        \_Operation: , line:17:54, endln:17:57
                        |vpiName:i
                        |vpiFullName:work@carryadd.STAGE.STAGE[i - 1].C.STAGE.i
                        |vpiActual:
                        \_Variable: (work@carryadd.i), line:8:8, endln:8:9
                      |vpiOperand:
                      \_Constant: , line:17:56, endln:17:57
                        |vpiParent:
                        \_Operation: , line:17:54, endln:17:57
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                  |vpiActual:
                  \_RefObj: (work@carryadd.STAGE.C), line:17:59, endln:17:60
                    |vpiParent:
                    \_HierPath: (STAGE[i - 1].C), line:17:48, endln:17:60
                    |vpiName:C
                    |vpiFullName:work@carryadd.STAGE.C
                    |vpiActual:
                    \_LogicNet: (work@carryadd.C), line:12:22, endln:12:23
                  |vpiName:STAGE[i - 1].C
              |vpiLhs:
              \_RefObj: (work@carryadd.STAGE.Y), line:17:32, endln:17:33
                |vpiParent:
                \_ContAssign: , line:16:32, endln:17:60
                |vpiName:Y
                |vpiFullName:work@carryadd.STAGE.Y
                |vpiActual:
                \_LogicNet: (work@carryadd.Y), line:12:25, endln:12:26
          |vpiTypedef:
          \_LogicTypespec: , line:11:17, endln:11:21
            |vpiParent:
            \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
          |vpiImportTypespec:
          \_LogicTypespec: , line:11:17, endln:11:21
          |vpiStmt:
          \_GenIfElse: , line:13:17, endln:17:61
            |vpiParent:
            \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
            |vpiCondition:
            \_Operation: , line:13:21, endln:13:27
              |vpiParent:
              \_GenIfElse: , line:13:17, endln:17:61
              |vpiOpType:14
              |vpiOperand:
              \_RefObj: (work@carryadd.STAGE.i), line:13:21, endln:13:22
                |vpiParent:
                \_Operation: , line:13:21, endln:13:27
                |vpiName:i
                |vpiFullName:work@carryadd.STAGE.i
                |vpiActual:
                \_Variable: (work@carryadd.i), line:8:8, endln:8:9
              |vpiOperand:
              \_Constant: , line:13:26, endln:13:27
                |vpiParent:
                \_Operation: , line:13:21, endln:13:27
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_Begin: (work@carryadd.STAGE), line:14:25, endln:14:61
            |vpiElseStmt:
            \_Begin: (work@carryadd.STAGE), line:16:25, endln:17:61
          |vpiStmt:
          \_ContAssign: , line:18:24, endln:18:32
            |vpiParent:
            \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
            |vpiRhs:
            \_RefObj: (work@carryadd.STAGE.Y), line:18:31, endln:18:32
              |vpiParent:
              \_ContAssign: , line:18:24, endln:18:32
              |vpiName:Y
              |vpiFullName:work@carryadd.STAGE.Y
              |vpiActual:
              \_LogicNet: (work@carryadd.Y), line:12:25, endln:12:26
            |vpiLhs:
            \_BitSelect: (work@carryadd.STAGE.y), line:18:25, endln:18:28
              |vpiParent:
              \_ContAssign: , line:18:24, endln:18:32
              |vpiName:y
              |vpiFullName:work@carryadd.STAGE.y
              |vpiActual:
              \_LogicNet: (work@carryadd.y), line:1:23, endln:1:24
              |vpiIndex:
              \_RefObj: (work@carryadd.STAGE.i), line:18:26, endln:18:27
                |vpiParent:
                \_BitSelect: (work@carryadd.STAGE.y), line:18:25, endln:18:28
                |vpiName:i
                |vpiFullName:work@carryadd.STAGE.i
                |vpiActual:
                \_Variable: (work@carryadd.i), line:8:8, endln:8:9
        |vpiImportTypespec:
        \_Variable: (work@carryadd.i), line:10:14, endln:10:15
        |vpiForInitStmt:
        \_Assignment: , line:10:14, endln:10:19
          |vpiParent:
          \_GenFor: (work@carryadd), line:10:9, endln:19:12
          |vpiRhs:
          \_Constant: , line:10:18, endln:10:19
            |vpiParent:
            \_Assignment: , line:10:14, endln:10:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_Variable: (work@carryadd.i), line:10:14, endln:10:15
        |vpiCondition:
        \_Operation: , line:10:21, endln:10:30
          |vpiParent:
          \_GenFor: (work@carryadd), line:10:9, endln:19:12
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@carryadd.i), line:10:21, endln:10:22
            |vpiParent:
            \_Operation: , line:10:21, endln:10:30
            |vpiName:i
            |vpiFullName:work@carryadd.i
            |vpiActual:
            \_Variable: (work@carryadd.i), line:8:8, endln:8:9
          |vpiOperand:
          \_RefObj: (work@carryadd.WIDTH), line:10:25, endln:10:30
            |vpiParent:
            \_Operation: , line:10:21, endln:10:30
            |vpiName:WIDTH
            |vpiFullName:work@carryadd.WIDTH
            |vpiActual:
            \_Parameter: (work@carryadd.WIDTH), line:3:11, endln:3:20
        |vpiForIncStmt:
        \_Assignment: , line:10:32, endln:10:39
          |vpiParent:
          \_GenFor: (work@carryadd), line:10:9, endln:19:12
          |vpiOpType:82
          |vpiRhs:
          \_Operation: , line:10:36, endln:10:39
            |vpiParent:
            \_Assignment: , line:10:32, endln:10:39
            |vpiOpType:24
            |vpiOperand:
            \_RefObj: (work@carryadd.i), line:10:36, endln:10:37
              |vpiParent:
              \_Operation: , line:10:36, endln:10:39
              |vpiName:i
              |vpiFullName:work@carryadd.i
              |vpiActual:
              \_Variable: (work@carryadd.i), line:8:8, endln:8:9
            |vpiOperand:
            \_Constant: , line:10:38, endln:10:39
              |vpiParent:
              \_Operation: , line:10:36, endln:10:39
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_RefObj: (work@carryadd.i), line:10:32, endln:10:33
            |vpiParent:
            \_Assignment: , line:10:32, endln:10:39
            |vpiName:i
            |vpiFullName:work@carryadd.i
            |vpiActual:
            \_Variable: (work@carryadd.i), line:8:8, endln:8:9
        |vpiStmt:
        \_Begin: (work@carryadd.STAGE), line:10:41, endln:19:12
      |vpiStmt:
      \_GenFor: (work@carryadd), line:10:9, endln:19:12
    |vpiStmt:
    \_Begin: (work@carryadd), line:10:9, endln:19:12
  |vpiTypedef:
  \_LogicTypespec: , line:5:7, endln:5:18
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiRange:
    \_Range: , line:5:7, endln:5:18
      |vpiParent:
      \_LogicTypespec: , line:5:7, endln:5:18
      |vpiLeftRange:
      \_Operation: , line:5:8, endln:5:15
        |vpiParent:
        \_Range: , line:5:7, endln:5:18
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@carryadd.WIDTH), line:5:8, endln:5:13
          |vpiParent:
          \_Operation: , line:5:8, endln:5:15
          |vpiName:WIDTH
          |vpiFullName:work@carryadd.WIDTH
          |vpiActual:
          \_Parameter: (work@carryadd.WIDTH), line:3:11, endln:3:20
        |vpiOperand:
        \_Constant: , line:5:14, endln:5:15
          |vpiParent:
          \_Operation: , line:5:8, endln:5:15
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:16, endln:5:17
        |vpiParent:
        \_Range: , line:5:7, endln:5:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:6:8, endln:6:19
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiRange:
    \_Range: , line:6:8, endln:6:19
      |vpiParent:
      \_LogicTypespec: , line:6:8, endln:6:19
      |vpiLeftRange:
      \_Operation: , line:6:9, endln:6:16
        |vpiParent:
        \_Range: , line:6:8, endln:6:19
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@carryadd.WIDTH), line:6:9, endln:6:14
          |vpiParent:
          \_Operation: , line:6:9, endln:6:16
          |vpiName:WIDTH
          |vpiFullName:work@carryadd.WIDTH
          |vpiActual:
          \_Parameter: (work@carryadd.WIDTH), line:3:11, endln:3:20
        |vpiOperand:
        \_Constant: , line:6:15, endln:6:16
          |vpiParent:
          \_Operation: , line:6:9, endln:6:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:17, endln:6:18
        |vpiParent:
        \_Range: , line:6:8, endln:6:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Variable: (work@carryadd.i), line:8:8, endln:8:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:7, endln:5:18
  |vpiImportTypespec:
  \_LogicNet: (work@carryadd.a), line:1:17, endln:1:18
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.a), line:5:7, endln:5:18
      |vpiParent:
      \_LogicNet: (work@carryadd.a), line:1:17, endln:1:18
      |vpiFullName:work@carryadd.a
      |vpiActual:
      \_LogicTypespec: , line:5:7, endln:5:18
    |vpiName:a
    |vpiFullName:work@carryadd.a
  |vpiImportTypespec:
  \_LogicNet: (work@carryadd.b), line:1:20, endln:1:21
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.b), line:5:7, endln:5:18
      |vpiParent:
      \_LogicNet: (work@carryadd.b), line:1:20, endln:1:21
      |vpiFullName:work@carryadd.b
      |vpiActual:
      \_LogicTypespec: , line:5:7, endln:5:18
    |vpiName:b
    |vpiFullName:work@carryadd.b
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:8, endln:6:19
  |vpiImportTypespec:
  \_LogicNet: (work@carryadd.y), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.y), line:6:8, endln:6:19
      |vpiParent:
      \_LogicNet: (work@carryadd.y), line:1:23, endln:1:24
      |vpiFullName:work@carryadd.y
      |vpiActual:
      \_LogicTypespec: , line:6:8, endln:6:19
    |vpiName:y
    |vpiFullName:work@carryadd.y
  |vpiImportTypespec:
  \_LogicNet: (work@carryadd.IN1), line:11:22, endln:11:25
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.IN1), line:11:17, endln:11:21
      |vpiParent:
      \_LogicNet: (work@carryadd.IN1), line:11:22, endln:11:25
      |vpiFullName:work@carryadd.IN1
      |vpiActual:
      \_LogicTypespec: , line:11:17, endln:11:21
    |vpiName:IN1
    |vpiFullName:work@carryadd.IN1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carryadd.IN2), line:11:34, endln:11:37
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.IN2), line:11:17, endln:11:21
      |vpiParent:
      \_LogicNet: (work@carryadd.IN2), line:11:34, endln:11:37
      |vpiFullName:work@carryadd.IN2
      |vpiActual:
      \_LogicTypespec: , line:11:17, endln:11:21
    |vpiName:IN2
    |vpiFullName:work@carryadd.IN2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carryadd.C), line:12:22, endln:12:23
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.C), line:12:17, endln:12:21
      |vpiParent:
      \_LogicNet: (work@carryadd.C), line:12:22, endln:12:23
      |vpiFullName:work@carryadd.C
      |vpiActual:
      \_LogicTypespec: , line:11:17, endln:11:21
    |vpiName:C
    |vpiFullName:work@carryadd.C
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@carryadd.Y), line:12:25, endln:12:26
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.Y), line:12:17, endln:12:21
      |vpiParent:
      \_LogicNet: (work@carryadd.Y), line:12:25, endln:12:26
      |vpiFullName:work@carryadd.Y
      |vpiActual:
      \_LogicTypespec: , line:11:17, endln:11:21
    |vpiName:Y
    |vpiFullName:work@carryadd.Y
    |vpiNetType:1
  |vpiDefName:work@carryadd
  |vpiNet:
  \_LogicNet: (work@carryadd.a), line:1:17, endln:1:18
  |vpiNet:
  \_LogicNet: (work@carryadd.b), line:1:20, endln:1:21
  |vpiNet:
  \_LogicNet: (work@carryadd.y), line:1:23, endln:1:24
  |vpiNet:
  \_LogicNet: (work@carryadd.IN1), line:11:22, endln:11:25
  |vpiNet:
  \_LogicNet: (work@carryadd.IN2), line:11:34, endln:11:37
  |vpiNet:
  \_LogicNet: (work@carryadd.C), line:12:22, endln:12:23
  |vpiNet:
  \_LogicNet: (work@carryadd.Y), line:12:25, endln:12:26
  |vpiPort:
  \_Port: (a), line:1:17, endln:1:18
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.a), line:5:7, endln:5:18
      |vpiParent:
      \_Port: (a), line:1:17, endln:1:18
      |vpiFullName:work@carryadd.a
      |vpiActual:
      \_LogicTypespec: , line:5:7, endln:5:18
  |vpiPort:
  \_Port: (b), line:1:20, endln:1:21
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:b
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.b), line:5:7, endln:5:18
      |vpiParent:
      \_Port: (b), line:1:20, endln:1:21
      |vpiFullName:work@carryadd.b
      |vpiActual:
      \_LogicTypespec: , line:5:7, endln:5:18
  |vpiPort:
  \_Port: (y), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
    |vpiName:y
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@carryadd.y), line:6:8, endln:6:19
      |vpiParent:
      \_Port: (y), line:1:23, endln:1:24
      |vpiFullName:work@carryadd.y
      |vpiActual:
      \_LogicTypespec: , line:6:8, endln:6:19
|vpiTypedef:
\_ModuleTypespec: (carryadd)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:carryadd
  |vpiModule:
  \_Module: work@carryadd (work@carryadd), file:${SURELOG_DIR}/tests/CarryAdd/dut.sv, line:1:1, endln:24:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
