Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 21 11:53:06 2026
| Host         : LAPTOP-RFCDB03I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                               1           
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  512         
TIMING-18  Warning   Missing input or output delay                              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.916        0.000                      0                21707        0.219        0.000                      0                21707        8.870        0.000                       0                  2368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.916        0.000                      0                21638        0.219        0.000                      0                21638        8.870        0.000                       0                  2368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             15.738        0.000                      0                   69        0.665        0.000                      0                   69  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.813ns  (logic 4.096ns (21.772%)  route 14.717ns (78.228%))
  Logic Levels:           19  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.561    12.486    u_alu/alu_src_a[4]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337    12.823 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.811    13.633    u_alu/data0[5]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.264    13.897 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=15, routed)          0.912    14.810    u_pc_reg/ram_reg_0_255_8_8
    SLICE_X48Y54         LUT6 (Prop_lut6_I3_O)        0.267    15.077 r  u_pc_reg/ram_reg_1024_1279_14_14_i_1/O
                         net (fo=164, routed)         1.766    16.843    u_dmem/ram_reg_2816_3071_14_14/A3
    SLICE_X60Y32         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.105    16.948 r  u_dmem/ram_reg_2816_3071_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.948    u_dmem/ram_reg_2816_3071_14_14/OD
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I0_O)      0.201    17.149 r  u_dmem/ram_reg_2816_3071_14_14/F7.B/O
                         net (fo=1, routed)           0.000    17.149    u_dmem/ram_reg_2816_3071_14_14/O0
    SLICE_X60Y32         MUXF8 (Prop_muxf8_I0_O)      0.082    17.231 r  u_dmem/ram_reg_2816_3071_14_14/F8/O
                         net (fo=1, routed)           0.904    18.135    u_dmem/ram_reg_2816_3071_14_14_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.259    18.394 r  u_dmem/regs_reg_r1_0_31_12_17_i_69/O
                         net (fo=1, routed)           0.642    19.036    u_dmem/regs_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.105    19.141 r  u_dmem/regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=1, routed)           1.053    20.194    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[11]
    SLICE_X55Y54         LUT4 (Prop_lut4_I2_O)        0.105    20.299 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_23/O
                         net (fo=3, routed)           1.309    21.607    u_pc_reg/bus_read_data[14]
    SLICE_X45Y71         LUT3 (Prop_lut3_I2_O)        0.126    21.733 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.513    22.246    u_pc_reg/regs_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.275    22.521 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.896    23.417    u_regfile/regs_reg_r2_0_31_6_11/DIA0
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.238    24.279    u_regfile/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.224    24.503    
                         clock uncertainty           -0.035    24.468    
    SLICE_X52Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.334    u_regfile/regs_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.334    
                         arrival time                         -23.417    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.779ns  (logic 4.006ns (21.332%)  route 14.773ns (78.668%))
  Logic Levels:           19  (CARRY4=1 LUT2=3 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.561    12.486    u_alu/alu_src_a[4]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337    12.823 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.811    13.633    u_alu/data0[5]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.264    13.897 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=15, routed)          1.064    14.962    u_pc_reg/ram_reg_0_255_8_8
    SLICE_X49Y57         LUT6 (Prop_lut6_I3_O)        0.267    15.229 r  u_pc_reg/ram_reg_0_255_8_8_i_5/O
                         net (fo=135, routed)         1.928    17.156    u_dmem/ram_reg_768_1023_8_8/A3
    SLICE_X60Y23         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.237    17.393 r  u_dmem/ram_reg_768_1023_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.393    u_dmem/ram_reg_768_1023_8_8/OA
    SLICE_X60Y23         MUXF7 (Prop_muxf7_I1_O)      0.178    17.571 r  u_dmem/ram_reg_768_1023_8_8/F7.A/O
                         net (fo=1, routed)           0.000    17.571    u_dmem/ram_reg_768_1023_8_8/O1
    SLICE_X60Y23         MUXF8 (Prop_muxf8_I1_O)      0.074    17.645 r  u_dmem/ram_reg_768_1023_8_8/F8/O
                         net (fo=1, routed)           0.973    18.618    u_dmem/ram_reg_768_1023_8_8_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.259    18.877 r  u_dmem/regs_reg_r1_0_31_0_5_i_269/O
                         net (fo=1, routed)           0.363    19.241    u_dmem/regs_reg_r1_0_31_0_5_i_269_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.105    19.346 r  u_dmem/regs_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           1.930    21.275    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[5]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.105    21.380 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_87/O
                         net (fo=2, routed)           0.456    21.837    u_pc_reg/cpu_rdata[8]
    SLICE_X40Y73         LUT3 (Prop_lut3_I2_O)        0.105    21.942 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.518    22.459    u_pc_reg/regs_reg_r1_0_31_6_11_i_18_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I2_O)        0.105    22.564 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.819    23.383    u_regfile/regs_reg_r2_0_31_6_11/DIB0
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.238    24.279    u_regfile/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.224    24.503    
                         clock uncertainty           -0.035    24.468    
    SLICE_X52Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.155    24.313    u_regfile/regs_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.313    
                         arrival time                         -23.383    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.670ns  (logic 4.197ns (22.478%)  route 14.474ns (77.522%))
  Logic Levels:           19  (CARRY4=1 LUT2=3 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.561    12.486    u_alu/alu_src_a[4]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337    12.823 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.811    13.633    u_alu/data0[5]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.264    13.897 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=15, routed)          0.830    14.728    u_pc_reg/ram_reg_0_255_8_8
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.267    14.995 r  u_pc_reg/ram_reg_0_255_10_10_i_3/O
                         net (fo=135, routed)         1.967    16.961    u_dmem/ram_reg_3840_4095_10_10/A3
    SLICE_X50Y19         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.247    17.208 r  u_dmem/ram_reg_3840_4095_10_10/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.208    u_dmem/ram_reg_3840_4095_10_10/OA
    SLICE_X50Y19         MUXF7 (Prop_muxf7_I1_O)      0.178    17.386 r  u_dmem/ram_reg_3840_4095_10_10/F7.A/O
                         net (fo=1, routed)           0.000    17.386    u_dmem/ram_reg_3840_4095_10_10/O1
    SLICE_X50Y19         MUXF8 (Prop_muxf8_I1_O)      0.074    17.460 r  u_dmem/ram_reg_3840_4095_10_10/F8/O
                         net (fo=1, routed)           0.849    18.309    u_dmem/ram_reg_3840_4095_10_10_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.259    18.568 r  u_dmem/regs_reg_r1_0_31_0_5_i_309/O
                         net (fo=1, routed)           0.514    19.082    u_dmem/regs_reg_r1_0_31_0_5_i_309_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.105    19.187 r  u_dmem/regs_reg_r1_0_31_0_5_i_190/O
                         net (fo=1, routed)           1.681    20.868    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[7]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.105    20.973 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_99/O
                         net (fo=2, routed)           0.647    21.620    u_pc_reg/cpu_rdata[10]
    SLICE_X41Y73         LUT3 (Prop_lut3_I2_O)        0.124    21.744 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_25/O
                         net (fo=1, routed)           0.458    22.202    u_pc_reg/regs_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.267    22.469 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.805    23.274    u_regfile/regs_reg_r2_0_31_6_11/DIC0
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.238    24.279    u_regfile/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism              0.224    24.503    
                         clock uncertainty           -0.035    24.468    
    SLICE_X52Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147    24.321    u_regfile/regs_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.321    
                         arrival time                         -23.274    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.673ns  (logic 4.096ns (21.935%)  route 14.577ns (78.065%))
  Logic Levels:           19  (CARRY4=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 24.276 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.561    12.486    u_alu/alu_src_a[4]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337    12.823 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.811    13.633    u_alu/data0[5]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.264    13.897 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=15, routed)          0.912    14.810    u_pc_reg/ram_reg_0_255_8_8
    SLICE_X48Y54         LUT6 (Prop_lut6_I3_O)        0.267    15.077 r  u_pc_reg/ram_reg_1024_1279_14_14_i_1/O
                         net (fo=164, routed)         1.766    16.843    u_dmem/ram_reg_2816_3071_14_14/A3
    SLICE_X60Y32         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.105    16.948 r  u_dmem/ram_reg_2816_3071_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.948    u_dmem/ram_reg_2816_3071_14_14/OD
    SLICE_X60Y32         MUXF7 (Prop_muxf7_I0_O)      0.201    17.149 r  u_dmem/ram_reg_2816_3071_14_14/F7.B/O
                         net (fo=1, routed)           0.000    17.149    u_dmem/ram_reg_2816_3071_14_14/O0
    SLICE_X60Y32         MUXF8 (Prop_muxf8_I0_O)      0.082    17.231 r  u_dmem/ram_reg_2816_3071_14_14/F8/O
                         net (fo=1, routed)           0.904    18.135    u_dmem/ram_reg_2816_3071_14_14_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.259    18.394 r  u_dmem/regs_reg_r1_0_31_12_17_i_69/O
                         net (fo=1, routed)           0.642    19.036    u_dmem/regs_reg_r1_0_31_12_17_i_69_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.105    19.141 r  u_dmem/regs_reg_r1_0_31_12_17_i_43/O
                         net (fo=1, routed)           1.053    20.194    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[11]
    SLICE_X55Y54         LUT4 (Prop_lut4_I2_O)        0.105    20.299 r  u_pc_reg/regs_reg_r1_0_31_12_17_i_23/O
                         net (fo=3, routed)           1.309    21.607    u_pc_reg/bus_read_data[14]
    SLICE_X45Y71         LUT3 (Prop_lut3_I2_O)        0.126    21.733 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.513    22.246    u_pc_reg/regs_reg_r1_0_31_6_11_i_9_n_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.275    22.521 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.756    23.277    u_regfile/regs_reg_r1_0_31_6_11/DIA0
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.235    24.276    u_regfile/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.224    24.500    
                         clock uncertainty           -0.035    24.465    
    SLICE_X50Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.134    24.331    u_regfile/regs_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                         -23.277    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.652ns  (logic 4.197ns (22.500%)  route 14.455ns (77.500%))
  Logic Levels:           19  (CARRY4=1 LUT2=3 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 24.276 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.561    12.486    u_alu/alu_src_a[4]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337    12.823 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.811    13.633    u_alu/data0[5]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.264    13.897 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=15, routed)          0.830    14.728    u_pc_reg/ram_reg_0_255_8_8
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.267    14.995 r  u_pc_reg/ram_reg_0_255_10_10_i_3/O
                         net (fo=135, routed)         1.967    16.961    u_dmem/ram_reg_3840_4095_10_10/A3
    SLICE_X50Y19         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.247    17.208 r  u_dmem/ram_reg_3840_4095_10_10/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.208    u_dmem/ram_reg_3840_4095_10_10/OA
    SLICE_X50Y19         MUXF7 (Prop_muxf7_I1_O)      0.178    17.386 r  u_dmem/ram_reg_3840_4095_10_10/F7.A/O
                         net (fo=1, routed)           0.000    17.386    u_dmem/ram_reg_3840_4095_10_10/O1
    SLICE_X50Y19         MUXF8 (Prop_muxf8_I1_O)      0.074    17.460 r  u_dmem/ram_reg_3840_4095_10_10/F8/O
                         net (fo=1, routed)           0.849    18.309    u_dmem/ram_reg_3840_4095_10_10_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I0_O)        0.259    18.568 r  u_dmem/regs_reg_r1_0_31_0_5_i_309/O
                         net (fo=1, routed)           0.514    19.082    u_dmem/regs_reg_r1_0_31_0_5_i_309_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.105    19.187 r  u_dmem/regs_reg_r1_0_31_0_5_i_190/O
                         net (fo=1, routed)           1.681    20.868    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[7]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.105    20.973 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_99/O
                         net (fo=2, routed)           0.647    21.620    u_pc_reg/cpu_rdata[10]
    SLICE_X41Y73         LUT3 (Prop_lut3_I2_O)        0.124    21.744 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_25/O
                         net (fo=1, routed)           0.458    22.202    u_pc_reg/regs_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I2_O)        0.267    22.469 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.787    23.256    u_regfile/regs_reg_r1_0_31_6_11/DIC0
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.235    24.276    u_regfile/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism              0.224    24.500    
                         clock uncertainty           -0.035    24.465    
    SLICE_X50Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147    24.318    u_regfile/regs_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.318    
                         arrival time                         -23.256    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.606ns  (logic 3.484ns (18.725%)  route 15.122ns (81.275%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.853    12.778    u_pc_reg/alu_src_a[4]
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.105    12.883 r  u_pc_reg/ram_reg_0_255_0_0_i_54/O
                         net (fo=4, routed)           0.861    13.744    u_pc_reg/ram_reg_0_255_0_0_i_54_n_0
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.126    13.870 r  u_pc_reg/ram_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.467    14.337    u_pc_reg/ram_reg_0_255_0_0_i_52_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.267    14.604 r  u_pc_reg/ram_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.313    14.917    u_pc_reg/ram_reg_0_255_0_0_i_20_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.105    15.022 r  u_pc_reg/ram_reg_0_255_0_0_i_3/O
                         net (fo=2602, routed)        2.106    17.129    u_dmem/ram_reg_1792_2047_9_9/A7
    SLICE_X60Y28         MUXF8 (Prop_muxf8_S_O)       0.232    17.361 r  u_dmem/ram_reg_1792_2047_9_9/F8/O
                         net (fo=1, routed)           0.827    18.187    u_dmem/ram_reg_1792_2047_9_9_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.259    18.446 r  u_dmem/regs_reg_r1_0_31_0_5_i_243/O
                         net (fo=1, routed)           0.352    18.798    u_dmem/regs_reg_r1_0_31_0_5_i_243_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.105    18.903 r  u_dmem/regs_reg_r1_0_31_0_5_i_153/O
                         net (fo=1, routed)           1.899    20.802    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[6]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.105    20.907 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_72/O
                         net (fo=2, routed)           0.729    21.636    u_pc_reg/cpu_rdata[9]
    SLICE_X40Y74         LUT6 (Prop_lut6_I2_O)        0.105    21.741 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=2, routed)           0.460    22.201    u_pc_reg/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.105    22.306 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.903    23.210    u_regfile/regs_reg_r2_0_31_6_11/DIB1
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.238    24.279    u_regfile/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.224    24.503    
                         clock uncertainty           -0.035    24.468    
    SLICE_X52Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189    24.279    u_regfile/regs_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.279    
                         arrival time                         -23.210    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.006ns (21.509%)  route 14.618ns (78.491%))
  Logic Levels:           19  (CARRY4=1 LUT2=3 LUT3=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 24.276 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.561    12.486    u_alu/alu_src_a[4]
    SLICE_X49Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.337    12.823 r  u_alu/result_o0_carry__0/O[1]
                         net (fo=1, routed)           0.811    13.633    u_alu/data0[5]
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.264    13.897 r  u_alu/ram_reg_0_255_0_0_i_29/O
                         net (fo=15, routed)          1.064    14.962    u_pc_reg/ram_reg_0_255_8_8
    SLICE_X49Y57         LUT6 (Prop_lut6_I3_O)        0.267    15.229 r  u_pc_reg/ram_reg_0_255_8_8_i_5/O
                         net (fo=135, routed)         1.928    17.156    u_dmem/ram_reg_768_1023_8_8/A3
    SLICE_X60Y23         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.237    17.393 r  u_dmem/ram_reg_768_1023_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.393    u_dmem/ram_reg_768_1023_8_8/OA
    SLICE_X60Y23         MUXF7 (Prop_muxf7_I1_O)      0.178    17.571 r  u_dmem/ram_reg_768_1023_8_8/F7.A/O
                         net (fo=1, routed)           0.000    17.571    u_dmem/ram_reg_768_1023_8_8/O1
    SLICE_X60Y23         MUXF8 (Prop_muxf8_I1_O)      0.074    17.645 r  u_dmem/ram_reg_768_1023_8_8/F8/O
                         net (fo=1, routed)           0.973    18.618    u_dmem/ram_reg_768_1023_8_8_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.259    18.877 r  u_dmem/regs_reg_r1_0_31_0_5_i_269/O
                         net (fo=1, routed)           0.363    19.241    u_dmem/regs_reg_r1_0_31_0_5_i_269_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I5_O)        0.105    19.346 r  u_dmem/regs_reg_r1_0_31_0_5_i_165/O
                         net (fo=1, routed)           1.930    21.275    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[5]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.105    21.380 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_87/O
                         net (fo=2, routed)           0.456    21.837    u_pc_reg/cpu_rdata[8]
    SLICE_X40Y73         LUT3 (Prop_lut3_I2_O)        0.105    21.942 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_18/O
                         net (fo=1, routed)           0.518    22.459    u_pc_reg/regs_reg_r1_0_31_6_11_i_18_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I2_O)        0.105    22.564 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.664    23.228    u_regfile/regs_reg_r1_0_31_6_11/DIB0
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.235    24.276    u_regfile/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.224    24.500    
                         clock uncertainty           -0.035    24.465    
    SLICE_X50Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.155    24.310    u_regfile/regs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.310    
                         arrival time                         -23.228    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.561ns  (logic 3.484ns (18.771%)  route 15.077ns (81.229%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 24.276 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.853    12.778    u_pc_reg/alu_src_a[4]
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.105    12.883 r  u_pc_reg/ram_reg_0_255_0_0_i_54/O
                         net (fo=4, routed)           0.861    13.744    u_pc_reg/ram_reg_0_255_0_0_i_54_n_0
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.126    13.870 r  u_pc_reg/ram_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.467    14.337    u_pc_reg/ram_reg_0_255_0_0_i_52_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.267    14.604 r  u_pc_reg/ram_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.313    14.917    u_pc_reg/ram_reg_0_255_0_0_i_20_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.105    15.022 r  u_pc_reg/ram_reg_0_255_0_0_i_3/O
                         net (fo=2602, routed)        2.106    17.129    u_dmem/ram_reg_1792_2047_9_9/A7
    SLICE_X60Y28         MUXF8 (Prop_muxf8_S_O)       0.232    17.361 r  u_dmem/ram_reg_1792_2047_9_9/F8/O
                         net (fo=1, routed)           0.827    18.187    u_dmem/ram_reg_1792_2047_9_9_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I0_O)        0.259    18.446 r  u_dmem/regs_reg_r1_0_31_0_5_i_243/O
                         net (fo=1, routed)           0.352    18.798    u_dmem/regs_reg_r1_0_31_0_5_i_243_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I3_O)        0.105    18.903 r  u_dmem/regs_reg_r1_0_31_0_5_i_153/O
                         net (fo=1, routed)           1.899    20.802    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[6]
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.105    20.907 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_72/O
                         net (fo=2, routed)           0.729    21.636    u_pc_reg/cpu_rdata[9]
    SLICE_X40Y74         LUT6 (Prop_lut6_I2_O)        0.105    21.741 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_21/O
                         net (fo=2, routed)           0.460    22.201    u_pc_reg/regs_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I4_O)        0.105    22.306 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.858    23.165    u_regfile/regs_reg_r1_0_31_6_11/DIB1
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.235    24.276    u_regfile/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X50Y77         RAMD32                                       r  u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.224    24.500    
                         clock uncertainty           -0.035    24.465    
    SLICE_X50Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189    24.276    u_regfile/regs_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.276    
                         arrival time                         -23.165    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.538ns  (logic 3.484ns (18.794%)  route 15.054ns (81.206%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 24.276 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.853    12.778    u_pc_reg/alu_src_a[4]
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.105    12.883 r  u_pc_reg/ram_reg_0_255_0_0_i_54/O
                         net (fo=4, routed)           0.861    13.744    u_pc_reg/ram_reg_0_255_0_0_i_54_n_0
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.126    13.870 r  u_pc_reg/ram_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.467    14.337    u_pc_reg/ram_reg_0_255_0_0_i_52_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.267    14.604 r  u_pc_reg/ram_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.313    14.917    u_pc_reg/ram_reg_0_255_0_0_i_20_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.105    15.022 r  u_pc_reg/ram_reg_0_255_0_0_i_3/O
                         net (fo=2602, routed)        2.105    17.128    u_dmem/ram_reg_2304_2559_11_11/A7
    SLICE_X42Y19         MUXF8 (Prop_muxf8_S_O)       0.232    17.360 r  u_dmem/ram_reg_2304_2559_11_11/F8/O
                         net (fo=1, routed)           0.684    18.044    u_dmem/ram_reg_2304_2559_11_11_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I3_O)        0.259    18.303 r  u_dmem/regs_reg_r1_0_31_0_5_i_293/O
                         net (fo=1, routed)           1.431    19.733    u_dmem/regs_reg_r1_0_31_0_5_i_293_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.105    19.838 r  u_dmem/regs_reg_r1_0_31_0_5_i_180/O
                         net (fo=1, routed)           0.957    20.796    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[8]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=3, routed)           0.622    21.523    u_pc_reg/cpu_rdata[11]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.105    21.628 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.640    22.268    u_pc_reg/regs_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I1_O)        0.105    22.373 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.769    23.142    u_regfile/regs_reg_r2_0_31_0_5/DIB1
    SLICE_X52Y72         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.235    24.276    u_regfile/regs_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y72         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.224    24.500    
                         clock uncertainty           -0.035    24.465    
    SLICE_X52Y72         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.189    24.276    u_regfile/regs_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.276    
                         arrival time                         -23.142    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_pc_reg/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_regfile/regs_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 3.652ns (19.819%)  route 14.774ns (80.181%))
  Logic Levels:           18  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=2 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.604ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.404     4.604    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_pc_reg/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.379     4.983 r  u_pc_reg/pc_reg[6]/Q
                         net (fo=115, routed)         1.153     6.136    u_imem/Q[4]
    SLICE_X57Y78         LUT6 (Prop_lut6_I0_O)        0.105     6.241 r  u_imem/pc[31]_i_76/O
                         net (fo=1, routed)           0.000     6.241    u_imem/pc[31]_i_76_n_0
    SLICE_X57Y78         MUXF7 (Prop_muxf7_I1_O)      0.182     6.423 r  u_imem/pc_reg[31]_i_44/O
                         net (fo=1, routed)           0.000     6.423    u_imem/pc_reg[31]_i_44_n_0
    SLICE_X57Y78         MUXF8 (Prop_muxf8_I1_O)      0.079     6.502 r  u_imem/pc_reg[31]_i_17/O
                         net (fo=12, routed)          0.826     7.329    u_pc_reg/inst_wire[3]
    SLICE_X56Y81         LUT2 (Prop_lut2_I1_O)        0.284     7.613 f  u_pc_reg/regs_reg_r1_0_31_0_5_i_49/O
                         net (fo=10, routed)          0.690     8.303    u_pc_reg/regs_reg_r1_0_31_0_5_i_49_n_0
    SLICE_X57Y81         LUT5 (Prop_lut5_I3_O)        0.264     8.567 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_55/O
                         net (fo=36, routed)          0.638     9.205    u_pc_reg/regs_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.127     9.332 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=32, routed)          1.147    10.480    u_regfile/regs_reg_r1_0_31_0_5/ADDRC1
    SLICE_X50Y74         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.282    10.762 r  u_regfile/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=6, routed)           0.895    11.657    u_pc_reg/rs1_data_o0[4]
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.268    11.925 r  u_pc_reg/result_o0_carry__0_i_4/O
                         net (fo=8, routed)           0.853    12.778    u_pc_reg/alu_src_a[4]
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.105    12.883 r  u_pc_reg/ram_reg_0_255_0_0_i_54/O
                         net (fo=4, routed)           0.861    13.744    u_pc_reg/ram_reg_0_255_0_0_i_54_n_0
    SLICE_X49Y71         LUT3 (Prop_lut3_I2_O)        0.126    13.870 r  u_pc_reg/ram_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.467    14.337    u_pc_reg/ram_reg_0_255_0_0_i_52_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I4_O)        0.267    14.604 r  u_pc_reg/ram_reg_0_255_0_0_i_20/O
                         net (fo=1, routed)           0.313    14.917    u_pc_reg/ram_reg_0_255_0_0_i_20_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I2_O)        0.105    15.022 r  u_pc_reg/ram_reg_0_255_0_0_i_3/O
                         net (fo=2602, routed)        2.105    17.128    u_dmem/ram_reg_2304_2559_11_11/A7
    SLICE_X42Y19         MUXF8 (Prop_muxf8_S_O)       0.232    17.360 r  u_dmem/ram_reg_2304_2559_11_11/F8/O
                         net (fo=1, routed)           0.684    18.044    u_dmem/ram_reg_2304_2559_11_11_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I3_O)        0.259    18.303 r  u_dmem/regs_reg_r1_0_31_0_5_i_293/O
                         net (fo=1, routed)           1.431    19.733    u_dmem/regs_reg_r1_0_31_0_5_i_293_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.105    19.838 r  u_dmem/regs_reg_r1_0_31_0_5_i_180/O
                         net (fo=1, routed)           0.957    20.796    u_pc_reg/regs_reg_r1_0_31_24_29_i_18_0[8]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.105    20.901 r  u_pc_reg/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=3, routed)           0.352    21.253    u_pc_reg/cpu_rdata[11]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.110    21.363 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_21/O
                         net (fo=1, routed)           0.491    21.854    u_pc_reg/regs_reg_r1_0_31_6_11_i_21_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.268    22.122 r  u_pc_reg/regs_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.909    23.030    u_regfile/regs_reg_r2_0_31_6_11/DIC1
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.238    24.279    u_regfile/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y80         RAMD32                                       r  u_regfile/regs_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.224    24.503    
                         clock uncertainty           -0.035    24.468    
    SLICE_X52Y80         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207    24.261    u_regfile/regs_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                  1.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.521%)  route 0.115ns (35.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  rst_cnt_reg[3]/Q
                         net (fo=6, routed)           0.115     1.760    rst_cnt_reg[3]
    SLICE_X57Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  rst_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    p_0_in__3[5]
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.826     1.994    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.092     1.586    rst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.721%)  route 0.114ns (35.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  rst_cnt_reg[3]/Q
                         net (fo=6, routed)           0.114     1.759    rst_cnt_reg[3]
    SLICE_X57Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  rst_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    p_0_in__3[6]
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.826     1.994    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[6]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.091     1.585    rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.131%)  route 0.188ns (49.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.560     1.482    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.188     1.811    rst_cnt_reg[0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I2_O)        0.048     1.859 r  rst_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    p_0_in__3[4]
    SLICE_X56Y83         FDRE                                         r  rst_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.826     1.994    sys_clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  rst_cnt_reg[4]/C
                         clock pessimism             -0.498     1.495    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.131     1.626    rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.731%)  route 0.188ns (50.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.560     1.482    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.188     1.811    rst_cnt_reg[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.856 r  rst_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.856    p_0_in__3[3]
    SLICE_X56Y83         FDRE                                         r  rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.826     1.994    sys_clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  rst_cnt_reg[3]/C
                         clock pessimism             -0.498     1.495    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.120     1.615    rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_uart_tx/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.452%)  route 0.166ns (47.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.578     1.500    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  u_uart_tx/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  u_uart_tx/cnt_reg[7]/Q
                         net (fo=3, routed)           0.166     1.807    u_uart_tx/cnt[7]
    SLICE_X63Y74         LUT5 (Prop_lut5_I0_O)        0.042     1.849 r  u_uart_tx/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.849    u_uart_tx/p_1_in[8]
    SLICE_X63Y74         FDCE                                         r  u_uart_tx/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.845     2.014    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  u_uart_tx/cnt_reg[8]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X63Y74         FDCE (Hold_fdce_C_D)         0.107     1.607    u_uart_tx/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.605%)  route 0.161ns (46.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[6]/Q
                         net (fo=4, routed)           0.161     1.783    rst_cnt_reg[6]
    SLICE_X57Y82         LUT3 (Prop_lut3_I1_O)        0.045     1.828 r  rst_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.828    p_0_in__3[7]
    SLICE_X57Y82         FDRE                                         r  rst_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.824     1.993    sys_clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  rst_cnt_reg[7]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.091     1.585    rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_uart_mmio/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/rd_ptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.269%)  route 0.167ns (47.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.581     1.503    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y77         FDCE                                         r  u_uart_mmio/rd_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_uart_mmio/rd_ptr_reg[0]/Q
                         net (fo=36, routed)          0.167     1.812    u_uart_mmio/rd_ptr_reg[0]
    SLICE_X63Y77         LUT2 (Prop_lut2_I1_O)        0.042     1.854 r  u_uart_mmio/rd_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    u_uart_mmio/p_0_in__1[1]
    SLICE_X63Y77         FDCE                                         r  u_uart_mmio/rd_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.849     2.017    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X63Y77         FDCE                                         r  u_uart_mmio/rd_ptr_reg[1]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X63Y77         FDCE (Hold_fdce_C_D)         0.107     1.610    u_uart_mmio/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_uart_tx/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.578     1.500    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y75         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  u_uart_tx/bit_idx_reg[1]/Q
                         net (fo=4, routed)           0.168     1.809    u_uart_tx/bit_idx_reg[1]
    SLICE_X63Y75         LUT5 (Prop_lut5_I2_O)        0.043     1.852 r  u_uart_tx/bit_idx[3]_i_2/O
                         net (fo=1, routed)           0.000     1.852    u_uart_tx/p_0_in__2[3]
    SLICE_X63Y75         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.845     2.014    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y75         FDCE                                         r  u_uart_tx/bit_idx_reg[3]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X63Y75         FDCE (Hold_fdce_C_D)         0.107     1.607    u_uart_tx/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_uart_mmio/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.192ns (52.383%)  route 0.175ns (47.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.580     1.502    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  u_uart_mmio/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_uart_mmio/count_reg[2]/Q
                         net (fo=9, routed)           0.175     1.818    u_uart_mmio/Q[2]
    SLICE_X59Y77         LUT5 (Prop_lut5_I4_O)        0.051     1.869 r  u_uart_mmio/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.869    u_uart_mmio/count[3]
    SLICE_X59Y77         FDCE                                         r  u_uart_mmio/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.847     2.015    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X59Y77         FDCE                                         r  u_uart_mmio/count_reg[3]/C
                         clock pessimism             -0.512     1.502    
    SLICE_X59Y77         FDCE (Hold_fdce_C_D)         0.107     1.609    u_uart_mmio/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_uart_tx/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/bit_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.578     1.500    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y75         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  u_uart_tx/bit_idx_reg[1]/Q
                         net (fo=4, routed)           0.166     1.807    u_uart_tx/bit_idx_reg[1]
    SLICE_X63Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  u_uart_tx/bit_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    u_uart_tx/p_0_in__2[1]
    SLICE_X63Y75         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.845     2.014    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y75         FDCE                                         r  u_uart_tx/bit_idx_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X63Y75         FDCE (Hold_fdce_C_D)         0.091     1.591    u_uart_tx/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y61     led_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y63     led_cnt_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y64     led_cnt_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y65     led_cnt_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X0Y65     led_cnt_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y28    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y28    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X56Y44    u_dmem/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y28    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         10.000      8.870      SLICE_X52Y28    u_dmem/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.589ns (15.062%)  route 3.322ns (84.938%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.312     8.462    u_uart_tx/sel
    SLICE_X62Y73         FDCE                                         f  u_uart_tx/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.301    24.342    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  u_uart_tx/cnt_reg[0]/C
                         clock pessimism              0.224    24.566    
                         clock uncertainty           -0.035    24.531    
    SLICE_X62Y73         FDCE (Recov_fdce_C_CLR)     -0.331    24.200    u_uart_tx/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.589ns (15.062%)  route 3.322ns (84.938%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.312     8.462    u_uart_tx/sel
    SLICE_X62Y73         FDCE                                         f  u_uart_tx/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.301    24.342    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  u_uart_tx/cnt_reg[1]/C
                         clock pessimism              0.224    24.566    
                         clock uncertainty           -0.035    24.531    
    SLICE_X62Y73         FDCE (Recov_fdce_C_CLR)     -0.331    24.200    u_uart_tx/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.589ns (15.062%)  route 3.322ns (84.938%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.312     8.462    u_uart_tx/sel
    SLICE_X62Y73         FDCE                                         f  u_uart_tx/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.301    24.342    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  u_uart_tx/cnt_reg[2]/C
                         clock pessimism              0.224    24.566    
                         clock uncertainty           -0.035    24.531    
    SLICE_X62Y73         FDCE (Recov_fdce_C_CLR)     -0.331    24.200    u_uart_tx/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.589ns (15.062%)  route 3.322ns (84.938%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.312     8.462    u_uart_tx/sel
    SLICE_X62Y73         FDCE                                         f  u_uart_tx/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.301    24.342    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  u_uart_tx/cnt_reg[3]/C
                         clock pessimism              0.224    24.566    
                         clock uncertainty           -0.035    24.531    
    SLICE_X62Y73         FDCE (Recov_fdce_C_CLR)     -0.331    24.200    u_uart_tx/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.589ns (15.062%)  route 3.322ns (84.938%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.312     8.462    u_uart_tx/sel
    SLICE_X62Y73         FDCE                                         f  u_uart_tx/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.301    24.342    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X62Y73         FDCE                                         r  u_uart_tx/cnt_reg[4]/C
                         clock pessimism              0.224    24.566    
                         clock uncertainty           -0.035    24.531    
    SLICE_X62Y73         FDCE (Recov_fdce_C_CLR)     -0.331    24.200    u_uart_tx/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.589ns (15.076%)  route 3.318ns (84.924%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.309     8.458    u_uart_tx/sel
    SLICE_X63Y73         FDCE                                         f  u_uart_tx/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.301    24.342    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y73         FDCE                                         r  u_uart_tx/cnt_reg[5]/C
                         clock pessimism              0.224    24.566    
                         clock uncertainty           -0.035    24.531    
    SLICE_X63Y73         FDCE (Recov_fdce_C_CLR)     -0.331    24.200    u_uart_tx/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.742ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.589ns (15.076%)  route 3.318ns (84.924%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 24.342 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.309     8.458    u_uart_tx/sel
    SLICE_X63Y73         FDCE                                         f  u_uart_tx/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.301    24.342    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y73         FDCE                                         r  u_uart_tx/cnt_reg[6]/C
                         clock pessimism              0.224    24.566    
                         clock uncertainty           -0.035    24.531    
    SLICE_X63Y73         FDCE (Recov_fdce_C_CLR)     -0.331    24.200    u_uart_tx/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.200    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 15.742    

Slack (MET) :             15.975ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.589ns (16.036%)  route 3.084ns (83.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 24.341 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.075     8.224    u_uart_tx/sel
    SLICE_X63Y74         FDCE                                         f  u_uart_tx/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.300    24.341    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  u_uart_tx/cnt_reg[7]/C
                         clock pessimism              0.224    24.565    
                         clock uncertainty           -0.035    24.530    
    SLICE_X63Y74         FDCE (Recov_fdce_C_CLR)     -0.331    24.199    u_uart_tx/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.199    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 15.975    

Slack (MET) :             15.975ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.589ns (16.036%)  route 3.084ns (83.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 24.341 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          2.075     8.224    u_uart_tx/sel
    SLICE_X63Y74         FDCE                                         f  u_uart_tx/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.300    24.341    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X63Y74         FDCE                                         r  u_uart_tx/cnt_reg[8]/C
                         clock pessimism              0.224    24.565    
                         clock uncertainty           -0.035    24.530    
    SLICE_X63Y74         FDCE (Recov_fdce_C_CLR)     -0.331    24.199    u_uart_tx/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         24.199    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 15.975    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_mmio/wr_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.589ns (16.660%)  route 2.947ns (83.340%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.351     4.551    sys_clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.379     4.930 r  rst_cnt_reg[0]/Q
                         net (fo=9, routed)           0.689     5.619    u_uart_mmio/pc_reg[31][0]
    SLICE_X57Y83         LUT4 (Prop_lut4_I1_O)        0.105     5.724 r  u_uart_mmio/pc[31]_i_13/O
                         net (fo=2, routed)           0.320     6.044    u_pc_reg/pc_reg[31]_2
    SLICE_X57Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.149 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          1.937     8.087    u_uart_mmio/sel
    SLICE_X62Y79         FDCE                                         f  u_uart_mmio/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    J19                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.360    21.360 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.964    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.041 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.305    24.346    u_uart_mmio/sys_clk_IBUF_BUFG
    SLICE_X62Y79         FDCE                                         r  u_uart_mmio/wr_ptr_reg[0]/C
                         clock pessimism              0.224    24.570    
                         clock uncertainty           -0.035    24.535    
    SLICE_X62Y79         FDCE (Recov_fdce_C_CLR)     -0.331    24.204    u_uart_mmio/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.204    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                 16.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.509%)  route 0.444ns (70.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.299     2.112    u_pc_reg/sel
    SLICE_X54Y82         FDCE                                         f  u_pc_reg/pc_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.824     1.993    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  u_pc_reg/pc_reg[28]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X54Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.446    u_pc_reg/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.912%)  route 0.457ns (71.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.312     2.125    u_pc_reg/sel
    SLICE_X54Y80         FDCE                                         f  u_pc_reg/pc_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.822     1.991    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  u_pc_reg/pc_reg[25]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X54Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    u_pc_reg/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.912%)  route 0.457ns (71.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.312     2.125    u_pc_reg/sel
    SLICE_X54Y80         FDCE                                         f  u_pc_reg/pc_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.822     1.991    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  u_pc_reg/pc_reg[27]/C
                         clock pessimism             -0.479     1.511    
    SLICE_X54Y80         FDCE (Remov_fdce_C_CLR)     -0.067     1.444    u_pc_reg/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.822%)  route 0.483ns (72.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.338     2.150    u_pc_reg/sel
    SLICE_X51Y82         FDCE                                         f  u_pc_reg/pc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.824     1.993    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_pc_reg/pc_reg[17]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X51Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.421    u_pc_reg/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.822%)  route 0.483ns (72.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.338     2.150    u_pc_reg/sel
    SLICE_X51Y82         FDCE                                         f  u_pc_reg/pc_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.824     1.993    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_pc_reg/pc_reg[20]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X51Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.421    u_pc_reg/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.822%)  route 0.483ns (72.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.338     2.150    u_pc_reg/sel
    SLICE_X51Y82         FDCE                                         f  u_pc_reg/pc_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.824     1.993    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_pc_reg/pc_reg[22]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X51Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.421    u_pc_reg/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.822%)  route 0.483ns (72.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.338     2.150    u_pc_reg/sel
    SLICE_X51Y82         FDCE                                         f  u_pc_reg/pc_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.824     1.993    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X51Y82         FDCE                                         r  u_pc_reg/pc_reg[26]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X51Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.421    u_pc_reg/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.676%)  route 0.511ns (73.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.366     2.179    u_pc_reg/sel
    SLICE_X56Y78         FDCE                                         f  u_pc_reg/pc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.821     1.989    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X56Y78         FDCE                                         r  u_pc_reg/pc_reg[18]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X56Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.423    u_pc_reg/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.676%)  route 0.511ns (73.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.366     2.179    u_pc_reg/sel
    SLICE_X56Y78         FDCE                                         f  u_pc_reg/pc_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.821     1.989    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X56Y78         FDCE                                         r  u_pc_reg/pc_reg[19]/C
                         clock pessimism             -0.498     1.490    
    SLICE_X56Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.423    u_pc_reg/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rst_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_pc_reg/pc_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.868%)  route 0.533ns (74.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.559     1.481    sys_clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  rst_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rst_cnt_reg[5]/Q
                         net (fo=5, routed)           0.145     1.767    u_pc_reg/pc_reg[31]_3[1]
    SLICE_X57Y82         LUT5 (Prop_lut5_I3_O)        0.045     1.812 f  u_pc_reg/pc[31]_i_3/O
                         net (fo=77, routed)          0.388     2.200    u_pc_reg/sel
    SLICE_X53Y82         FDCE                                         f  u_pc_reg/pc_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.139    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.824     1.993    u_pc_reg/sys_clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  u_pc_reg/pc_reg[23]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X53Y82         FDCE (Remov_fdce_C_CLR)     -0.092     1.421    u_pc_reg/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.779    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 3.754ns (62.483%)  route 2.254ns (37.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.405     4.605    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_fdpe_C_Q)         0.433     5.038 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           2.254     7.292    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         3.321    10.613 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.613    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 3.649ns (72.353%)  route 1.394ns (27.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.119    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.200 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        1.413     4.613    sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.379     4.992 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           1.394     6.386    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.270     9.656 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.656    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.366ns (80.577%)  route 0.329ns (19.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.585     1.507    sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  led_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  led_cnt_reg[25]/Q
                         net (fo=2, routed)           0.329     1.978    led_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.225     3.203 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.203    led
    M18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_uart_tx/tx_pin_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.440ns (64.949%)  route 0.777ns (35.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    J19                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.897    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.923 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=2367, routed)        0.578     1.500    u_uart_tx/sys_clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  u_uart_tx/tx_pin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.664 r  u_uart_tx/tx_pin_reg/Q
                         net (fo=1, routed)           0.777     2.442    uart_tx_OBUF
    V2                   OBUF (Prop_obuf_I_O)         1.276     3.717 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.717    uart_tx
    V2                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





