{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677463830338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677463830339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 03:10:30 2023 " "Processing started: Mon Feb 27 03:10:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677463830339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677463830339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARP -c ARP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677463830339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677463831272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARP " "Found entity 1: ARP" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_8 " "Found entity 1: add_8" {  } { { "arithmetic/add_8.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "arithmetic/add_16.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_32 " "Found entity 1: add_32" {  } { { "arithmetic/add_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_sub_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_sub_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_32 " "Found entity 1: add_sub_32" {  } { { "arithmetic/add_sub_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_sub_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/xor32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/xor32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "arithmetic/xor32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/xor32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/or32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/or32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "arithmetic/or32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/or32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/and32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/and32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "arithmetic/and32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/and32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shftl32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shftl32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shftl32 " "Found entity 1: shftl32" {  } { { "arithmetic/shftl32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft16l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft16l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft16l32 " "Found entity 1: shft16l32" {  } { { "arithmetic/shft16l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft16l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft8l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft8l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft8l32 " "Found entity 1: shft8l32" {  } { { "arithmetic/shft8l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft8l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft4l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft4l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft4l32 " "Found entity 1: shft4l32" {  } { { "arithmetic/shft4l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft4l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft2l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft2l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft2l32 " "Found entity 1: shft2l32" {  } { { "arithmetic/shft2l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft2l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft1l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft1l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft1l32 " "Found entity 1: shft1l32" {  } { { "arithmetic/shft1l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft1l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shftr32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shftr32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shftr32 " "Found entity 1: shftr32" {  } { { "arithmetic/shftr32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft16r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft16r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft16r32 " "Found entity 1: shft16r32" {  } { { "arithmetic/shft16r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft16r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft8r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft8r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft8r32 " "Found entity 1: shft8r32" {  } { { "arithmetic/shft8r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft8r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft4r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft4r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft4r32 " "Found entity 1: shft4r32" {  } { { "arithmetic/shft4r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft4r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft2r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft2r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft2r32 " "Found entity 1: shft2r32" {  } { { "arithmetic/shft2r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft2r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft1r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft1r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft1r32 " "Found entity 1: shft1r32" {  } { { "arithmetic/shft1r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft1r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp4 " "Found entity 1: cmp4" {  } { { "arithmetic/cmp4.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp8 " "Found entity 1: cmp8" {  } { { "arithmetic/cmp8.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp16 " "Found entity 1: cmp16" {  } { { "arithmetic/cmp16.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32 " "Found entity 1: cmp32" {  } { { "arithmetic/cmp32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32s " "Found entity 1: cmp32s" {  } { { "arithmetic/cmp32s.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/slt32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/slt32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "arithmetic/slt32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/sltu32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/sltu32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sltu32 " "Found entity 1: sltu32" {  } { { "arithmetic/sltu32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/sltu32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext8_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext8_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext8_32 " "Found entity 1: signext8_32" {  } { { "arithmetic/signext8_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext8_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext12_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext12_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext12_32 " "Found entity 1: signext12_32" {  } { { "arithmetic/signext12_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext12_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext14_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext14_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext14_32 " "Found entity 1: signext14_32" {  } { { "arithmetic/signext14_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext14_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext16_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext16_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext16_32 " "Found entity 1: signext16_32" {  } { { "arithmetic/signext16_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext16_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext20_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext20_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext20_32 " "Found entity 1: signext20_32" {  } { { "arithmetic/signext20_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext20_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext21_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext21_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext21_32 " "Found entity 1: signext21_32" {  } { { "arithmetic/signext21_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext21_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/signext22_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/signext22_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signext22_32 " "Found entity 1: signext22_32" {  } { { "arithmetic/signext22_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/signext22_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/zeroext8_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/zeroext8_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zeroext8_32 " "Found entity 1: zeroext8_32" {  } { { "arithmetic/zeroext8_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/zeroext8_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/zeroext16_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/zeroext16_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zeroext16_32 " "Found entity 1: zeroext16_32" {  } { { "arithmetic/zeroext16_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/zeroext16_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/cd4_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/cd4_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cd4_2 " "Found entity 1: cd4_2" {  } { { "logic/cd4_2.bdf" "" { Schematic "C:/projects/ARP/logic/cd4_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/dc2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/dc2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc2_4 " "Found entity 1: dc2_4" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/dc3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/dc3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc3_8 " "Found entity 1: dc3_8" {  } { { "logic/dc3_8.bdf" "" { Schematic "C:/projects/ARP/logic/dc3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_1b " "Found entity 1: mx2_1b" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_32b " "Found entity 1: mx2_32b" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_4b " "Found entity 1: mx4_4b" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_32b " "Found entity 1: mx4_32b" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx8_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx8_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx8_32b " "Found entity 1: mx8_32b" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg1_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg1_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1_ld_clr " "Found entity 1: reg1_ld_clr" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg1_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg1_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1_ld_clr_inc " "Found entity 1: reg1_ld_clr_inc" {  } { { "registers/reg1_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg4_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg4_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_ld_clr " "Found entity 1: reg4_ld_clr" {  } { { "registers/reg4_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg4_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg8_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg8_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_ld_clr " "Found entity 1: reg8_ld_clr" {  } { { "registers/reg8_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg8_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg10_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg10_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg10_ld_clr_inc " "Found entity 1: reg10_ld_clr_inc" {  } { { "registers/reg10_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg10_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg11_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg11_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg11_ld_clr_inc " "Found entity 1: reg11_ld_clr_inc" {  } { { "registers/reg11_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg11_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg16_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg16_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_ld_clr " "Found entity 1: reg16_ld_clr" {  } { { "registers/reg16_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg16_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg20_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg20_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg20_ld_clr " "Found entity 1: reg20_ld_clr" {  } { { "registers/reg20_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg20_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg32_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg32_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_ld_clr " "Found entity 1: reg32_ld_clr" {  } { { "registers/reg32_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg32_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/rv32i.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/rv32i.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i " "Found entity 1: rv32i" {  } { { "rv32i/rv32i.bdf" "" { Schematic "C:/projects/ARP/rv32i/rv32i.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rv32i/alu.bdf" "" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/bus_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/bus_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_interface " "Found entity 1: bus_interface" {  } { { "rv32i/bus_interface.bdf" "" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/instrdc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/instrdc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instrdc " "Found entity 1: instrdc" {  } { { "rv32i/instrdc.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrdc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/instrreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/instrreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instrreg " "Found entity 1: instrreg" {  } { { "rv32i/instrreg.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "rv32i/pc.bdf" "" { Schematic "C:/projects/ARP/rv32i/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "rv32i/regfile.bdf" "" { Schematic "C:/projects/ARP/rv32i/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/tc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/tc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tc " "Found entity 1: tc" {  } { { "rv32i/tc.bdf" "" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463831804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463831804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832703 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dif.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dif.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dif " "Found entity 1: dif" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hva " "Found entity 1: vga_hva" {  } { { "gpu/vga_hva.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hfp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hfp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hfp " "Found entity 1: vga_hfp" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hsp " "Found entity 1: vga_hsp" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hbp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hbp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hbp " "Found entity 1: vga_hbp" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vva " "Found entity 1: vga_vva" {  } { { "gpu/vga_vva.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vfp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vfp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vfp " "Found entity 1: vga_vfp" {  } { { "gpu/vga_vfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vfp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vsp " "Found entity 1: vga_vsp" {  } { { "gpu/vga_vsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vbp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vbp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vbp " "Found entity 1: vga_vbp" {  } { { "gpu/vga_vbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vbp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/zero32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/zero32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero32 " "Found entity 1: zero32" {  } { { "constants/zero32.bdf" "" { Schematic "C:/projects/ARP/constants/zero32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/true32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/true32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 true32 " "Found entity 1: true32" {  } { { "constants/true32.bdf" "" { Schematic "C:/projects/ARP/constants/true32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_12b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_12b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_12b " "Found entity 1: mx4_12b" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_3b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_3b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_3b " "Found entity 1: mx2_3b" {  } { { "logic/mx2_3b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_3b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft12l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft12l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft12l32 " "Found entity 1: shft12l32" {  } { { "arithmetic/shft12l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft12l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulations/rv32i_debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simulations/rv32i_debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_debug " "Found entity 1: rv32i_debug" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463832794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677463832794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32i_debug " "Elaborating entity \"rv32i_debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677463832920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_interface bus_interface:inst7 " "Elaborating entity \"bus_interface\" for hierarchy \"bus_interface:inst7\"" {  } { { "simulations/rv32i_debug.bdf" "inst7" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 16 192 1600 176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463832975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_32 bus_interface:inst7\|add_32:inst " "Elaborating entity \"add_32\" for hierarchy \"bus_interface:inst7\|add_32:inst\"" {  } { { "rv32i/bus_interface.bdf" "inst" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 24 544 688 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463832980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 bus_interface:inst7\|add_32:inst\|add_16:inst1 " "Elaborating entity \"add_16\" for hierarchy \"bus_interface:inst7\|add_32:inst\|add_16:inst1\"" {  } { { "arithmetic/add_32.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/add_32.bdf" { { 280 640 784 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463832988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1 " "Elaborating entity \"add_8\" for hierarchy \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\"" {  } { { "arithmetic/add_16.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/add_16.bdf" { { 280 360 488 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463832992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9 " "Elaborating entity \"add_1\" for hierarchy \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\"" {  } { { "arithmetic/add_8.bdf" "inst9" { Schematic "C:/projects/ARP/arithmetic/add_8.bdf" { { 200 1480 1576 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463832996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext12_32 bus_interface:inst7\|signext12_32:inst6 " "Elaborating entity \"signext12_32\" for hierarchy \"bus_interface:inst7\|signext12_32:inst6\"" {  } { { "rv32i/bus_interface.bdf" "inst6" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 72 352 512 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx8_32b bus_interface:inst7\|mx8_32b:inst11 " "Elaborating entity \"mx8_32b\" for hierarchy \"bus_interface:inst7\|mx8_32b:inst11\"" {  } { { "rv32i/bus_interface.bdf" "inst11" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 528 544 688 720 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc3_8 bus_interface:inst7\|mx8_32b:inst11\|dc3_8:inst " "Elaborating entity \"dc3_8\" for hierarchy \"bus_interface:inst7\|mx8_32b:inst11\|dc3_8:inst\"" {  } { { "logic/mx8_32b.bdf" "inst" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 224 928 1024 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc2_4 bus_interface:inst7\|mx8_32b:inst11\|dc3_8:inst\|dc2_4:inst " "Elaborating entity \"dc2_4\" for hierarchy \"bus_interface:inst7\|mx8_32b:inst11\|dc3_8:inst\|dc2_4:inst\"" {  } { { "logic/dc3_8.bdf" "inst" { Schematic "C:/projects/ARP/logic/dc3_8.bdf" { { 32 336 432 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext8_32 bus_interface:inst7\|signext8_32:inst9 " "Elaborating entity \"signext8_32\" for hierarchy \"bus_interface:inst7\|signext8_32:inst9\"" {  } { { "rv32i/bus_interface.bdf" "inst9" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 256 808 960 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext16_32 bus_interface:inst7\|signext16_32:inst10 " "Elaborating entity \"signext16_32\" for hierarchy \"bus_interface:inst7\|signext16_32:inst10\"" {  } { { "rv32i/bus_interface.bdf" "inst10" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 368 800 960 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroext8_32 bus_interface:inst7\|zeroext8_32:inst15 " "Elaborating entity \"zeroext8_32\" for hierarchy \"bus_interface:inst7\|zeroext8_32:inst15\"" {  } { { "rv32i/bus_interface.bdf" "inst15" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 496 808 960 592 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroext16_32 bus_interface:inst7\|zeroext16_32:inst8 " "Elaborating entity \"zeroext16_32\" for hierarchy \"bus_interface:inst7\|zeroext16_32:inst8\"" {  } { { "rv32i/bus_interface.bdf" "inst8" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 624 800 960 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx4_32b bus_interface:inst7\|mx4_32b:inst1 " "Elaborating entity \"mx4_32b\" for hierarchy \"bus_interface:inst7\|mx4_32b:inst1\"" {  } { { "rv32i/bus_interface.bdf" "inst1" { Schematic "C:/projects/ARP/rv32i/bus_interface.bdf" { { 384 544 688 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tc tc:inst9 " "Elaborating entity \"tc\" for hierarchy \"tc:inst9\"" {  } { { "simulations/rv32i_debug.bdf" "inst9" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 744 192 1600 944 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1_ld_clr_inc tc:inst9\|reg1_ld_clr_inc:inst5 " "Elaborating entity \"reg1_ld_clr_inc\" for hierarchy \"tc:inst9\|reg1_ld_clr_inc:inst5\"" {  } { { "rv32i/tc.bdf" "inst5" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 336 -328 -216 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrdc tc:inst9\|instrdc:inst " "Elaborating entity \"instrdc\" for hierarchy \"tc:inst9\|instrdc:inst\"" {  } { { "rv32i/tc.bdf" "inst" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 128 -368 -192 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833162 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "rv32i/instrdc.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrdc.bdf" { { 208 784 816 256 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1677463833163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_32b tc:inst9\|mx2_32b:inst2 " "Elaborating entity \"mx2_32b\" for hierarchy \"tc:inst9\|mx2_32b:inst2\"" {  } { { "rv32i/tc.bdf" "inst2" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 1144 576 720 1240 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft12l32 tc:inst9\|shft12l32:inst12 " "Elaborating entity \"shft12l32\" for hierarchy \"tc:inst9\|shft12l32:inst12\"" {  } { { "rv32i/tc.bdf" "inst12" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 984 208 352 1080 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft4l32 tc:inst9\|shft12l32:inst12\|shft4l32:inst2 " "Elaborating entity \"shft4l32\" for hierarchy \"tc:inst9\|shft12l32:inst12\|shft4l32:inst2\"" {  } { { "arithmetic/shft12l32.bdf" "inst2" { Schematic "C:/projects/ARP/arithmetic/shft12l32.bdf" { { 280 536 680 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft8l32 tc:inst9\|shft12l32:inst12\|shft8l32:inst " "Elaborating entity \"shft8l32\" for hierarchy \"tc:inst9\|shft12l32:inst12\|shft8l32:inst\"" {  } { { "arithmetic/shft12l32.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/shft12l32.bdf" { { 280 376 520 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constants/pcinc32.bdf 1 1 " "Using design file constants/pcinc32.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pcinc32 " "Found entity 1: pcinc32" {  } { { "pcinc32.bdf" "" { Schematic "c:/projects/arp/constants/pcinc32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463833326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1677463833326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcinc32 tc:inst9\|pcinc32:inst15 " "Elaborating entity \"pcinc32\" for hierarchy \"tc:inst9\|pcinc32:inst15\"" {  } { { "rv32i/tc.bdf" "inst15" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 1064 72 192 1160 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd4_2 tc:inst9\|cd4_2:inst16 " "Elaborating entity \"cd4_2\" for hierarchy \"tc:inst9\|cd4_2:inst16\"" {  } { { "rv32i/tc.bdf" "inst16" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 872 440 536 1000 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx4_12b tc:inst9\|mx4_12b:inst4 " "Elaborating entity \"mx4_12b\" for hierarchy \"tc:inst9\|mx4_12b:inst4\"" {  } { { "rv32i/tc.bdf" "inst4" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 840 208 352 968 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_3b tc:inst9\|mx2_3b:inst7 " "Elaborating entity \"mx2_3b\" for hierarchy \"tc:inst9\|mx2_3b:inst7\"" {  } { { "rv32i/tc.bdf" "inst7" { Schematic "C:/projects/ARP/rv32i/tc.bdf" { { 824 760 888 920 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst2 " "Elaborating entity \"alu\" for hierarchy \"alu:inst2\"" {  } { { "simulations/rv32i_debug.bdf" "inst2" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 288 1384 1552 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_32 alu:inst2\|add_sub_32:inst2 " "Elaborating entity \"add_sub_32\" for hierarchy \"alu:inst2\|add_sub_32:inst2\"" {  } { { "rv32i/alu.bdf" "inst2" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { -88 648 792 8 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shftl32 alu:inst2\|shftl32:inst14 " "Elaborating entity \"shftl32\" for hierarchy \"alu:inst2\|shftl32:inst14\"" {  } { { "rv32i/alu.bdf" "inst14" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 24 648 792 120 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft16l32 alu:inst2\|shftl32:inst14\|shft16l32:inst " "Elaborating entity \"shft16l32\" for hierarchy \"alu:inst2\|shftl32:inst14\|shft16l32:inst\"" {  } { { "arithmetic/shftl32.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { { 64 616 760 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft2l32 alu:inst2\|shftl32:inst14\|shft2l32:inst4 " "Elaborating entity \"shft2l32\" for hierarchy \"alu:inst2\|shftl32:inst14\|shft2l32:inst4\"" {  } { { "arithmetic/shftl32.bdf" "inst4" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { { 448 616 760 544 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft1l32 alu:inst2\|shftl32:inst14\|shft1l32:inst5 " "Elaborating entity \"shft1l32\" for hierarchy \"alu:inst2\|shftl32:inst14\|shft1l32:inst5\"" {  } { { "arithmetic/shftl32.bdf" "inst5" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { { 576 616 760 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt32 alu:inst2\|slt32:inst1 " "Elaborating entity \"slt32\" for hierarchy \"alu:inst2\|slt32:inst1\"" {  } { { "rv32i/alu.bdf" "inst1" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 136 648 792 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp32s alu:inst2\|slt32:inst1\|cmp32s:inst1 " "Elaborating entity \"cmp32s\" for hierarchy \"alu:inst2\|slt32:inst1\|cmp32s:inst1\"" {  } { { "arithmetic/slt32.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { { 192 840 936 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp32 alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst " "Elaborating entity \"cmp32\" for hierarchy \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\"" {  } { { "arithmetic/cmp32s.bdf" "inst" { Schematic "C:/projects/ARP/arithmetic/cmp32s.bdf" { { 240 912 1024 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp16 alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1 " "Elaborating entity \"cmp16\" for hierarchy \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\"" {  } { { "arithmetic/cmp32.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/cmp32.bdf" { { 448 1136 1248 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp8 alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3 " "Elaborating entity \"cmp8\" for hierarchy \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\"" {  } { { "arithmetic/cmp16.bdf" "inst3" { Schematic "C:/projects/ARP/arithmetic/cmp16.bdf" { { 384 584 680 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp4 alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1 " "Elaborating entity \"cmp4\" for hierarchy \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\"" {  } { { "arithmetic/cmp8.bdf" "inst1" { Schematic "C:/projects/ARP/arithmetic/cmp8.bdf" { { 280 488 584 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_1b alu:inst2\|slt32:inst1\|cmp32s:inst1\|mx2_1b:inst12 " "Elaborating entity \"mx2_1b\" for hierarchy \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|mx2_1b:inst12\"" {  } { { "arithmetic/cmp32s.bdf" "inst12" { Schematic "C:/projects/ARP/arithmetic/cmp32s.bdf" { { 304 1152 1248 400 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero32 alu:inst2\|slt32:inst1\|zero32:inst6 " "Elaborating entity \"zero32\" for hierarchy \"alu:inst2\|slt32:inst1\|zero32:inst6\"" {  } { { "arithmetic/slt32.bdf" "inst6" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { { 296 824 936 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "true32 alu:inst2\|slt32:inst1\|true32:inst7 " "Elaborating entity \"true32\" for hierarchy \"alu:inst2\|slt32:inst1\|true32:inst7\"" {  } { { "arithmetic/slt32.bdf" "inst7" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { { 400 824 936 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sltu32 alu:inst2\|sltu32:inst4 " "Elaborating entity \"sltu32\" for hierarchy \"alu:inst2\|sltu32:inst4\"" {  } { { "rv32i/alu.bdf" "inst4" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 248 648 792 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor32 alu:inst2\|xor32:inst3 " "Elaborating entity \"xor32\" for hierarchy \"alu:inst2\|xor32:inst3\"" {  } { { "rv32i/alu.bdf" "inst3" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 360 648 792 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shftr32 alu:inst2\|shftr32:inst15 " "Elaborating entity \"shftr32\" for hierarchy \"alu:inst2\|shftr32:inst15\"" {  } { { "rv32i/alu.bdf" "inst15" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 472 648 792 568 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft16r32 alu:inst2\|shftr32:inst15\|shft16r32:inst5 " "Elaborating entity \"shft16r32\" for hierarchy \"alu:inst2\|shftr32:inst15\|shft16r32:inst5\"" {  } { { "arithmetic/shftr32.bdf" "inst5" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 176 840 984 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft8r32 alu:inst2\|shftr32:inst15\|shft8r32:inst8 " "Elaborating entity \"shft8r32\" for hierarchy \"alu:inst2\|shftr32:inst15\|shft8r32:inst8\"" {  } { { "arithmetic/shftr32.bdf" "inst8" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 304 840 984 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft4r32 alu:inst2\|shftr32:inst15\|shft4r32:inst12 " "Elaborating entity \"shft4r32\" for hierarchy \"alu:inst2\|shftr32:inst15\|shft4r32:inst12\"" {  } { { "arithmetic/shftr32.bdf" "inst12" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 432 840 984 528 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft2r32 alu:inst2\|shftr32:inst15\|shft2r32:inst13 " "Elaborating entity \"shft2r32\" for hierarchy \"alu:inst2\|shftr32:inst15\|shft2r32:inst13\"" {  } { { "arithmetic/shftr32.bdf" "inst13" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 560 840 984 656 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shft1r32 alu:inst2\|shftr32:inst15\|shft1r32:inst14 " "Elaborating entity \"shft1r32\" for hierarchy \"alu:inst2\|shftr32:inst15\|shft1r32:inst14\"" {  } { { "arithmetic/shftr32.bdf" "inst14" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { { 688 840 984 784 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 alu:inst2\|or32:inst13 " "Elaborating entity \"or32\" for hierarchy \"alu:inst2\|or32:inst13\"" {  } { { "rv32i/alu.bdf" "inst13" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 584 648 792 680 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 alu:inst2\|and32:inst16 " "Elaborating entity \"and32\" for hierarchy \"alu:inst2\|and32:inst16\"" {  } { { "rv32i/alu.bdf" "inst16" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { { 696 648 792 792 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst3 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst3\"" {  } { { "simulations/rv32i_debug.bdf" "inst3" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 288 688 1048 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_ld_clr regfile:inst3\|reg32_ld_clr:inst " "Elaborating entity \"reg32_ld_clr\" for hierarchy \"regfile:inst3\|reg32_ld_clr:inst\"" {  } { { "rv32i/regfile.bdf" "inst" { Schematic "C:/projects/ARP/rv32i/regfile.bdf" { { 16 416 592 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16_ld_clr regfile:inst3\|reg32_ld_clr:inst\|reg16_ld_clr:inst " "Elaborating entity \"reg16_ld_clr\" for hierarchy \"regfile:inst3\|reg32_ld_clr:inst\|reg16_ld_clr:inst\"" {  } { { "registers/reg32_ld_clr.bdf" "inst" { Schematic "C:/projects/ARP/registers/reg32_ld_clr.bdf" { { 160 376 552 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_ld_clr regfile:inst3\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1 " "Elaborating entity \"reg8_ld_clr\" for hierarchy \"regfile:inst3\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\"" {  } { { "registers/reg16_ld_clr.bdf" "inst1" { Schematic "C:/projects/ARP/registers/reg16_ld_clr.bdf" { { 168 616 776 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1_ld_clr regfile:inst3\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst " "Elaborating entity \"reg1_ld_clr\" for hierarchy \"regfile:inst3\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\"" {  } { { "registers/reg8_ld_clr.bdf" "inst" { Schematic "C:/projects/ARP/registers/reg8_ld_clr.bdf" { { 136 592 704 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463833776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrreg instrreg:inst8 " "Elaborating entity \"instrreg\" for hierarchy \"instrreg:inst8\"" {  } { { "simulations/rv32i_debug.bdf" "inst8" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 288 496 672 480 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463836792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst6 " "Elaborating entity \"pc\" for hierarchy \"pc:inst6\"" {  } { { "simulations/rv32i_debug.bdf" "inst6" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 288 320 480 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463836896 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "rv32i/pc.bdf" "" { Schematic "C:/projects/ARP/rv32i/pc.bdf" { { 696 520 536 696 "IR\[31..0\]" "" } { 632 536 552 632 "IR\[31..20\]" "" } { 408 536 536 520 "" "" } { 520 536 536 632 "" "" } { 632 536 536 696 "" "" } { 408 536 552 408 "IR\[31\],IR\[7\],IR\[30..25\],IR\[11..8\],0,0" "" } { 520 536 552 520 "0,IR\[31\],IR\[19..12\],IR\[20\],IR\[30..21\],0" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1677463836900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext14_32 pc:inst6\|signext14_32:inst18 " "Elaborating entity \"signext14_32\" for hierarchy \"pc:inst6\|signext14_32:inst18\"" {  } { { "rv32i/pc.bdf" "inst18" { Schematic "C:/projects/ARP/rv32i/pc.bdf" { { 376 552 712 472 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463837166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext22_32 pc:inst6\|signext22_32:inst19 " "Elaborating entity \"signext22_32\" for hierarchy \"pc:inst6\|signext22_32:inst19\"" {  } { { "rv32i/pc.bdf" "inst19" { Schematic "C:/projects/ARP/rv32i/pc.bdf" { { 488 552 712 584 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463837250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rv32i/branch_alu.bdf 1 1 " "Using design file rv32i/branch_alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 branch_alu " "Found entity 1: branch_alu" {  } { { "branch_alu.bdf" "" { Schematic "c:/projects/arp/rv32i/branch_alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463837378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1677463837378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_alu branch_alu:inst " "Elaborating entity \"branch_alu\" for hierarchy \"branch_alu:inst\"" {  } { { "simulations/rv32i_debug.bdf" "inst" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 536 920 1112 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463837386 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic/mx8_1b.bdf 1 1 " "Using design file logic/mx8_1b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mx8_1b " "Found entity 1: mx8_1b" {  } { { "mx8_1b.bdf" "" { Schematic "c:/projects/arp/logic/mx8_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677463837424 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1677463837424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx8_1b branch_alu:inst\|mx8_1b:inst3 " "Elaborating entity \"mx8_1b\" for hierarchy \"branch_alu:inst\|mx8_1b:inst3\"" {  } { { "branch_alu.bdf" "inst3" { Schematic "c:/projects/arp/rv32i/branch_alu.bdf" { { 216 616 808 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463837431 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[31\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[31\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[30\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[30\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[29\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[29\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[28\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[28\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[27\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[27\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[26\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[26\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[25\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[25\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[24\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[24\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[23\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[23\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[22\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[22\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[21\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[21\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[20\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[20\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[19\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[19\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[18\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[18\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[17\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[17\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[16\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[16\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[15\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[15\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[14\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[14\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[13\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[13\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[12\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[12\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[11\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[11\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[10\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[10\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[9\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[9\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[8\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[8\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[7\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[7\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[6\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[6\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[5\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[5\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[4\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[4\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[3\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[3\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[2\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[2\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[1\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[1\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"pc:inst6\|mx4_32b:inst9\|O\[0\]\" " "Converted tri-state node \"pc:inst6\|mx4_32b:inst9\|O\[0\]\" into a selector" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { { 224 616 680 272 "inst6" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_3b:inst7\|O\[2\]\" " "Converted tri-state node \"tc:inst9\|mx2_3b:inst7\|O\[2\]\" into a selector" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { { 176 496 560 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[31\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[31\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[30\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[30\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[29\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[29\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[28\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[28\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[27\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[27\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[26\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[26\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[25\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[25\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[24\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[24\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[23\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[23\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[22\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[22\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[21\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[21\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[20\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[20\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[19\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[19\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[18\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[18\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[17\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[17\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[16\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[16\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[15\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[15\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[14\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[14\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[13\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[13\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[12\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[12\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[11\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[11\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[10\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[10\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[9\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[9\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[8\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[8\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[7\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[7\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[6\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[6\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[5\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[5\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[4\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[4\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[3\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[3\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[2\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[2\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[1\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[1\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 96 384 448 144 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"tc:inst9\|mx2_32b:inst14\|O\[0\]\" " "Converted tri-state node \"tc:inst9\|mx2_32b:inst14\|O\[0\]\" into a selector" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { { 232 512 576 280 "inst4" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1677463840508 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1677463840508 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[11\] offs\[11\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[11\]\" to the node \"offs\[11\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[10\] offs\[10\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[10\]\" to the node \"offs\[10\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[9\] offs\[9\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[9\]\" to the node \"offs\[9\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[8\] offs\[8\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[8\]\" to the node \"offs\[8\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[7\] offs\[7\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[7\]\" to the node \"offs\[7\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[6\] offs\[6\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[6\]\" to the node \"offs\[6\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[5\] offs\[5\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[5\]\" to the node \"offs\[5\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[4\] offs\[4\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[4\]\" to the node \"offs\[4\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[3\] offs\[3\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[3\]\" to the node \"offs\[3\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[2\] offs\[2\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[2\]\" to the node \"offs\[2\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[1\] offs\[1\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[1\]\" to the node \"offs\[1\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "tc:inst9\|mx4_12b:inst4\|inst3\[0\] offs\[0\] " "Removed fan-out from the always-disabled I/O buffer \"tc:inst9\|mx4_12b:inst4\|inst3\[0\]\" to the node \"offs\[0\]\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 352 824 872 384 "inst3" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[31\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[31\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[31\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[31\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[28\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[28\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[28\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[28\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[26\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[26\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[26\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[26\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[24\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[24\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[24\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[24\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[22\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[22\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[22\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[22\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[20\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[20\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[20\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[20\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[18\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[18\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[18\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[18\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[16\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[16\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[16\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[16\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[14\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[14\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[14\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[14\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[12\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[12\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[12\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[12\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[10\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[10\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[10\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[10\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[8\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[8\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[8\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[8\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[6\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[6\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[6\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[6\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[4\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[4\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[4\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[4\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[2\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[2\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[2\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[2\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[0\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[0\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[0\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[0\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[1\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[1\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[1\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[1\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[3\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[3\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[3\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[3\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[5\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[5\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[5\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[5\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[7\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[7\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[7\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[7\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[9\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[9\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[9\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[9\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[11\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[11\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[11\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[11\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[13\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[13\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[13\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[13\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[15\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[15\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[15\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[15\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[17\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[17\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[17\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[17\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[19\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[19\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[19\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[19\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[21\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[21\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[21\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[21\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[23\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[23\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[23\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[23\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[25\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[25\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[25\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[25\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[27\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[27\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[27\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[27\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[29\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[29\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[29\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[29\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "mx2_32b:inst5\|inst1\[30\] alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[30\] " "Removed fan-out from the always-disabled I/O buffer \"mx2_32b:inst5\|inst1\[30\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[30\]\"" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677463845720 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1677463845720 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[31\] alu:inst2\|slt32:inst1\|cmp32s:inst1\|inst1 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[31\]\" to the node \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|inst1\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[28\] alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[28\]\" to the node \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[26\] alu:inst2\|xor32:inst3\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[26\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[24\] alu:inst2\|xor32:inst3\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[24\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[22\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[22\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[20\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[20\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[18\] alu:inst2\|xor32:inst3\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[18\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[16\] alu:inst2\|xor32:inst3\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[16\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[14\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[14\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[12\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[12\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[10\] alu:inst2\|xor32:inst3\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[10\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[8\] alu:inst2\|xor32:inst3\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[8\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[6\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[6\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[4\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[4\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[2\] alu:inst2\|xor32:inst3\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[2\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[0\] alu:inst2\|xor32:inst3\|inst\[0\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[0\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[0\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[1\] alu:inst2\|xor32:inst3\|inst\[1\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[1\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[1\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[3\] alu:inst2\|xor32:inst3\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[3\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[5\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[5\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[7\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[7\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[9\] alu:inst2\|xor32:inst3\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[9\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[11\] alu:inst2\|xor32:inst3\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[11\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[13\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[13\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[15\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[15\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[17\] alu:inst2\|xor32:inst3\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[17\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[19\] alu:inst2\|xor32:inst3\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[19\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[21\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[21\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[23\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[23\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[25\] alu:inst2\|xor32:inst3\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[25\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[27\] alu:inst2\|xor32:inst3\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[27\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[29\] alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[29\]\" to the node \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst5\|inst\[30\] alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst5\|inst\[30\]\" to the node \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845725 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1677463845725 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[31\] alu:inst2\|mx8_32b:inst\|inst7\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[31\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[31\] alu:inst2\|mx8_32b:inst\|inst3\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[31\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[31\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[31\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\|inst2\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[30\] alu:inst2\|mx8_32b:inst\|inst7\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[30\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[30\] alu:inst2\|mx8_32b:inst\|inst3\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[30\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[29\] alu:inst2\|mx8_32b:inst\|inst7\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[29\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[29\] alu:inst2\|mx8_32b:inst\|inst3\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[29\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[28\] alu:inst2\|mx8_32b:inst\|inst7\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[28\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[28\] alu:inst2\|mx8_32b:inst\|inst3\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[28\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[27\] alu:inst2\|mx8_32b:inst\|inst7\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[27\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[27\] alu:inst2\|mx8_32b:inst\|inst3\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[27\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[26\] alu:inst2\|mx8_32b:inst\|inst7\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[26\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[26\] alu:inst2\|mx8_32b:inst\|inst3\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[26\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[25\] alu:inst2\|mx8_32b:inst\|inst7\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[25\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[25\] alu:inst2\|mx8_32b:inst\|inst3\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[25\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[24\] alu:inst2\|mx8_32b:inst\|inst7\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[24\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[24\] alu:inst2\|mx8_32b:inst\|inst3\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[24\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[23\] alu:inst2\|mx8_32b:inst\|inst7\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[23\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[23\] alu:inst2\|mx8_32b:inst\|inst3\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[23\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[22\] alu:inst2\|mx8_32b:inst\|inst7\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[22\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[22\] alu:inst2\|mx8_32b:inst\|inst3\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[22\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[21\] alu:inst2\|mx8_32b:inst\|inst7\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[21\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[21\] alu:inst2\|mx8_32b:inst\|inst3\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[21\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[20\] alu:inst2\|mx8_32b:inst\|inst7\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[20\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[20\] alu:inst2\|mx8_32b:inst\|inst3\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[20\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[19\] alu:inst2\|mx8_32b:inst\|inst7\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[19\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[19\] alu:inst2\|mx8_32b:inst\|inst3\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[19\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[18\] alu:inst2\|mx8_32b:inst\|inst7\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[18\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[18\] alu:inst2\|mx8_32b:inst\|inst3\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[18\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[17\] alu:inst2\|mx8_32b:inst\|inst7\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[17\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[17\] alu:inst2\|mx8_32b:inst\|inst3\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[17\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[16\] alu:inst2\|mx8_32b:inst\|inst7\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[16\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[16\] alu:inst2\|mx8_32b:inst\|inst3\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[16\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[15\] alu:inst2\|mx8_32b:inst\|inst7\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[15\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[15\] alu:inst2\|mx8_32b:inst\|inst3\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[15\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[14\] alu:inst2\|mx8_32b:inst\|inst7\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[14\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[14\] alu:inst2\|mx8_32b:inst\|inst3\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[14\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[13\] alu:inst2\|mx8_32b:inst\|inst7\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[13\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[13\] alu:inst2\|mx8_32b:inst\|inst3\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[13\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[12\] alu:inst2\|mx8_32b:inst\|inst7\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[12\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[12\] alu:inst2\|mx8_32b:inst\|inst3\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[12\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[11\] alu:inst2\|mx8_32b:inst\|inst7\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[11\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[11\] alu:inst2\|mx8_32b:inst\|inst3\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[11\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[10\] alu:inst2\|mx8_32b:inst\|inst7\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[10\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[10\] alu:inst2\|mx8_32b:inst\|inst3\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[10\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[9\] alu:inst2\|mx8_32b:inst\|inst7\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[9\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[9\] alu:inst2\|mx8_32b:inst\|inst3\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[9\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[8\] alu:inst2\|mx8_32b:inst\|inst7\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[8\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[8\] alu:inst2\|mx8_32b:inst\|inst3\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[8\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[7\] alu:inst2\|mx8_32b:inst\|inst7\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[7\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[7\] alu:inst2\|mx8_32b:inst\|inst3\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[7\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[6\] alu:inst2\|mx8_32b:inst\|inst7\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[6\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[6\] alu:inst2\|mx8_32b:inst\|inst3\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[6\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[5\] alu:inst2\|mx8_32b:inst\|inst7\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[5\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[5\] alu:inst2\|mx8_32b:inst\|inst3\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[5\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[4\] alu:inst2\|mx8_32b:inst\|inst7\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[4\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[4\] alu:inst2\|mx8_32b:inst\|inst3\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[4\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[3\] alu:inst2\|mx8_32b:inst\|inst7\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[3\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[3\] alu:inst2\|mx8_32b:inst\|inst3\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[3\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[2\] alu:inst2\|mx8_32b:inst\|inst7\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[2\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[2\] alu:inst2\|mx8_32b:inst\|inst3\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[2\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[1\] alu:inst2\|mx8_32b:inst\|inst7\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[1\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[1\] alu:inst2\|mx8_32b:inst\|inst3\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[1\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[0\] alu:inst2\|mx8_32b:inst\|inst7\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[0\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst7\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[0\] alu:inst2\|mx8_32b:inst\|inst5\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[0\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[0\] alu:inst2\|mx8_32b:inst\|inst4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[0\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[0\] alu:inst2\|mx8_32b:inst\|inst3\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[0\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst3\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst1\[31\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst1\[31\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|slt32:inst1\|cmp32s:inst1\|mx2_1b:inst12\|inst alu:inst2\|mx8_32b:inst\|inst4\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|slt32:inst1\|cmp32s:inst1\|mx2_1b:inst12\|inst\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[0\]\" into a wire" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { { 296 856 904 328 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[31\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[31\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[31\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[31\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[30\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[30\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[0\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[0\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[31\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[31\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[29\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[29\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[30\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[30\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[28\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[28\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[1\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[1\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[0\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[0\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[31\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[31\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[27\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[27\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[29\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[29\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[25\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[25\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[30\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[30\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[26\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[26\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[28\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[28\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[24\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[24\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[3\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[3\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[2\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[2\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[1\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[1\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[0\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[0\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[7\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[7\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[6\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[6\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[5\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[5\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[4\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[4\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[3\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[3\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[2\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[2\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[1\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[1\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[0\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[0\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[31\] base\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[31\]\" to the node \"base\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[30\] base\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[30\]\" to the node \"base\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[29\] base\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[29\]\" to the node \"base\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[28\] base\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[28\]\" to the node \"base\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[27\] base\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[27\]\" to the node \"base\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[26\] base\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[26\]\" to the node \"base\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[25\] base\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[25\]\" to the node \"base\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[24\] base\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[24\]\" to the node \"base\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[23\] base\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[23\]\" to the node \"base\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[22\] base\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[22\]\" to the node \"base\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[21\] base\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[21\]\" to the node \"base\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[20\] base\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[20\]\" to the node \"base\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[19\] base\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[19\]\" to the node \"base\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[18\] base\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[18\]\" to the node \"base\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[17\] base\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[17\]\" to the node \"base\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[16\] base\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[16\]\" to the node \"base\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[15\] base\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[15\]\" to the node \"base\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[14\] base\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[14\]\" to the node \"base\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[13\] base\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[13\]\" to the node \"base\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[12\] base\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[12\]\" to the node \"base\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[11\] base\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[11\]\" to the node \"base\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[10\] base\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[10\]\" to the node \"base\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[9\] base\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[9\]\" to the node \"base\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[8\] base\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[8\]\" to the node \"base\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[7\] base\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[7\]\" to the node \"base\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[6\] base\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[6\]\" to the node \"base\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[5\] base\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[5\]\" to the node \"base\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[4\] base\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[4\]\" to the node \"base\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[3\] base\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[3\]\" to the node \"base\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[2\] base\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[2\]\" to the node \"base\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[1\] base\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[1\]\" to the node \"base\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[0\] base\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[0\]\" to the node \"base\[0\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_3b:inst7\|inst\[1\] LEN\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_3b:inst7\|inst\[1\]\" to the node \"LEN\[1\]\" into a wire" {  } { { "logic/mx2_3b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_3b.bdf" { { 288 824 872 320 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_3b:inst7\|inst\[0\] LEN\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_3b:inst7\|inst\[0\]\" to the node \"LEN\[0\]\" into a wire" {  } { { "logic/mx2_3b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_3b.bdf" { { 288 824 872 320 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tc:inst9\|mx2_32b:inst2\|inst\[31\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\|inst2 " "Converted the fanout from the always-enabled tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[31\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst9\|inst2\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845871 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1677463845871 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[31\] alu:inst2\|mx8_32b:inst\|inst5\[31\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[31\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[31\] alu:inst2\|mx8_32b:inst\|inst4\[31\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[31\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[31\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[30\] alu:inst2\|mx8_32b:inst\|inst5\[30\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[30\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[30\] alu:inst2\|mx8_32b:inst\|inst4\[30\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[30\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[30\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[29\] alu:inst2\|mx8_32b:inst\|inst5\[29\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[29\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[29\] alu:inst2\|mx8_32b:inst\|inst4\[29\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[29\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[29\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[28\] alu:inst2\|mx8_32b:inst\|inst5\[28\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[28\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[28\] alu:inst2\|mx8_32b:inst\|inst4\[28\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[28\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[28\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[27\] alu:inst2\|mx8_32b:inst\|inst5\[27\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[27\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[27\] alu:inst2\|mx8_32b:inst\|inst4\[27\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[27\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[27\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[26\] alu:inst2\|mx8_32b:inst\|inst5\[26\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[26\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[26\] alu:inst2\|mx8_32b:inst\|inst4\[26\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[26\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[26\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[25\] alu:inst2\|mx8_32b:inst\|inst5\[25\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[25\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[25\] alu:inst2\|mx8_32b:inst\|inst4\[25\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[25\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[25\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[24\] alu:inst2\|mx8_32b:inst\|inst5\[24\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[24\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[24\] alu:inst2\|mx8_32b:inst\|inst4\[24\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[24\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[24\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[23\] alu:inst2\|mx8_32b:inst\|inst5\[23\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[23\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[23\] alu:inst2\|mx8_32b:inst\|inst4\[23\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[23\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[23\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[22\] alu:inst2\|mx8_32b:inst\|inst5\[22\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[22\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[22\] alu:inst2\|mx8_32b:inst\|inst4\[22\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[22\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[22\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[21\] alu:inst2\|mx8_32b:inst\|inst5\[21\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[21\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[21\] alu:inst2\|mx8_32b:inst\|inst4\[21\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[21\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[21\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[20\] alu:inst2\|mx8_32b:inst\|inst5\[20\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[20\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[20\] alu:inst2\|mx8_32b:inst\|inst4\[20\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[20\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[20\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[19\] alu:inst2\|mx8_32b:inst\|inst5\[19\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[19\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[19\] alu:inst2\|mx8_32b:inst\|inst4\[19\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[19\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[19\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[18\] alu:inst2\|mx8_32b:inst\|inst5\[18\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[18\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[18\] alu:inst2\|mx8_32b:inst\|inst4\[18\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[18\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[18\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[17\] alu:inst2\|mx8_32b:inst\|inst5\[17\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[17\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[17\] alu:inst2\|mx8_32b:inst\|inst4\[17\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[17\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[17\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[16\] alu:inst2\|mx8_32b:inst\|inst5\[16\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[16\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[16\] alu:inst2\|mx8_32b:inst\|inst4\[16\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[16\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[16\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[15\] alu:inst2\|mx8_32b:inst\|inst5\[15\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[15\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[15\] alu:inst2\|mx8_32b:inst\|inst4\[15\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[15\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[15\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[14\] alu:inst2\|mx8_32b:inst\|inst5\[14\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[14\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[14\] alu:inst2\|mx8_32b:inst\|inst4\[14\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[14\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[14\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[13\] alu:inst2\|mx8_32b:inst\|inst5\[13\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[13\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[13\] alu:inst2\|mx8_32b:inst\|inst4\[13\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[13\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[13\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[12\] alu:inst2\|mx8_32b:inst\|inst5\[12\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[12\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[12\] alu:inst2\|mx8_32b:inst\|inst4\[12\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[12\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[12\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845887 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[11\] alu:inst2\|mx8_32b:inst\|inst5\[11\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[11\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[11\] alu:inst2\|mx8_32b:inst\|inst4\[11\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[11\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[11\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[10\] alu:inst2\|mx8_32b:inst\|inst5\[10\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[10\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[10\] alu:inst2\|mx8_32b:inst\|inst4\[10\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[10\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[10\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[9\] alu:inst2\|mx8_32b:inst\|inst5\[9\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[9\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[9\] alu:inst2\|mx8_32b:inst\|inst4\[9\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[9\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[9\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[8\] alu:inst2\|mx8_32b:inst\|inst5\[8\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[8\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[8\] alu:inst2\|mx8_32b:inst\|inst4\[8\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[8\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[8\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[7\] alu:inst2\|mx8_32b:inst\|inst5\[7\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[7\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[7\] alu:inst2\|mx8_32b:inst\|inst4\[7\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[7\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[7\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[6\] alu:inst2\|mx8_32b:inst\|inst5\[6\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[6\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[6\] alu:inst2\|mx8_32b:inst\|inst4\[6\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[6\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[6\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[5\] alu:inst2\|mx8_32b:inst\|inst5\[5\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[5\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[5\] alu:inst2\|mx8_32b:inst\|inst4\[5\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[5\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[5\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[4\] alu:inst2\|mx8_32b:inst\|inst5\[4\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[4\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[4\] alu:inst2\|mx8_32b:inst\|inst4\[4\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[4\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[4\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[3\] alu:inst2\|mx8_32b:inst\|inst5\[3\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[3\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[3\] alu:inst2\|mx8_32b:inst\|inst4\[3\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[3\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[3\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[2\] alu:inst2\|mx8_32b:inst\|inst5\[2\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[2\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[2\] alu:inst2\|mx8_32b:inst\|inst4\[2\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[2\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[2\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[1\] alu:inst2\|mx8_32b:inst\|inst5\[1\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|sltu32:inst4\|mx2_32b:inst\|inst\[1\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst5\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[1\] alu:inst2\|mx8_32b:inst\|inst4\[1\] " "Converted the fanout from the open-drain buffer \"alu:inst2\|slt32:inst1\|mx2_32b:inst\|inst\[1\]\" to the node \"alu:inst2\|mx8_32b:inst\|inst4\[1\]\" into a wire" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1677463845888 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1677463845887 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[6\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[6\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[5\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[5\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[4\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[4\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[3\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[3\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[2\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[2\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[1\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[1\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[31\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[31\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[30\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[30\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[29\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[29\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[28\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[28\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[27\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[27\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[26\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[26\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[25\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[25\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[24\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[24\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[23\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[23\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[22\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[22\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[21\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[21\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[20\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[20\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[19\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[19\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[18\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[18\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[17\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[17\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[16\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[16\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[15\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[15\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[14\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[14\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[13\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[13\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[12\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[12\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[11\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[11\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[10\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[10\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[9\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[9\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[8\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[8\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[7\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[7\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[0\] instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"inst10\[0\]\" to the node \"instrreg:inst8\|reg32_ld_clr:inst\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 208 1064 1096 256 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branch_alu:inst\|mx8_1b:inst3\|inst8 pc:inst6\|cd4_2:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"branch_alu:inst\|mx8_1b:inst3\|inst8\" to the node \"pc:inst6\|cd4_2:inst1\|inst3\" into an OR gate" {  } { { "mx8_1b.bdf" "" { Schematic "c:/projects/arp/logic/mx8_1b.bdf" { { 552 936 984 584 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[31\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[31\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[28\] branch_alu:inst\|cmp32s:inst2\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[28\]\" to the node \"branch_alu:inst\|cmp32s:inst2\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[26\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst14 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[26\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[24\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst12 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[24\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[22\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[22\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[20\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[20\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[18\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst14 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[18\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[16\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst12 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[16\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[14\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[14\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[12\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[12\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[10\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst14 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[10\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[8\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst12 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[8\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[6\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst23 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[6\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst23\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[4\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst30 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[4\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst30\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[2\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst14 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[2\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[0\] pc:inst6\|add_32:inst8\|add_16:inst\|add_8:inst\|add_1:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[0\]\" to the node \"pc:inst6\|add_32:inst8\|add_16:inst\|add_8:inst\|add_1:inst\|inst4\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[1\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst13 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[1\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[3\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[3\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[5\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[5\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[7\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[7\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[9\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst13 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[9\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[11\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[11\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[13\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[13\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[15\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[15\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[17\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst13 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[17\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[19\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[19\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[21\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[21\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[23\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst21 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[23\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst21\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[25\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst13 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[25\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[27\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[27\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[29\] branch_alu:inst\|cmp32s:inst2\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst25 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[29\]\" to the node \"branch_alu:inst\|cmp32s:inst2\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst25\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst60\|inst8\[30\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst1 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst60\|inst8\[30\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst1\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[31\] alu:inst2\|xor32:inst3\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[31\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[28\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[28\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[26\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[26\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[24\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[24\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[22\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[22\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[20\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[20\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[18\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[18\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[16\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[16\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[14\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[14\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[12\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[12\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[10\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[10\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[8\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[8\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[6\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[6\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[4\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[4\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[2\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[2\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[0\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[0\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[1\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[1\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[3\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[3\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[5\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[5\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[7\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[7\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[9\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[9\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[11\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[11\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[13\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[13\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[15\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[15\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[17\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[17\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[19\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[19\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[21\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[21\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[23\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[23\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[25\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[25\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[27\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[27\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[29\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[29\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[30\] alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"alu:inst2\|add_sub_32:inst2\|mx2_32b:inst2\|inst\[30\]\" to the node \"alu:inst2\|add_sub_32:inst2\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[30\] alu:inst2\|xor32:inst3\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[30\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[29\] alu:inst2\|xor32:inst3\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[29\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[28\] alu:inst2\|xor32:inst3\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[28\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[27\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[27\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[26\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[26\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[25\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[25\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[24\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[24\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[23\] alu:inst2\|xor32:inst3\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[23\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[22\] alu:inst2\|xor32:inst3\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[22\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[21\] alu:inst2\|xor32:inst3\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[21\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[20\] alu:inst2\|xor32:inst3\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[20\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[19\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[19\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[18\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[18\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[17\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[17\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[16\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[16\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[15\] alu:inst2\|xor32:inst3\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[15\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[14\] alu:inst2\|xor32:inst3\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[14\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[13\] alu:inst2\|xor32:inst3\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[13\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[12\] alu:inst2\|xor32:inst3\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[12\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[11\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[11\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[10\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[10\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[9\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[9\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[8\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[8\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[7\] alu:inst2\|xor32:inst3\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[7\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[6\] alu:inst2\|xor32:inst3\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[6\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[5\] alu:inst2\|xor32:inst3\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[5\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[4\] alu:inst2\|xor32:inst3\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[4\]\" to the node \"alu:inst2\|xor32:inst3\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[3\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[3\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[2\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[2\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[1\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[1\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mx2_32b:inst4\|inst\[0\] alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"mx2_32b:inst4\|inst\[0\]\" to the node \"alu:inst2\|sltu32:inst4\|cmp32:inst2\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[6\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst14 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[6\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[6\] bus_interface:inst7\|inst14\[6\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[6\]\" to the node \"bus_interface:inst7\|inst14\[6\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[5\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst13 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[5\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[5\] bus_interface:inst7\|inst14\[5\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[5\]\" to the node \"bus_interface:inst7\|inst14\[5\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[4\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst12 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[4\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[4\] bus_interface:inst7\|inst14\[4\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[4\]\" to the node \"bus_interface:inst7\|inst14\[4\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[3\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[3\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[3\] bus_interface:inst7\|inst14\[3\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[3\]\" to the node \"bus_interface:inst7\|inst14\[3\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[2\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[2\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[2\] bus_interface:inst7\|inst14\[2\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[2\]\" to the node \"bus_interface:inst7\|inst14\[2\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[1\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[1\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[1\] bus_interface:inst7\|inst14\[1\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[1\]\" to the node \"bus_interface:inst7\|inst14\[1\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[31\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[31\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[31\] bus_interface:inst7\|inst14\[31\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[31\]\" to the node \"bus_interface:inst7\|inst14\[31\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[30\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst1 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[30\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst1\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[30\] bus_interface:inst7\|inst14\[30\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[30\]\" to the node \"bus_interface:inst7\|inst14\[30\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[29\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst2 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[29\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst2\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[29\] bus_interface:inst7\|inst14\[29\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[29\]\" to the node \"bus_interface:inst7\|inst14\[29\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[28\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst3 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[28\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst1\|inst3\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[28\] bus_interface:inst7\|inst14\[28\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[28\]\" to the node \"bus_interface:inst7\|inst14\[28\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[27\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[27\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[27\] bus_interface:inst7\|inst14\[27\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[27\]\" to the node \"bus_interface:inst7\|inst14\[27\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[26\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[26\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[26\] bus_interface:inst7\|inst14\[26\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[26\]\" to the node \"bus_interface:inst7\|inst14\[26\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[25\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[25\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[25\] bus_interface:inst7\|inst14\[25\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[25\]\" to the node \"bus_interface:inst7\|inst14\[25\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[24\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[24\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst3\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[24\] bus_interface:inst7\|inst14\[24\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[24\]\" to the node \"bus_interface:inst7\|inst14\[24\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[23\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[23\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[23\] bus_interface:inst7\|inst14\[23\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[23\]\" to the node \"bus_interface:inst7\|inst14\[23\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[22\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst14 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[22\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[22\] bus_interface:inst7\|inst14\[22\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[22\]\" to the node \"bus_interface:inst7\|inst14\[22\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[21\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst13 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[21\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[21\] bus_interface:inst7\|inst14\[21\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[21\]\" to the node \"bus_interface:inst7\|inst14\[21\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[20\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst12 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[20\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst1\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[20\] bus_interface:inst7\|inst14\[20\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[20\]\" to the node \"bus_interface:inst7\|inst14\[20\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[19\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[19\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[19\] bus_interface:inst7\|inst14\[19\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[19\]\" to the node \"bus_interface:inst7\|inst14\[19\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[18\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[18\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[18\] bus_interface:inst7\|inst14\[18\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[18\]\" to the node \"bus_interface:inst7\|inst14\[18\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[17\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[17\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[17\] bus_interface:inst7\|inst14\[17\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[17\]\" to the node \"bus_interface:inst7\|inst14\[17\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[16\] branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[16\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst1\|cmp8:inst2\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[16\] bus_interface:inst7\|inst14\[16\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[16\]\" to the node \"bus_interface:inst7\|inst14\[16\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[15\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[15\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[15\] bus_interface:inst7\|inst14\[15\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[15\]\" to the node \"bus_interface:inst7\|inst14\[15\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[14\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst14 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[14\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst14\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[14\] bus_interface:inst7\|inst14\[14\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[14\]\" to the node \"bus_interface:inst7\|inst14\[14\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[13\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst13 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[13\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst13\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[13\] bus_interface:inst7\|inst14\[13\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[13\]\" to the node \"bus_interface:inst7\|inst14\[13\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[12\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst12 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[12\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst1\|inst12\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[12\] bus_interface:inst7\|inst14\[12\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[12\]\" to the node \"bus_interface:inst7\|inst14\[12\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[11\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[11\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst20\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[11\] bus_interface:inst7\|inst14\[11\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[11\]\" to the node \"bus_interface:inst7\|inst14\[11\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[10\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[10\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst22\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[10\] bus_interface:inst7\|inst14\[10\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[10\]\" to the node \"bus_interface:inst7\|inst14\[10\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[9\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[9\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst24\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[9\] bus_interface:inst7\|inst14\[9\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[9\]\" to the node \"bus_interface:inst7\|inst14\[9\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[8\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[8\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst3\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[8\] bus_interface:inst7\|inst14\[8\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[8\]\" to the node \"bus_interface:inst7\|inst14\[8\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[7\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst15 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[7\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst1\|inst15\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[7\] bus_interface:inst7\|inst14\[7\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[7\]\" to the node \"bus_interface:inst7\|inst14\[7\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx8_32b:inst61\|inst8\[0\] branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst29 " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx8_32b:inst61\|inst8\[0\]\" to the node \"branch_alu:inst\|cmp32:inst\|cmp16:inst\|cmp8:inst2\|cmp4:inst\|inst29\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_interface:inst7\|mx8_32b:inst11\|inst8\[0\] bus_interface:inst7\|inst14\[0\] " "Converted the fan-out from the tri-state buffer \"bus_interface:inst7\|mx8_32b:inst11\|inst8\[0\]\" to the node \"bus_interface:inst7\|inst14\[0\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "branch_alu:inst\|cmp32s:inst2\|mx2_1b:inst12\|inst branch_alu:inst\|mx8_1b:inst3\|inst5 " "Converted the fan-out from the tri-state buffer \"branch_alu:inst\|cmp32s:inst2\|mx2_1b:inst12\|inst\" to the node \"branch_alu:inst\|mx8_1b:inst3\|inst5\" into an OR gate" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { { 296 856 904 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[31\] regfile:inst3\|mx8_32b:inst60\|inst8\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[31\] regfile:inst3\|mx8_32b:inst60\|inst7\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[31\] regfile:inst3\|mx8_32b:inst60\|inst6\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[31\] regfile:inst3\|mx8_32b:inst60\|inst5\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[31\] regfile:inst3\|mx8_32b:inst60\|inst4\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[31\] regfile:inst3\|mx8_32b:inst60\|inst3\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[31\] regfile:inst3\|mx8_32b:inst60\|inst2\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[31\] regfile:inst3\|mx8_32b:inst60\|inst9\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[28\] regfile:inst3\|mx8_32b:inst60\|inst8\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[28\] regfile:inst3\|mx8_32b:inst60\|inst7\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[28\] regfile:inst3\|mx8_32b:inst60\|inst6\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[28\] regfile:inst3\|mx8_32b:inst60\|inst5\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[28\] regfile:inst3\|mx8_32b:inst60\|inst4\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[28\] regfile:inst3\|mx8_32b:inst60\|inst3\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[28\] regfile:inst3\|mx8_32b:inst60\|inst2\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[28\] regfile:inst3\|mx8_32b:inst60\|inst9\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[26\] regfile:inst3\|mx8_32b:inst60\|inst8\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[26\] regfile:inst3\|mx8_32b:inst60\|inst7\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[26\] regfile:inst3\|mx8_32b:inst60\|inst6\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[26\] regfile:inst3\|mx8_32b:inst60\|inst5\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[26\] regfile:inst3\|mx8_32b:inst60\|inst4\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[26\] regfile:inst3\|mx8_32b:inst60\|inst3\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[26\] regfile:inst3\|mx8_32b:inst60\|inst2\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[26\] regfile:inst3\|mx8_32b:inst60\|inst9\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[24\] regfile:inst3\|mx8_32b:inst60\|inst8\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[24\] regfile:inst3\|mx8_32b:inst60\|inst7\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[24\] regfile:inst3\|mx8_32b:inst60\|inst6\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[24\] regfile:inst3\|mx8_32b:inst60\|inst5\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[24\] regfile:inst3\|mx8_32b:inst60\|inst4\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[24\] regfile:inst3\|mx8_32b:inst60\|inst3\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[24\] regfile:inst3\|mx8_32b:inst60\|inst2\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[24\] regfile:inst3\|mx8_32b:inst60\|inst9\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[22\] regfile:inst3\|mx8_32b:inst60\|inst8\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[22\] regfile:inst3\|mx8_32b:inst60\|inst7\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[22\] regfile:inst3\|mx8_32b:inst60\|inst6\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[22\] regfile:inst3\|mx8_32b:inst60\|inst5\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[22\] regfile:inst3\|mx8_32b:inst60\|inst4\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[22\] regfile:inst3\|mx8_32b:inst60\|inst3\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[22\] regfile:inst3\|mx8_32b:inst60\|inst2\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[22\] regfile:inst3\|mx8_32b:inst60\|inst9\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[20\] regfile:inst3\|mx8_32b:inst60\|inst8\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[20\] regfile:inst3\|mx8_32b:inst60\|inst7\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[20\] regfile:inst3\|mx8_32b:inst60\|inst6\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[20\] regfile:inst3\|mx8_32b:inst60\|inst5\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[20\] regfile:inst3\|mx8_32b:inst60\|inst4\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[20\] regfile:inst3\|mx8_32b:inst60\|inst3\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[20\] regfile:inst3\|mx8_32b:inst60\|inst2\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[20\] regfile:inst3\|mx8_32b:inst60\|inst9\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[18\] regfile:inst3\|mx8_32b:inst60\|inst8\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[18\] regfile:inst3\|mx8_32b:inst60\|inst7\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[18\] regfile:inst3\|mx8_32b:inst60\|inst6\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[18\] regfile:inst3\|mx8_32b:inst60\|inst5\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[18\] regfile:inst3\|mx8_32b:inst60\|inst4\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[18\] regfile:inst3\|mx8_32b:inst60\|inst3\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[18\] regfile:inst3\|mx8_32b:inst60\|inst2\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[18\] regfile:inst3\|mx8_32b:inst60\|inst9\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[16\] regfile:inst3\|mx8_32b:inst60\|inst8\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[16\] regfile:inst3\|mx8_32b:inst60\|inst7\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[16\] regfile:inst3\|mx8_32b:inst60\|inst6\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[16\] regfile:inst3\|mx8_32b:inst60\|inst5\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[16\] regfile:inst3\|mx8_32b:inst60\|inst4\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[16\] regfile:inst3\|mx8_32b:inst60\|inst3\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[16\] regfile:inst3\|mx8_32b:inst60\|inst2\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[16\] regfile:inst3\|mx8_32b:inst60\|inst9\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[14\] regfile:inst3\|mx8_32b:inst60\|inst8\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[14\] regfile:inst3\|mx8_32b:inst60\|inst7\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[14\] regfile:inst3\|mx8_32b:inst60\|inst6\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[14\] regfile:inst3\|mx8_32b:inst60\|inst5\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[14\] regfile:inst3\|mx8_32b:inst60\|inst4\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[14\] regfile:inst3\|mx8_32b:inst60\|inst3\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[14\] regfile:inst3\|mx8_32b:inst60\|inst2\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[14\] regfile:inst3\|mx8_32b:inst60\|inst9\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[12\] regfile:inst3\|mx8_32b:inst60\|inst8\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[12\] regfile:inst3\|mx8_32b:inst60\|inst7\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[12\] regfile:inst3\|mx8_32b:inst60\|inst6\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[12\] regfile:inst3\|mx8_32b:inst60\|inst5\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[12\] regfile:inst3\|mx8_32b:inst60\|inst4\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[12\] regfile:inst3\|mx8_32b:inst60\|inst3\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[12\] regfile:inst3\|mx8_32b:inst60\|inst2\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[12\] regfile:inst3\|mx8_32b:inst60\|inst9\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[10\] regfile:inst3\|mx8_32b:inst60\|inst8\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[10\] regfile:inst3\|mx8_32b:inst60\|inst7\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[10\] regfile:inst3\|mx8_32b:inst60\|inst6\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[10\] regfile:inst3\|mx8_32b:inst60\|inst5\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[10\] regfile:inst3\|mx8_32b:inst60\|inst4\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[10\] regfile:inst3\|mx8_32b:inst60\|inst3\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[10\] regfile:inst3\|mx8_32b:inst60\|inst2\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[10\] regfile:inst3\|mx8_32b:inst60\|inst9\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[8\] regfile:inst3\|mx8_32b:inst60\|inst8\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[8\] regfile:inst3\|mx8_32b:inst60\|inst7\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[8\] regfile:inst3\|mx8_32b:inst60\|inst6\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[8\] regfile:inst3\|mx8_32b:inst60\|inst5\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[8\] regfile:inst3\|mx8_32b:inst60\|inst4\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[8\] regfile:inst3\|mx8_32b:inst60\|inst3\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[8\] regfile:inst3\|mx8_32b:inst60\|inst2\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[8\] regfile:inst3\|mx8_32b:inst60\|inst9\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[6\] regfile:inst3\|mx8_32b:inst60\|inst8\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[6\] regfile:inst3\|mx8_32b:inst60\|inst7\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[6\] regfile:inst3\|mx8_32b:inst60\|inst6\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[6\] regfile:inst3\|mx8_32b:inst60\|inst5\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[6\] regfile:inst3\|mx8_32b:inst60\|inst4\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[6\] regfile:inst3\|mx8_32b:inst60\|inst3\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[6\] regfile:inst3\|mx8_32b:inst60\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[6\] regfile:inst3\|mx8_32b:inst60\|inst9\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[4\] regfile:inst3\|mx8_32b:inst60\|inst8\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[4\] regfile:inst3\|mx8_32b:inst60\|inst7\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[4\] regfile:inst3\|mx8_32b:inst60\|inst6\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[4\] regfile:inst3\|mx8_32b:inst60\|inst5\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[4\] regfile:inst3\|mx8_32b:inst60\|inst4\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[4\] regfile:inst3\|mx8_32b:inst60\|inst3\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[4\] regfile:inst3\|mx8_32b:inst60\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[4\] regfile:inst3\|mx8_32b:inst60\|inst9\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[2\] regfile:inst3\|mx8_32b:inst60\|inst8\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[2\] regfile:inst3\|mx8_32b:inst60\|inst7\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[2\] regfile:inst3\|mx8_32b:inst60\|inst6\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[2\] regfile:inst3\|mx8_32b:inst60\|inst5\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[2\] regfile:inst3\|mx8_32b:inst60\|inst4\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[2\] regfile:inst3\|mx8_32b:inst60\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[2\] regfile:inst3\|mx8_32b:inst60\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[2\] regfile:inst3\|mx8_32b:inst60\|inst9\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[0\] regfile:inst3\|mx8_32b:inst60\|inst8\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[0\] regfile:inst3\|mx8_32b:inst60\|inst7\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[0\] regfile:inst3\|mx8_32b:inst60\|inst6\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[0\] regfile:inst3\|mx8_32b:inst60\|inst5\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[0\] regfile:inst3\|mx8_32b:inst60\|inst4\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[0\] regfile:inst3\|mx8_32b:inst60\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[0\] regfile:inst3\|mx8_32b:inst60\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[0\] regfile:inst3\|mx8_32b:inst60\|inst9\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[1\] regfile:inst3\|mx8_32b:inst60\|inst8\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[1\] regfile:inst3\|mx8_32b:inst60\|inst7\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[1\] regfile:inst3\|mx8_32b:inst60\|inst6\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[1\] regfile:inst3\|mx8_32b:inst60\|inst5\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[1\] regfile:inst3\|mx8_32b:inst60\|inst4\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[1\] regfile:inst3\|mx8_32b:inst60\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[1\] regfile:inst3\|mx8_32b:inst60\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[1\] regfile:inst3\|mx8_32b:inst60\|inst9\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[3\] regfile:inst3\|mx8_32b:inst60\|inst8\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[3\] regfile:inst3\|mx8_32b:inst60\|inst7\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[3\] regfile:inst3\|mx8_32b:inst60\|inst6\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[3\] regfile:inst3\|mx8_32b:inst60\|inst5\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[3\] regfile:inst3\|mx8_32b:inst60\|inst4\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[3\] regfile:inst3\|mx8_32b:inst60\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[3\] regfile:inst3\|mx8_32b:inst60\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[3\] regfile:inst3\|mx8_32b:inst60\|inst9\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[5\] regfile:inst3\|mx8_32b:inst60\|inst8\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[5\] regfile:inst3\|mx8_32b:inst60\|inst7\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[5\] regfile:inst3\|mx8_32b:inst60\|inst6\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[5\] regfile:inst3\|mx8_32b:inst60\|inst5\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[5\] regfile:inst3\|mx8_32b:inst60\|inst4\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[5\] regfile:inst3\|mx8_32b:inst60\|inst3\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[5\] regfile:inst3\|mx8_32b:inst60\|inst2\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[5\] regfile:inst3\|mx8_32b:inst60\|inst9\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[7\] regfile:inst3\|mx8_32b:inst60\|inst8\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[7\] regfile:inst3\|mx8_32b:inst60\|inst7\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[7\] regfile:inst3\|mx8_32b:inst60\|inst6\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[7\] regfile:inst3\|mx8_32b:inst60\|inst5\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[7\] regfile:inst3\|mx8_32b:inst60\|inst4\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[7\] regfile:inst3\|mx8_32b:inst60\|inst3\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[7\] regfile:inst3\|mx8_32b:inst60\|inst2\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[7\] regfile:inst3\|mx8_32b:inst60\|inst9\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[9\] regfile:inst3\|mx8_32b:inst60\|inst8\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[9\] regfile:inst3\|mx8_32b:inst60\|inst7\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[9\] regfile:inst3\|mx8_32b:inst60\|inst6\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[9\] regfile:inst3\|mx8_32b:inst60\|inst5\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[9\] regfile:inst3\|mx8_32b:inst60\|inst4\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[9\] regfile:inst3\|mx8_32b:inst60\|inst3\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[9\] regfile:inst3\|mx8_32b:inst60\|inst2\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[9\] regfile:inst3\|mx8_32b:inst60\|inst9\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[11\] regfile:inst3\|mx8_32b:inst60\|inst8\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[11\] regfile:inst3\|mx8_32b:inst60\|inst7\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[11\] regfile:inst3\|mx8_32b:inst60\|inst6\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[11\] regfile:inst3\|mx8_32b:inst60\|inst5\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[11\] regfile:inst3\|mx8_32b:inst60\|inst4\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[11\] regfile:inst3\|mx8_32b:inst60\|inst3\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[11\] regfile:inst3\|mx8_32b:inst60\|inst2\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[11\] regfile:inst3\|mx8_32b:inst60\|inst9\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[13\] regfile:inst3\|mx8_32b:inst60\|inst8\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[13\] regfile:inst3\|mx8_32b:inst60\|inst7\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[13\] regfile:inst3\|mx8_32b:inst60\|inst6\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[13\] regfile:inst3\|mx8_32b:inst60\|inst5\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[13\] regfile:inst3\|mx8_32b:inst60\|inst4\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[13\] regfile:inst3\|mx8_32b:inst60\|inst3\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[13\] regfile:inst3\|mx8_32b:inst60\|inst2\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[13\] regfile:inst3\|mx8_32b:inst60\|inst9\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[15\] regfile:inst3\|mx8_32b:inst60\|inst8\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[15\] regfile:inst3\|mx8_32b:inst60\|inst7\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[15\] regfile:inst3\|mx8_32b:inst60\|inst6\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[15\] regfile:inst3\|mx8_32b:inst60\|inst5\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[15\] regfile:inst3\|mx8_32b:inst60\|inst4\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[15\] regfile:inst3\|mx8_32b:inst60\|inst3\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[15\] regfile:inst3\|mx8_32b:inst60\|inst2\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[15\] regfile:inst3\|mx8_32b:inst60\|inst9\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[17\] regfile:inst3\|mx8_32b:inst60\|inst8\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[17\] regfile:inst3\|mx8_32b:inst60\|inst7\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[17\] regfile:inst3\|mx8_32b:inst60\|inst6\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[17\] regfile:inst3\|mx8_32b:inst60\|inst5\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[17\] regfile:inst3\|mx8_32b:inst60\|inst4\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[17\] regfile:inst3\|mx8_32b:inst60\|inst3\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[17\] regfile:inst3\|mx8_32b:inst60\|inst2\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[17\] regfile:inst3\|mx8_32b:inst60\|inst9\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[19\] regfile:inst3\|mx8_32b:inst60\|inst8\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[19\] regfile:inst3\|mx8_32b:inst60\|inst7\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[19\] regfile:inst3\|mx8_32b:inst60\|inst6\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[19\] regfile:inst3\|mx8_32b:inst60\|inst5\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[19\] regfile:inst3\|mx8_32b:inst60\|inst4\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[19\] regfile:inst3\|mx8_32b:inst60\|inst3\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[19\] regfile:inst3\|mx8_32b:inst60\|inst2\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[19\] regfile:inst3\|mx8_32b:inst60\|inst9\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[21\] regfile:inst3\|mx8_32b:inst60\|inst8\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[21\] regfile:inst3\|mx8_32b:inst60\|inst7\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[21\] regfile:inst3\|mx8_32b:inst60\|inst6\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[21\] regfile:inst3\|mx8_32b:inst60\|inst5\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[21\] regfile:inst3\|mx8_32b:inst60\|inst4\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[21\] regfile:inst3\|mx8_32b:inst60\|inst3\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[21\] regfile:inst3\|mx8_32b:inst60\|inst2\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[21\] regfile:inst3\|mx8_32b:inst60\|inst9\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[23\] regfile:inst3\|mx8_32b:inst60\|inst8\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[23\] regfile:inst3\|mx8_32b:inst60\|inst7\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[23\] regfile:inst3\|mx8_32b:inst60\|inst6\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[23\] regfile:inst3\|mx8_32b:inst60\|inst5\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[23\] regfile:inst3\|mx8_32b:inst60\|inst4\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[23\] regfile:inst3\|mx8_32b:inst60\|inst3\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[23\] regfile:inst3\|mx8_32b:inst60\|inst2\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[23\] regfile:inst3\|mx8_32b:inst60\|inst9\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[25\] regfile:inst3\|mx8_32b:inst60\|inst8\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[25\] regfile:inst3\|mx8_32b:inst60\|inst7\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[25\] regfile:inst3\|mx8_32b:inst60\|inst6\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[25\] regfile:inst3\|mx8_32b:inst60\|inst5\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[25\] regfile:inst3\|mx8_32b:inst60\|inst4\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[25\] regfile:inst3\|mx8_32b:inst60\|inst3\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[25\] regfile:inst3\|mx8_32b:inst60\|inst2\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[25\] regfile:inst3\|mx8_32b:inst60\|inst9\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[27\] regfile:inst3\|mx8_32b:inst60\|inst8\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[27\] regfile:inst3\|mx8_32b:inst60\|inst7\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[27\] regfile:inst3\|mx8_32b:inst60\|inst6\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[27\] regfile:inst3\|mx8_32b:inst60\|inst5\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[27\] regfile:inst3\|mx8_32b:inst60\|inst4\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[27\] regfile:inst3\|mx8_32b:inst60\|inst3\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[27\] regfile:inst3\|mx8_32b:inst60\|inst2\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[27\] regfile:inst3\|mx8_32b:inst60\|inst9\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[29\] regfile:inst3\|mx8_32b:inst60\|inst8\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[29\] regfile:inst3\|mx8_32b:inst60\|inst7\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[29\] regfile:inst3\|mx8_32b:inst60\|inst6\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[29\] regfile:inst3\|mx8_32b:inst60\|inst5\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[29\] regfile:inst3\|mx8_32b:inst60\|inst4\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[29\] regfile:inst3\|mx8_32b:inst60\|inst3\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[29\] regfile:inst3\|mx8_32b:inst60\|inst2\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[29\] regfile:inst3\|mx8_32b:inst60\|inst9\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst41\|inst5\[30\] regfile:inst3\|mx8_32b:inst60\|inst8\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst41\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst8\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst35\|inst5\[30\] regfile:inst3\|mx8_32b:inst60\|inst7\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst35\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst7\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst29\|inst5\[30\] regfile:inst3\|mx8_32b:inst60\|inst6\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst29\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst6\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst23\|inst5\[30\] regfile:inst3\|mx8_32b:inst60\|inst5\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst23\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst5\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst17\|inst5\[30\] regfile:inst3\|mx8_32b:inst60\|inst4\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst17\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst4\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst11\|inst5\[30\] regfile:inst3\|mx8_32b:inst60\|inst3\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst11\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst3\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst5\|inst2\[30\] regfile:inst3\|mx8_32b:inst60\|inst2\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst5\|inst2\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst2\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst47\|inst5\[30\] regfile:inst3\|mx8_32b:inst60\|inst9\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst47\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst60\|inst9\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[30\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[30\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[30\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[30\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[29\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[29\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[29\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[29\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[28\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[28\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[28\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[28\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[27\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[27\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[27\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[27\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[26\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[26\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[26\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[26\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[25\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[25\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[25\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[25\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[24\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[24\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[24\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[24\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[23\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[23\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[23\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[23\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[22\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[22\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[22\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[22\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[21\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[21\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[21\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[21\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[20\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[20\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[20\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[20\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[19\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[19\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[19\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[19\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[18\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[18\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[18\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[18\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[17\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[17\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[17\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[17\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[16\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[16\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[16\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[16\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[15\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[15\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[15\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[15\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[14\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[14\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[14\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[14\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[13\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[13\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[13\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[13\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[12\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[12\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[12\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[12\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[11\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[11\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[11\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[11\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[10\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[10\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[10\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[10\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[9\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[9\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[9\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[9\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[8\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[8\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[8\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[8\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[7\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[7\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[7\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[7\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[6\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[7\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[6\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[6\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[6\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[5\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[6\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[5\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[5\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[5\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[4\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[5\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[4\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[4\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[4\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[3\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[4\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[3\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[3\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[3\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[2\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[3\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst\[2\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[2\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[2\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[1\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[2\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[1\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[1\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[1\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[1\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[1\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[0\] alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[1\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[0\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst11\|inst1\[1\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[0\] alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[0\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[0\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst\|inst\[0\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[6\] regfile:inst3\|mx8_32b:inst61\|inst8\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[6\] regfile:inst3\|mx8_32b:inst61\|inst7\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[6\] regfile:inst3\|mx8_32b:inst61\|inst6\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[6\] regfile:inst3\|mx8_32b:inst61\|inst5\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[6\] regfile:inst3\|mx8_32b:inst61\|inst4\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[6\] regfile:inst3\|mx8_32b:inst61\|inst3\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[6\] regfile:inst3\|mx8_32b:inst61\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[6\] regfile:inst3\|mx8_32b:inst61\|inst9\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[6\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[6\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[5\] regfile:inst3\|mx8_32b:inst61\|inst8\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[5\] regfile:inst3\|mx8_32b:inst61\|inst7\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[5\] regfile:inst3\|mx8_32b:inst61\|inst6\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[5\] regfile:inst3\|mx8_32b:inst61\|inst5\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[5\] regfile:inst3\|mx8_32b:inst61\|inst4\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[5\] regfile:inst3\|mx8_32b:inst61\|inst3\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[5\] regfile:inst3\|mx8_32b:inst61\|inst2\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[5\] regfile:inst3\|mx8_32b:inst61\|inst9\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[5\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[5\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[4\] regfile:inst3\|mx8_32b:inst61\|inst8\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[4\] regfile:inst3\|mx8_32b:inst61\|inst7\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[4\] regfile:inst3\|mx8_32b:inst61\|inst6\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[4\] regfile:inst3\|mx8_32b:inst61\|inst5\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[4\] regfile:inst3\|mx8_32b:inst61\|inst4\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[4\] regfile:inst3\|mx8_32b:inst61\|inst3\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[4\] regfile:inst3\|mx8_32b:inst61\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[4\] regfile:inst3\|mx8_32b:inst61\|inst9\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[4\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[4\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[3\] regfile:inst3\|mx8_32b:inst61\|inst8\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[3\] regfile:inst3\|mx8_32b:inst61\|inst7\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[3\] regfile:inst3\|mx8_32b:inst61\|inst6\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[3\] regfile:inst3\|mx8_32b:inst61\|inst5\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[3\] regfile:inst3\|mx8_32b:inst61\|inst4\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[3\] regfile:inst3\|mx8_32b:inst61\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[3\] regfile:inst3\|mx8_32b:inst61\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[3\] regfile:inst3\|mx8_32b:inst61\|inst9\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[3\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[3\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[2\] regfile:inst3\|mx8_32b:inst61\|inst8\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[2\] regfile:inst3\|mx8_32b:inst61\|inst7\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[2\] regfile:inst3\|mx8_32b:inst61\|inst6\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[2\] regfile:inst3\|mx8_32b:inst61\|inst5\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[2\] regfile:inst3\|mx8_32b:inst61\|inst4\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[2\] regfile:inst3\|mx8_32b:inst61\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[2\] regfile:inst3\|mx8_32b:inst61\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[2\] regfile:inst3\|mx8_32b:inst61\|inst9\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[2\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[2\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[1\] regfile:inst3\|mx8_32b:inst61\|inst8\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[1\] regfile:inst3\|mx8_32b:inst61\|inst7\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[1\] regfile:inst3\|mx8_32b:inst61\|inst6\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[1\] regfile:inst3\|mx8_32b:inst61\|inst5\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[1\] regfile:inst3\|mx8_32b:inst61\|inst4\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[1\] regfile:inst3\|mx8_32b:inst61\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[1\] regfile:inst3\|mx8_32b:inst61\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[1\] regfile:inst3\|mx8_32b:inst61\|inst9\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[1\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[1\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[31\] regfile:inst3\|mx8_32b:inst61\|inst8\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[31\] regfile:inst3\|mx8_32b:inst61\|inst7\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[31\] regfile:inst3\|mx8_32b:inst61\|inst6\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[31\] regfile:inst3\|mx8_32b:inst61\|inst5\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[31\] regfile:inst3\|mx8_32b:inst61\|inst4\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[31\] regfile:inst3\|mx8_32b:inst61\|inst3\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[31\] regfile:inst3\|mx8_32b:inst61\|inst2\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[31\] regfile:inst3\|mx8_32b:inst61\|inst9\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[31\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[31\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[30\] regfile:inst3\|mx8_32b:inst61\|inst8\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[30\] regfile:inst3\|mx8_32b:inst61\|inst7\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[30\] regfile:inst3\|mx8_32b:inst61\|inst6\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[30\] regfile:inst3\|mx8_32b:inst61\|inst5\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[30\] regfile:inst3\|mx8_32b:inst61\|inst4\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[30\] regfile:inst3\|mx8_32b:inst61\|inst3\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[30\] regfile:inst3\|mx8_32b:inst61\|inst2\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[30\] regfile:inst3\|mx8_32b:inst61\|inst9\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[30\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[30\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[29\] regfile:inst3\|mx8_32b:inst61\|inst8\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[29\] regfile:inst3\|mx8_32b:inst61\|inst7\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[29\] regfile:inst3\|mx8_32b:inst61\|inst6\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[29\] regfile:inst3\|mx8_32b:inst61\|inst5\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[29\] regfile:inst3\|mx8_32b:inst61\|inst4\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[29\] regfile:inst3\|mx8_32b:inst61\|inst3\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[29\] regfile:inst3\|mx8_32b:inst61\|inst2\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[29\] regfile:inst3\|mx8_32b:inst61\|inst9\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[29\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[29\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[28\] regfile:inst3\|mx8_32b:inst61\|inst8\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[28\] regfile:inst3\|mx8_32b:inst61\|inst7\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[28\] regfile:inst3\|mx8_32b:inst61\|inst6\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[28\] regfile:inst3\|mx8_32b:inst61\|inst5\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[28\] regfile:inst3\|mx8_32b:inst61\|inst4\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[28\] regfile:inst3\|mx8_32b:inst61\|inst3\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[28\] regfile:inst3\|mx8_32b:inst61\|inst2\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[28\] regfile:inst3\|mx8_32b:inst61\|inst9\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[28\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[28\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[27\] regfile:inst3\|mx8_32b:inst61\|inst8\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[27\] regfile:inst3\|mx8_32b:inst61\|inst7\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[27\] regfile:inst3\|mx8_32b:inst61\|inst6\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[27\] regfile:inst3\|mx8_32b:inst61\|inst5\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[27\] regfile:inst3\|mx8_32b:inst61\|inst4\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[27\] regfile:inst3\|mx8_32b:inst61\|inst3\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[27\] regfile:inst3\|mx8_32b:inst61\|inst2\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[27\] regfile:inst3\|mx8_32b:inst61\|inst9\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[27\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[27\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[26\] regfile:inst3\|mx8_32b:inst61\|inst8\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[26\] regfile:inst3\|mx8_32b:inst61\|inst7\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[26\] regfile:inst3\|mx8_32b:inst61\|inst6\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[26\] regfile:inst3\|mx8_32b:inst61\|inst5\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[26\] regfile:inst3\|mx8_32b:inst61\|inst4\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[26\] regfile:inst3\|mx8_32b:inst61\|inst3\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[26\] regfile:inst3\|mx8_32b:inst61\|inst2\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[26\] regfile:inst3\|mx8_32b:inst61\|inst9\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[26\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[26\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[25\] regfile:inst3\|mx8_32b:inst61\|inst8\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[25\] regfile:inst3\|mx8_32b:inst61\|inst7\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[25\] regfile:inst3\|mx8_32b:inst61\|inst6\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[25\] regfile:inst3\|mx8_32b:inst61\|inst5\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[25\] regfile:inst3\|mx8_32b:inst61\|inst4\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[25\] regfile:inst3\|mx8_32b:inst61\|inst3\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[25\] regfile:inst3\|mx8_32b:inst61\|inst2\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[25\] regfile:inst3\|mx8_32b:inst61\|inst9\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[25\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[25\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[24\] regfile:inst3\|mx8_32b:inst61\|inst8\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[24\] regfile:inst3\|mx8_32b:inst61\|inst7\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[24\] regfile:inst3\|mx8_32b:inst61\|inst6\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[24\] regfile:inst3\|mx8_32b:inst61\|inst5\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[24\] regfile:inst3\|mx8_32b:inst61\|inst4\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[24\] regfile:inst3\|mx8_32b:inst61\|inst3\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[24\] regfile:inst3\|mx8_32b:inst61\|inst2\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[24\] regfile:inst3\|mx8_32b:inst61\|inst9\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[24\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[24\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[23\] regfile:inst3\|mx8_32b:inst61\|inst8\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[23\] regfile:inst3\|mx8_32b:inst61\|inst7\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[23\] regfile:inst3\|mx8_32b:inst61\|inst6\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[23\] regfile:inst3\|mx8_32b:inst61\|inst5\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[23\] regfile:inst3\|mx8_32b:inst61\|inst4\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[23\] regfile:inst3\|mx8_32b:inst61\|inst3\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[23\] regfile:inst3\|mx8_32b:inst61\|inst2\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[23\] regfile:inst3\|mx8_32b:inst61\|inst9\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[23\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[23\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[22\] regfile:inst3\|mx8_32b:inst61\|inst8\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[22\] regfile:inst3\|mx8_32b:inst61\|inst7\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[22\] regfile:inst3\|mx8_32b:inst61\|inst6\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[22\] regfile:inst3\|mx8_32b:inst61\|inst5\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[22\] regfile:inst3\|mx8_32b:inst61\|inst4\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[22\] regfile:inst3\|mx8_32b:inst61\|inst3\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[22\] regfile:inst3\|mx8_32b:inst61\|inst2\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[22\] regfile:inst3\|mx8_32b:inst61\|inst9\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[22\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[22\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[21\] regfile:inst3\|mx8_32b:inst61\|inst8\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[21\] regfile:inst3\|mx8_32b:inst61\|inst7\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[21\] regfile:inst3\|mx8_32b:inst61\|inst6\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[21\] regfile:inst3\|mx8_32b:inst61\|inst5\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[21\] regfile:inst3\|mx8_32b:inst61\|inst4\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[21\] regfile:inst3\|mx8_32b:inst61\|inst3\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[21\] regfile:inst3\|mx8_32b:inst61\|inst2\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[21\] regfile:inst3\|mx8_32b:inst61\|inst9\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[21\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[21\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[20\] regfile:inst3\|mx8_32b:inst61\|inst8\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[20\] regfile:inst3\|mx8_32b:inst61\|inst7\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[20\] regfile:inst3\|mx8_32b:inst61\|inst6\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[20\] regfile:inst3\|mx8_32b:inst61\|inst5\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[20\] regfile:inst3\|mx8_32b:inst61\|inst4\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[20\] regfile:inst3\|mx8_32b:inst61\|inst3\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[20\] regfile:inst3\|mx8_32b:inst61\|inst2\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[20\] regfile:inst3\|mx8_32b:inst61\|inst9\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[20\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[20\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[19\] regfile:inst3\|mx8_32b:inst61\|inst8\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[19\] regfile:inst3\|mx8_32b:inst61\|inst7\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[19\] regfile:inst3\|mx8_32b:inst61\|inst6\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[19\] regfile:inst3\|mx8_32b:inst61\|inst5\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[19\] regfile:inst3\|mx8_32b:inst61\|inst4\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[19\] regfile:inst3\|mx8_32b:inst61\|inst3\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[19\] regfile:inst3\|mx8_32b:inst61\|inst2\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[19\] regfile:inst3\|mx8_32b:inst61\|inst9\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[19\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[19\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[18\] regfile:inst3\|mx8_32b:inst61\|inst8\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[18\] regfile:inst3\|mx8_32b:inst61\|inst7\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[18\] regfile:inst3\|mx8_32b:inst61\|inst6\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[18\] regfile:inst3\|mx8_32b:inst61\|inst5\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[18\] regfile:inst3\|mx8_32b:inst61\|inst4\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[18\] regfile:inst3\|mx8_32b:inst61\|inst3\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[18\] regfile:inst3\|mx8_32b:inst61\|inst2\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[18\] regfile:inst3\|mx8_32b:inst61\|inst9\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[18\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[18\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[17\] regfile:inst3\|mx8_32b:inst61\|inst8\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[17\] regfile:inst3\|mx8_32b:inst61\|inst7\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[17\] regfile:inst3\|mx8_32b:inst61\|inst6\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[17\] regfile:inst3\|mx8_32b:inst61\|inst5\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[17\] regfile:inst3\|mx8_32b:inst61\|inst4\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[17\] regfile:inst3\|mx8_32b:inst61\|inst3\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[17\] regfile:inst3\|mx8_32b:inst61\|inst2\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[17\] regfile:inst3\|mx8_32b:inst61\|inst9\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[17\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[17\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[16\] regfile:inst3\|mx8_32b:inst61\|inst8\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[16\] regfile:inst3\|mx8_32b:inst61\|inst7\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[16\] regfile:inst3\|mx8_32b:inst61\|inst6\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[16\] regfile:inst3\|mx8_32b:inst61\|inst5\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[16\] regfile:inst3\|mx8_32b:inst61\|inst4\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[16\] regfile:inst3\|mx8_32b:inst61\|inst3\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[16\] regfile:inst3\|mx8_32b:inst61\|inst2\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[16\] regfile:inst3\|mx8_32b:inst61\|inst9\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[16\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[16\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[15\] regfile:inst3\|mx8_32b:inst61\|inst8\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[15\] regfile:inst3\|mx8_32b:inst61\|inst7\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[15\] regfile:inst3\|mx8_32b:inst61\|inst6\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[15\] regfile:inst3\|mx8_32b:inst61\|inst5\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[15\] regfile:inst3\|mx8_32b:inst61\|inst4\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[15\] regfile:inst3\|mx8_32b:inst61\|inst3\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[15\] regfile:inst3\|mx8_32b:inst61\|inst2\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[15\] regfile:inst3\|mx8_32b:inst61\|inst9\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[15\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[15\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[14\] regfile:inst3\|mx8_32b:inst61\|inst8\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[14\] regfile:inst3\|mx8_32b:inst61\|inst7\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[14\] regfile:inst3\|mx8_32b:inst61\|inst6\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[14\] regfile:inst3\|mx8_32b:inst61\|inst5\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[14\] regfile:inst3\|mx8_32b:inst61\|inst4\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[14\] regfile:inst3\|mx8_32b:inst61\|inst3\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[14\] regfile:inst3\|mx8_32b:inst61\|inst2\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[14\] regfile:inst3\|mx8_32b:inst61\|inst9\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[14\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[14\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[13\] regfile:inst3\|mx8_32b:inst61\|inst8\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[13\] regfile:inst3\|mx8_32b:inst61\|inst7\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[13\] regfile:inst3\|mx8_32b:inst61\|inst6\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[13\] regfile:inst3\|mx8_32b:inst61\|inst5\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[13\] regfile:inst3\|mx8_32b:inst61\|inst4\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[13\] regfile:inst3\|mx8_32b:inst61\|inst3\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[13\] regfile:inst3\|mx8_32b:inst61\|inst2\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[13\] regfile:inst3\|mx8_32b:inst61\|inst9\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[13\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[13\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[12\] regfile:inst3\|mx8_32b:inst61\|inst8\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[12\] regfile:inst3\|mx8_32b:inst61\|inst7\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[12\] regfile:inst3\|mx8_32b:inst61\|inst6\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[12\] regfile:inst3\|mx8_32b:inst61\|inst5\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[12\] regfile:inst3\|mx8_32b:inst61\|inst4\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[12\] regfile:inst3\|mx8_32b:inst61\|inst3\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[12\] regfile:inst3\|mx8_32b:inst61\|inst2\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[12\] regfile:inst3\|mx8_32b:inst61\|inst9\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[12\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[12\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[11\] regfile:inst3\|mx8_32b:inst61\|inst8\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[11\] regfile:inst3\|mx8_32b:inst61\|inst7\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[11\] regfile:inst3\|mx8_32b:inst61\|inst6\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[11\] regfile:inst3\|mx8_32b:inst61\|inst5\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[11\] regfile:inst3\|mx8_32b:inst61\|inst4\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[11\] regfile:inst3\|mx8_32b:inst61\|inst3\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[11\] regfile:inst3\|mx8_32b:inst61\|inst2\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[11\] regfile:inst3\|mx8_32b:inst61\|inst9\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[11\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[11\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[10\] regfile:inst3\|mx8_32b:inst61\|inst8\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[10\] regfile:inst3\|mx8_32b:inst61\|inst7\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[10\] regfile:inst3\|mx8_32b:inst61\|inst6\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[10\] regfile:inst3\|mx8_32b:inst61\|inst5\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[10\] regfile:inst3\|mx8_32b:inst61\|inst4\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[10\] regfile:inst3\|mx8_32b:inst61\|inst3\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[10\] regfile:inst3\|mx8_32b:inst61\|inst2\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[10\] regfile:inst3\|mx8_32b:inst61\|inst9\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[10\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[10\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[9\] regfile:inst3\|mx8_32b:inst61\|inst8\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[9\] regfile:inst3\|mx8_32b:inst61\|inst7\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[9\] regfile:inst3\|mx8_32b:inst61\|inst6\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[9\] regfile:inst3\|mx8_32b:inst61\|inst5\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[9\] regfile:inst3\|mx8_32b:inst61\|inst4\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[9\] regfile:inst3\|mx8_32b:inst61\|inst3\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[9\] regfile:inst3\|mx8_32b:inst61\|inst2\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[9\] regfile:inst3\|mx8_32b:inst61\|inst9\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[9\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[9\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[8\] regfile:inst3\|mx8_32b:inst61\|inst8\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[8\] regfile:inst3\|mx8_32b:inst61\|inst7\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[8\] regfile:inst3\|mx8_32b:inst61\|inst6\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[8\] regfile:inst3\|mx8_32b:inst61\|inst5\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[8\] regfile:inst3\|mx8_32b:inst61\|inst4\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[8\] regfile:inst3\|mx8_32b:inst61\|inst3\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[8\] regfile:inst3\|mx8_32b:inst61\|inst2\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[8\] regfile:inst3\|mx8_32b:inst61\|inst9\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[8\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[8\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[7\] regfile:inst3\|mx8_32b:inst61\|inst8\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[7\] regfile:inst3\|mx8_32b:inst61\|inst7\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[7\] regfile:inst3\|mx8_32b:inst61\|inst6\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[7\] regfile:inst3\|mx8_32b:inst61\|inst5\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[7\] regfile:inst3\|mx8_32b:inst61\|inst4\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[7\] regfile:inst3\|mx8_32b:inst61\|inst3\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[7\] regfile:inst3\|mx8_32b:inst61\|inst2\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[7\] regfile:inst3\|mx8_32b:inst61\|inst9\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[7\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[7\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst56\|inst5\[0\] regfile:inst3\|mx8_32b:inst61\|inst8\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst56\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst8\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst55\|inst5\[0\] regfile:inst3\|mx8_32b:inst61\|inst7\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst55\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst7\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst54\|inst5\[0\] regfile:inst3\|mx8_32b:inst61\|inst6\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst54\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst6\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst52\|inst5\[0\] regfile:inst3\|mx8_32b:inst61\|inst5\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst52\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst5\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst51\|inst5\[0\] regfile:inst3\|mx8_32b:inst61\|inst4\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst51\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst4\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst50\|inst5\[0\] regfile:inst3\|mx8_32b:inst61\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst50\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst3\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst48\|inst2\[0\] regfile:inst3\|mx8_32b:inst61\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst48\|inst2\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst2\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 160 496 544 192 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:inst3\|mx4_32b:inst57\|inst5\[0\] regfile:inst3\|mx8_32b:inst61\|inst9\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:inst3\|mx4_32b:inst57\|inst5\[0\]\" to the node \"regfile:inst3\|mx8_32b:inst61\|inst9\[0\]\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst1\[31\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst1\[31\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[29\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[29\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[28\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[28\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst1\[30\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst1\[30\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[27\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[27\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[29\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[29\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[26\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[26\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[28\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[28\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[25\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[25\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[27\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[27\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[24\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[24\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[26\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[26\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[23\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[23\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[25\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[25\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[22\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[22\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[24\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[24\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[21\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[21\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[23\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[23\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[20\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[20\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[22\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[22\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[19\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[19\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[21\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[21\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[18\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[18\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[20\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[20\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[17\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[17\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[19\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[19\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[16\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[16\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[18\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[18\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[15\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[15\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[17\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[17\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[14\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[14\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[16\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[16\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[13\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[13\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[15\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[15\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[12\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[12\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[14\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[14\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[11\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[11\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[13\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[13\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[10\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[10\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[12\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[12\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[9\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[9\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[11\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[11\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[8\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[8\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[10\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[10\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[7\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[7\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[9\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[9\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[6\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[6\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[8\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[8\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[5\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[7\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[5\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[7\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[7\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[4\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[6\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst\[4\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[6\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[6\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[3\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[5\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[3\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[5\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[5\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[2\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[4\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[2\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[4\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[4\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[1\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[3\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[1\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[3\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[3\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[0\] alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[2\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[0\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst10\|inst1\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[2\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[2\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[1\] alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[1\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[1\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst11\|inst\[1\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[31\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[31\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[28\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[28\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[26\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[26\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[24\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[24\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[22\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[22\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[20\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[20\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[18\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[18\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[16\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[16\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[14\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[14\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[12\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[12\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[10\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[10\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[8\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[8\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[6\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[6\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[4\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[4\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst3\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[2\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[2\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst5\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[0\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[0\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst7\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[1\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[1\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[3\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[3\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[5\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[5\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[7\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[7\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[9\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[9\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst4\[11\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst4\[11\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 224 560 608 256 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[13\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[13\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[15\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[15\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst1\|reg8_ld_clr:inst\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[17\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[17\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[19\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[19\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[21\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[21\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[23\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[23\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst1\|reg1_ld_clr:inst\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[25\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[25\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst6\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[27\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[27\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst4\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[29\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[29\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst2\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_32b:inst8\|inst5\[30\] regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_32b:inst8\|inst5\[30\]\" to the node \"regfile:inst3\|reg32_ld_clr:inst39\|reg16_ld_clr:inst\|reg8_ld_clr:inst\|reg1_ld_clr:inst1\|inst8\" into an OR gate" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { { 256 592 640 288 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst1\[31\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst1\[31\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[27\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[27\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[25\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[25\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[26\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[26\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[24\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[24\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst1\[30\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst1\[30\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[23\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[23\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst1\[29\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst1\[29\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[22\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[22\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst1\[28\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst1\[28\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[21\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[21\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[27\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[27\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[20\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[20\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[26\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[26\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[19\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[19\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[25\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[25\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[18\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[18\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[24\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[24\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[17\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[17\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[23\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[23\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[16\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[16\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[22\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[22\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[15\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[15\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[21\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[21\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[14\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[14\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[20\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[20\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[13\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[13\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[19\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[19\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[12\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[12\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[18\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[18\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[11\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[11\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[17\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[17\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[10\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[10\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[16\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[16\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[9\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[9\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[15\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[15\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[8\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst\[8\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[14\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[14\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[7\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[7\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[13\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[13\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[6\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[6\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[12\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[12\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[5\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[5\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[11\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[11\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[4\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[4\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[10\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[10\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[3\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[7\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[3\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[9\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[9\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[2\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[6\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[2\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[8\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[8\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[1\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[5\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[1\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[7\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[7\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[0\] alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[4\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[0\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst9\|inst1\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[6\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[6\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[5\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[5\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[4\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[4\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[3\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[3\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[3\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[3\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[2\] alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[2\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[2\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst10\|inst\[2\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[31\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[31\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[23\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[23\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[19\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[19\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[21\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[21\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[17\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[17\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[22\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[22\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[18\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[18\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[20\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[20\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[16\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst\[16\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[30\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[30\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[15\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[15\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[29\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[29\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[14\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[14\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[28\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[28\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[13\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[13\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[27\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[27\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[12\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[12\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[26\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[26\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[11\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[11\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[25\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[25\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[10\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[10\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[24\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst1\[24\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[9\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[9\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[23\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[23\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[8\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[8\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[22\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[22\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[7\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[7\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[21\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[21\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[6\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[6\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[20\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[20\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[5\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[5\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[19\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[19\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[4\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[4\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[18\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[18\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[3\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[3\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[17\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[17\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[2\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[2\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[16\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[16\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[1\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[1\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[15\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[15\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[0\] alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftl32:inst14\|mx2_32b:inst6\|inst1\[0\]\" to the node \"alu:inst2\|shftl32:inst14\|mx2_32b:inst7\|inst1\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[14\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[14\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[13\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[13\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[12\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[12\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[11\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[11\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[10\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[10\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[9\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[9\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[8\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[8\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[7\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[7\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[7\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[7\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[6\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[6\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[6\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[6\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[5\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[5\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[5\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[5\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[4\] alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[4\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[4\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst9\|inst\[4\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[31\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[31\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[31\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[30\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[30\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[30\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[29\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[29\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[29\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[28\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[28\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[28\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[27\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[27\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[27\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[26\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[26\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[26\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[25\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[25\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[25\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[24\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[24\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[24\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[23\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[23\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[23\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[22\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[22\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[22\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[21\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[21\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[21\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[20\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[20\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[20\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[19\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[19\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[19\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[18\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[18\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[18\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[17\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[17\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[17\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[16\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst1\[16\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[16\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 224 392 440 256 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[15\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[15\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[15\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[14\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[14\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[14\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[13\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[13\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[13\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[12\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[12\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[12\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[11\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[11\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[11\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[10\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[10\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[10\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[9\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[9\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[9\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[8\] alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|shftr32:inst15\|mx2_32b:inst6\|inst\[8\]\" to the node \"alu:inst2\|shftr32:inst15\|mx2_32b:inst7\|inst\[8\]\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[31\] tc:inst9\|mx4_32b:inst8\|inst2\[31\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[31\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[31\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[30\] tc:inst9\|mx4_32b:inst8\|inst2\[30\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[30\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[30\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[29\] tc:inst9\|mx4_32b:inst8\|inst2\[29\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[29\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[29\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[28\] tc:inst9\|mx4_32b:inst8\|inst2\[28\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[28\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[28\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[27\] tc:inst9\|mx4_32b:inst8\|inst2\[27\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[27\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[27\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[26\] tc:inst9\|mx4_32b:inst8\|inst2\[26\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[26\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[26\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[25\] tc:inst9\|mx4_32b:inst8\|inst2\[25\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[25\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[25\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[24\] tc:inst9\|mx4_32b:inst8\|inst2\[24\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[24\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[24\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[23\] tc:inst9\|mx4_32b:inst8\|inst2\[23\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[23\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[23\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[22\] tc:inst9\|mx4_32b:inst8\|inst2\[22\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[22\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[22\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[21\] tc:inst9\|mx4_32b:inst8\|inst2\[21\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[21\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[21\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[20\] tc:inst9\|mx4_32b:inst8\|inst2\[20\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[20\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[20\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[19\] tc:inst9\|mx4_32b:inst8\|inst2\[19\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[19\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[19\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[18\] tc:inst9\|mx4_32b:inst8\|inst2\[18\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[18\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[18\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[17\] tc:inst9\|mx4_32b:inst8\|inst2\[17\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[17\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[17\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[16\] tc:inst9\|mx4_32b:inst8\|inst2\[16\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[16\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[16\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[15\] tc:inst9\|mx4_32b:inst8\|inst2\[15\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[15\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[15\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[14\] tc:inst9\|mx4_32b:inst8\|inst2\[14\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[14\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[14\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[13\] tc:inst9\|mx4_32b:inst8\|inst2\[13\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[13\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[13\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[12\] tc:inst9\|mx4_32b:inst8\|inst2\[12\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[12\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[12\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[11\] tc:inst9\|mx4_32b:inst8\|inst2\[11\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[11\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[11\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[10\] tc:inst9\|mx4_32b:inst8\|inst2\[10\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[10\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[10\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[9\] tc:inst9\|mx4_32b:inst8\|inst2\[9\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[9\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[9\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[8\] tc:inst9\|mx4_32b:inst8\|inst2\[8\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[8\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[8\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[7\] tc:inst9\|mx4_32b:inst8\|inst2\[7\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[7\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[7\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[6\] tc:inst9\|mx4_32b:inst8\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[6\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[6\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[5\] tc:inst9\|mx4_32b:inst8\|inst2\[5\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[5\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[5\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[4\] tc:inst9\|mx4_32b:inst8\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[4\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[4\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[3\] tc:inst9\|mx4_32b:inst8\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[3\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[3\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[2\] tc:inst9\|mx4_32b:inst8\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[2\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[2\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[1\] tc:inst9\|mx4_32b:inst8\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[1\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[1\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:inst2\|mx8_32b:inst\|inst8\[0\] tc:inst9\|mx4_32b:inst8\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"alu:inst2\|mx8_32b:inst\|inst8\[0\]\" to the node \"tc:inst9\|mx4_32b:inst8\|inst2\[0\]\" into an OR gate" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[30\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[30\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[29\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[29\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[28\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[28\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[27\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[27\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[26\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[26\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[25\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[25\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[24\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[24\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[23\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[23\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[22\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[22\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[21\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[21\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[20\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[20\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[19\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[19\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[18\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[18\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[17\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[17\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[16\] bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[16\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst1\|add_8:inst\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[15\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[15\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[14\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[14\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[13\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[13\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[12\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[12\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[11\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[11\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[10\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[10\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[9\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[9\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[8\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[8\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[7\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[7\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[6\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[6\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[5\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[5\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[4\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[4\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[3\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[3\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[2\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[2\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[1\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[1\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_32b:inst2\|inst\[0\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_32b:inst2\|inst\[0\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst4\" into an OR gate" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { { 176 392 440 208 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_3b:inst7\|inst\[1\] bus_interface:inst7\|mx4_32b:inst1\|dc2_4:inst\|inst " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_3b:inst7\|inst\[1\]\" to the node \"bus_interface:inst7\|mx4_32b:inst1\|dc2_4:inst\|inst\" into an OR gate" {  } { { "logic/mx2_3b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_3b.bdf" { { 288 824 872 320 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx2_3b:inst7\|inst\[0\] bus_interface:inst7\|mx4_32b:inst1\|dc2_4:inst\|inst " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx2_3b:inst7\|inst\[0\]\" to the node \"bus_interface:inst7\|mx4_32b:inst1\|dc2_4:inst\|inst\" into an OR gate" {  } { { "logic/mx2_3b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_3b.bdf" { { 288 824 872 320 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[11\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[11\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[10\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[10\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[9\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[9\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[8\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[8\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst1\|add_1:inst\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[7\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[7\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst9\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[6\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[6\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst7\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[5\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[5\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst6\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[4\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[4\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst5\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[3\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[3\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst4\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[2\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[2\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst2\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[1\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[1\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst1\|inst5\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "tc:inst9\|mx4_12b:inst4\|inst2\[0\] bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"tc:inst9\|mx4_12b:inst4\|inst2\[0\]\" to the node \"bus_interface:inst7\|add_32:inst\|add_16:inst\|add_8:inst\|add_1:inst\|inst4\" into an OR gate" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1677463845894 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1677463845894 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[31\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[31\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[30\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[30\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[29\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[29\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[28\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[28\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[27\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[27\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[26\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[26\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[25\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[25\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[24\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[24\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[23\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[23\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[22\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[22\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[21\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[21\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[20\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[20\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[19\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[19\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[18\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[18\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[17\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[17\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[16\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[16\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[15\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[15\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[14\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[14\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[13\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[13\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[12\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[12\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[11\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[11\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[10\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[10\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[9\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[9\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[8\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[8\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[7\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[7\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[6\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[6\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[5\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[5\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[4\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[4\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[3\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[3\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[2\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[2\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[1\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[1\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alu:inst2\|mx8_32b:inst\|inst8\[0\]~synth " "Node \"alu:inst2\|mx8_32b:inst\|inst8\[0\]~synth\"" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { { 624 1208 1256 656 "inst8" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[11\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[11\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[10\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[10\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[9\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[9\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[8\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[8\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[7\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[7\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[6\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[6\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[5\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[5\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[4\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[4\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[3\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[3\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[2\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[2\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[1\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[1\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tc:inst9\|mx4_12b:inst4\|inst2\[0\]~synth " "Node \"tc:inst9\|mx4_12b:inst4\|inst2\[0\]~synth\"" {  } { { "logic/mx4_12b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_12b.bdf" { { 320 792 840 352 "inst2" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463853533 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1677463853533 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677463854954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677463875474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677463875474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4148 " "Implemented 4148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677463876434 ""} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Implemented 176 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677463876434 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1677463876434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3939 " "Implemented 3939 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677463876434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677463876434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1465 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1465 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677463876677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 03:11:16 2023 " "Processing ended: Mon Feb 27 03:11:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677463876677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677463876677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677463876677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677463876677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677463879395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677463879397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 03:11:18 2023 " "Processing started: Mon Feb 27 03:11:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677463879397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677463879397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677463879398 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677463879660 ""}
{ "Info" "0" "" "Project  = ARP" {  } {  } 0 0 "Project  = ARP" 0 0 "Fitter" 0 0 1677463879661 ""}
{ "Info" "0" "" "Revision = ARP" {  } {  } 0 0 "Revision = ARP" 0 0 "Fitter" 0 0 1677463879661 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1677463879902 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARP EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ARP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677463879957 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677463880081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677463880081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677463880555 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677463880578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677463881086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677463881086 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1677463881086 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677463881086 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 7632 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677463881105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 7634 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677463881105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 7636 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677463881105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 7638 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1677463881105 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677463881105 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677463881112 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "208 209 " "No exact pin location assignment(s) for 208 pins of 209 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Pin RD not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RD } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 72 1616 1792 88 "RD" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2022 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Pin WR not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { WR } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 88 1616 1792 104 "WR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2024 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[31\] " "Pin ABUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[31] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1848 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[30\] " "Pin ABUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[30] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1849 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[29\] " "Pin ABUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[29] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1850 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[28\] " "Pin ABUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[28] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1851 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[27\] " "Pin ABUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[27] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1852 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[26\] " "Pin ABUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[26] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1853 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[25\] " "Pin ABUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[25] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1854 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[24\] " "Pin ABUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[24] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1855 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[23\] " "Pin ABUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[23] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1856 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[22\] " "Pin ABUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[22] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1857 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[21\] " "Pin ABUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[21] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1858 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[20\] " "Pin ABUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[20] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1859 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[19\] " "Pin ABUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[19] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1860 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[18\] " "Pin ABUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[18] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1861 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[17\] " "Pin ABUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[17] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1862 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[16\] " "Pin ABUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[16] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1863 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[15\] " "Pin ABUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[15] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1864 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[14\] " "Pin ABUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[14] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1865 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[13\] " "Pin ABUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[13] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1866 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[12\] " "Pin ABUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[12] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1867 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[11\] " "Pin ABUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[11] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1868 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[10\] " "Pin ABUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[10] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1869 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[9\] " "Pin ABUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[9] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1870 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[8\] " "Pin ABUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[8] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1871 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[7\] " "Pin ABUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[7] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1872 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[6\] " "Pin ABUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[6] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1873 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[5\] " "Pin ABUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[5] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1874 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[4\] " "Pin ABUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[4] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1875 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[3\] " "Pin ABUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[3] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1876 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[2\] " "Pin ABUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[2] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1877 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[1\] " "Pin ABUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[1] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1878 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[0\] " "Pin ABUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[0] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 40 1616 1792 56 "ABUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1879 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[31\] " "Pin ALUOUT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[31] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1880 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[30\] " "Pin ALUOUT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[30] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1881 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[29\] " "Pin ALUOUT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[29] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1882 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[28\] " "Pin ALUOUT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[28] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1883 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[27\] " "Pin ALUOUT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[27] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1884 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[26\] " "Pin ALUOUT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[26] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1885 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[25\] " "Pin ALUOUT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[25] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1886 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[24\] " "Pin ALUOUT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[24] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1887 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[23\] " "Pin ALUOUT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[23] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1888 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[22\] " "Pin ALUOUT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[22] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1889 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[21\] " "Pin ALUOUT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[21] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1890 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[20\] " "Pin ALUOUT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[20] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1891 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[19\] " "Pin ALUOUT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[19] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1892 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[18\] " "Pin ALUOUT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[18] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1893 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[17\] " "Pin ALUOUT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[17] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1894 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[16\] " "Pin ALUOUT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[16] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1895 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[15\] " "Pin ALUOUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[15] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1896 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[14\] " "Pin ALUOUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[14] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1897 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[13\] " "Pin ALUOUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[13] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1898 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[12\] " "Pin ALUOUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[12] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1899 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[11\] " "Pin ALUOUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[11] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1900 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[10\] " "Pin ALUOUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[10] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1901 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[9\] " "Pin ALUOUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[9] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1902 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[8\] " "Pin ALUOUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[8] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1903 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[7\] " "Pin ALUOUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[7] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1904 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[6\] " "Pin ALUOUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[6] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1905 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[5\] " "Pin ALUOUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[5] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1906 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[4\] " "Pin ALUOUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[4] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1907 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[3\] " "Pin ALUOUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[3] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1908 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[2\] " "Pin ALUOUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[2] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1909 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[1\] " "Pin ALUOUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[1] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1910 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOUT\[0\] " "Pin ALUOUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALUOUT[0] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 376 1584 1760 392 "ALUOUT" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1911 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[31\] " "Pin base\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[31] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1912 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[30\] " "Pin base\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[30] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1913 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[29\] " "Pin base\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[29] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1914 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[28\] " "Pin base\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[28] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1915 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[27\] " "Pin base\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[27] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1916 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[26\] " "Pin base\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[26] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1917 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[25\] " "Pin base\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[25] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1918 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[24\] " "Pin base\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[24] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1919 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[23\] " "Pin base\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[23] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1920 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[22\] " "Pin base\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[22] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1921 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[21\] " "Pin base\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[21] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1922 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[20\] " "Pin base\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[20] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1923 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[19\] " "Pin base\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[19] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1924 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[18\] " "Pin base\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[18] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1925 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[17\] " "Pin base\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[17] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1926 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[16\] " "Pin base\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[16] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1927 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[15\] " "Pin base\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[15] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1928 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[14\] " "Pin base\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[14] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1929 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[13\] " "Pin base\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[13] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1930 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[12\] " "Pin base\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[12] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1931 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[11\] " "Pin base\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[11] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1932 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[10\] " "Pin base\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[10] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1933 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[9\] " "Pin base\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[9] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1934 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[8\] " "Pin base\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[8] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1935 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[7\] " "Pin base\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[7] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1936 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[6\] " "Pin base\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[6] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1937 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[5\] " "Pin base\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[5] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1938 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[4\] " "Pin base\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[4] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1939 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[3\] " "Pin base\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[3] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1940 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[2\] " "Pin base\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[2] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1941 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[1\] " "Pin base\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[1] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1942 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "base\[0\] " "Pin base\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { base[0] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 432 32 208 448 "base" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { base[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1943 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[31\] " "Pin IR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[31] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1944 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[30\] " "Pin IR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[30] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1945 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[29\] " "Pin IR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[29] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1946 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[28\] " "Pin IR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[28] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1947 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[27\] " "Pin IR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[27] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1948 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[26\] " "Pin IR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[26] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1949 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[25\] " "Pin IR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[25] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1950 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[24\] " "Pin IR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[24] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1951 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[23\] " "Pin IR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[23] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1952 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[22\] " "Pin IR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[22] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1953 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[21\] " "Pin IR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[21] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1954 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[20\] " "Pin IR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[20] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1955 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[19\] " "Pin IR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[19] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1956 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[18\] " "Pin IR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[18] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1957 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[17\] " "Pin IR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[17] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1958 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[16\] " "Pin IR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[16] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1959 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[15\] " "Pin IR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[15] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1960 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[14\] " "Pin IR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[14] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1961 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[13\] " "Pin IR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[13] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1962 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[12\] " "Pin IR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[12] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1963 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[11\] " "Pin IR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[11] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1964 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[10\] " "Pin IR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[10] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1965 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[9\] " "Pin IR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[9] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1966 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[8\] " "Pin IR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[8] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1967 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[7\] " "Pin IR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[7] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1968 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[6\] " "Pin IR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[6] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1969 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[5\] " "Pin IR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[5] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1970 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[4\] " "Pin IR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[4] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1971 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[3\] " "Pin IR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[3] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Pin IR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[2] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1973 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Pin IR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[1] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1974 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Pin IR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { IR[0] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 248 32 208 264 "IR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1975 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEN\[1\] " "Pin LEN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LEN[1] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 104 1616 1792 120 "LEN" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1976 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEN\[0\] " "Pin LEN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { LEN[0] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 104 1616 1792 120 "LEN" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1977 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[11\] " "Pin offs\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[11] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1978 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[10\] " "Pin offs\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[10] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1979 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[9\] " "Pin offs\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[9] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1980 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[8\] " "Pin offs\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[8] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1981 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[7\] " "Pin offs\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[7] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1982 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[6\] " "Pin offs\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[6] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1983 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[5\] " "Pin offs\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[5] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1984 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[4\] " "Pin offs\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[4] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1985 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[3\] " "Pin offs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[3] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1986 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[2\] " "Pin offs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[2] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1987 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[1\] " "Pin offs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[1] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1988 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "offs\[0\] " "Pin offs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { offs[0] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 448 32 208 464 "offs" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { offs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1989 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[31] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1990 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[30] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1991 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1992 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1993 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1994 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1995 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1996 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1997 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1998 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1999 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2000 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2001 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2002 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2003 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2004 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2005 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2006 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2007 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2008 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2009 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2010 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2011 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2012 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2013 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2014 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2015 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2016 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2017 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2018 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2019 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2020 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 488 32 208 504 "PC" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 2021 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[31\] " "Pin DBUS\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[31] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1816 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[30\] " "Pin DBUS\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[30] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1817 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[29\] " "Pin DBUS\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[29] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1818 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[28\] " "Pin DBUS\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[28] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1819 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[27\] " "Pin DBUS\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[27] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1820 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[26\] " "Pin DBUS\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[26] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1821 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[25\] " "Pin DBUS\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[25] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1822 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[24\] " "Pin DBUS\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[24] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1823 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[23\] " "Pin DBUS\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[23] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1824 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[22\] " "Pin DBUS\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[22] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1825 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[21\] " "Pin DBUS\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[21] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1826 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[20\] " "Pin DBUS\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[20] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1827 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[19\] " "Pin DBUS\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[19] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1828 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[18\] " "Pin DBUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[18] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1829 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[17\] " "Pin DBUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[17] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1830 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[16\] " "Pin DBUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[16] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1831 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[15\] " "Pin DBUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[15] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1832 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[14\] " "Pin DBUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[14] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1833 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[13\] " "Pin DBUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[13] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1834 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[12\] " "Pin DBUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[12] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1835 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[11\] " "Pin DBUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[11] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1836 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[10\] " "Pin DBUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[10] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1837 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[9\] " "Pin DBUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[9] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1838 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[8\] " "Pin DBUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[8] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1839 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[7\] " "Pin DBUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[7] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1840 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[6\] " "Pin DBUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[6] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1841 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[5\] " "Pin DBUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[5] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1842 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[4\] " "Pin DBUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[4] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1843 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[3\] " "Pin DBUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[3] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1844 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[2\] " "Pin DBUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[2] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1845 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[1\] " "Pin DBUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[1] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1846 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[0\] " "Pin DBUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[0] } } } { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 56 1616 1792 72 "DBUS" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 1847 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1677463883355 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1677463883355 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARP.sdc " "Synopsys Design Constraints File file not found: 'ARP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677463884829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677463884830 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677463884906 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1677463884908 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677463884911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1677463885475 ""}  } { { "simulations/rv32i_debug.bdf" "" { Schematic "C:/projects/ARP/simulations/rv32i_debug.bdf" { { 904 1616 1792 920 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 7627 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677463885475 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677463887032 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677463887047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677463887049 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677463887062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677463887080 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677463887092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677463887092 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677463887102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677463887361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1677463887374 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677463887374 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "208 unused 2.5V 0 176 32 " "Number of I/O pins in group: 208 (unused VREF, 2.5V VCCIO, 0 input, 176 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1677463887390 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1677463887390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677463887390 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677463887393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677463887393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677463887393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677463887393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677463887393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677463887393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677463887393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1677463887393 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1677463887393 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677463887393 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1677463888013 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1677463888013 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677463888017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677463890821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677463893335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677463893385 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677463918607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677463918608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677463920540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/projects/ARP/" { { 1 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 49% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1677463927867 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677463927867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677463969199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1677463969203 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677463969203 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.30 " "Total time spent on timing analysis during the Fitter is 5.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1677463969422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677463969511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677463971460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677463971527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677463973197 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677463975513 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1677463977991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/ARP/output_files/ARP.fit.smsg " "Generated suppressed messages file C:/projects/ARP/output_files/ARP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677463978776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677463980723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 03:13:00 2023 " "Processing ended: Mon Feb 27 03:13:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677463980723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677463980723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677463980723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677463980723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677463982896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677463982897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 03:13:02 2023 " "Processing started: Mon Feb 27 03:13:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677463982897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677463982897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677463982897 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677463984798 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677463984847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677463985557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 03:13:05 2023 " "Processing ended: Mon Feb 27 03:13:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677463985557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677463985557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677463985557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677463985557 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677463986337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677463988101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677463988104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 03:13:07 2023 " "Processing started: Mon Feb 27 03:13:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677463988104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677463988104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARP -c ARP " "Command: quartus_sta ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677463988104 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1677463988392 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677463988974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677463989093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677463989093 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARP.sdc " "Synopsys Design Constraints File file not found: 'ARP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1677463990157 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1677463990158 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677463990185 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677463990185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1677463990406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677463990407 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1677463990410 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1677463990450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677463991104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677463991104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.626 " "Worst-case setup slack is -16.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.626          -14069.812 CLK  " "  -16.626          -14069.812 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463991112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLK  " "    0.344               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463991189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677463991197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677463991207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1060.000 CLK  " "   -3.000           -1060.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463991219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463991219 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1677463992945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1677463993013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1677463995121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677463995728 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677463995728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.809 " "Worst-case setup slack is -14.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.809          -12530.062 CLK  " "  -14.809          -12530.062 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463995739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLK  " "    0.299               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463995817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677463995829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677463995842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1060.000 CLK  " "   -3.000           -1060.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463995858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463995858 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1677463997532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1677463998230 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677463998230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.024 " "Worst-case setup slack is -9.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.024           -7774.365 CLK  " "   -9.024           -7774.365 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463998246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK  " "    0.179               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463998332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677463998352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1677463998369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1137.144 CLK  " "   -3.000           -1137.144 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677463998387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677463998387 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677464001069 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677464001199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677464001682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 03:13:21 2023 " "Processing ended: Mon Feb 27 03:13:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677464001682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677464001682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677464001682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677464001682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677464003981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677464003982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 03:13:23 2023 " "Processing started: Mon Feb 27 03:13:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677464003982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677464003982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677464003982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_85c_slow.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_85c_slow.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677464006334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_0c_slow.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_0c_slow.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677464007282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_min_1200mv_0c_fast.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_min_1200mv_0c_fast.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677464008261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677464009219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_85c_v_slow.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_85c_v_slow.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677464009970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_6_1200mv_0c_v_slow.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_6_1200mv_0c_v_slow.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677464010718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_min_1200mv_0c_v_fast.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_min_1200mv_0c_v_fast.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677464011480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP_v.sdo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP_v.sdo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1677464012219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677464012469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 03:13:32 2023 " "Processing ended: Mon Feb 27 03:13:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677464012469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677464012469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677464012469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677464012469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1491 s " "Quartus II Full Compilation was successful. 0 errors, 1491 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677464013391 ""}
