$date
	Thu Feb 18 23:01:35 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module wb $end
$scope module my_tg $end
$var reg 1 ! s1 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 " s2 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 # s3 $end
$upscope $end
$upscope $end
$scope module wb $end
$scope module my_tg $end
$var reg 1 $ a1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#3
1"
#11
0"
1!
#17
0$
#25
1"
#34
1$
#44
