$date
	Thu Apr  6 14:14:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 2 ! pos [1:0] $end
$var reg 4 " in [3:0] $end
$scope module u0 $end
$var wire 4 # in [3:0] $end
$var reg 2 $ pos [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#50
b1 "
b1 #
#100
b10 "
b10 #
#150
b11 "
b11 #
#200
b100 "
b100 #
#250
b101 "
b101 #
#300
b110 "
b110 #
#350
b111 "
b111 #
#400
b1000 "
b1000 #
#450
b1001 "
b1001 #
#500
b1010 "
b1010 #
#550
b1011 "
b1011 #
#600
b1100 "
b1100 #
#650
b1101 "
b1101 #
#700
b1110 "
b1110 #
#750
b1111 "
b1111 #
