From c0e9dcd1987495555935c327f24f9301e8d327d7 Mon Sep 17 00:00:00 2001
From: Joseph Liu <kwliu@nuvoton.com>
Date: Fri, 10 Feb 2023 12:01:52 +0800
Subject: [PATCH] support CPLD UART 16450

Signed-off-by: Joseph Liu <kwliu@nuvoton.com>
---
 .../boot/dts/nuvoton/nuvoton-npcm845-evb.dts  | 59 ++++++++++++++++++-
 .../nuvoton/nuvoton-npcm845-pincfg-evb.dtsi   |  5 ++
 2 files changed, 63 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts
index b7295b9a741a..016a38453d87 100644
--- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts
+++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts
@@ -12,6 +12,10 @@ / {
 
 	aliases {
 		serial0 = &serial0;
+		serial1 = &cpld_serial0;
+		serial2 = &cpld_serial1;
+		serial3 = &cpld_serial2;
+		serial4 = &cpld_serial3;
 		ethernet0 = &gmac0;
 		ethernet1 = &gmac1;
 		ethernet2 = &gmac2;
@@ -168,6 +172,46 @@ tip {
 		shmem = <&ch0_shm>;
 		status = "okay";
 	};
+
+	cpld_serial0: cpld_uart@f8000800 {
+		device_type = "serial";
+		compatible = "ns16450";
+		reg = <0x0 0xf8000800 0x0 0x200>;
+		reg-shift = <0>;
+		clocks = <&clk NPCM8XX_CLK_UART>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
+	};
+
+	cpld_serial1: cpld_uart@f8000a00 {
+		device_type = "serial";
+		compatible = "ns16450";
+		reg = <0x0 0xf8000a00 0x0 0x200>;
+		reg-shift = <0>;
+		clocks = <&clk NPCM8XX_CLK_UART>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
+	};
+
+	cpld_serial2: cpld_uart@f8000c00 {
+		device_type = "serial";
+		compatible = "ns16450";
+		reg = <0x0 0xf8000c00 0x0 0x200>;
+		reg-shift = <0>;
+		clocks = <&clk NPCM8XX_CLK_UART>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
+	};
+
+	cpld_serial3: cpld_uart@f8000e00 {
+		device_type = "serial";
+		compatible = "ns16450";
+		reg = <0x0 0xf8000e00 0x0 0x200>;
+		reg-shift = <0>;
+		clocks = <&clk NPCM8XX_CLK_UART>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
+	};
 };
 
 &tmps {
@@ -287,6 +331,9 @@ system1@0 {
 
 &fiux {
 	spix-mode;
+	pinctrl-names = "default";
+	pinctrl-0 = <&spix_pins>;
+	status = "okay";
 };
 
 &ehci1 {
@@ -631,7 +678,7 @@ &pinctrl {
 	pinctrl-0 = <
 			&jtag2_pins
 			&lpc_pins
-			&spix_pins
+			&pin47
 			&pin4_slew
 			&pin5_slew
 			&pin6_slew
@@ -642,6 +689,16 @@ &pin240_slew
 			&pin241_slew
 			&pin242_slew
 			&pin243_slew>;
+
+	gpio1: gpio@f0011000 {
+			interrupt-controller;
+			#interrupt-cells = <2>;
+			gpio-line-names =
+			"","","","","","","","",
+			"","","","","","","","",
+			"","","","","","","","",
+			"","","","","","","","";
+	};
 };
 
 &video {
diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-pincfg-evb.dtsi b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-pincfg-evb.dtsi
index c5fdac07984e..548aff926748 100644
--- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-pincfg-evb.dtsi
+++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-pincfg-evb.dtsi
@@ -27,6 +27,11 @@ pin34_slew: pin34-slew {
 			pins = "I3C4_SDA";
 			slew-rate = <1>;
 		};
+		pin47: pin47 {
+			pins = "GPIO47/SI1n_RI1";
+			bias-disable;
+			input-enable;
+		};
 		pin106_slew: pin106-slew {
 			pins = "GPIO106/I3C5_SCL";
 			slew-rate = <1>;
-- 
2.34.1

