
riskyPilot.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020b2  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          000000ea  00800060  00800060  00002126  2**0
                  ALLOC
  2 .stab         00003708  00000000  00000000  00002128  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000a6d  00000000  00000000  00005830  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000240  00000000  00000000  000062a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002fc3  00000000  00000000  000064e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e16  00000000  00000000  000094a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000157b  00000000  00000000  0000a2b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000750  00000000  00000000  0000b834  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000be8  00000000  00000000  0000bf84  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000020bd  00000000  00000000  0000cb6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000080  00000000  00000000  0000ec29  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 74 00 	jmp	0xe8	; 0xe8 <__ctors_end>
       4:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
       8:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
       c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      10:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      14:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      18:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      1c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      20:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      24:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      28:	0c 94 e3 09 	jmp	0x13c6	; 0x13c6 <__vector_10>
      2c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      30:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      34:	0c 94 a1 0b 	jmp	0x1742	; 0x1742 <__vector_13>
      38:	0c 94 d1 0b 	jmp	0x17a2	; 0x17a2 <__vector_14>
      3c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      40:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      44:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      48:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      4c:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      50:	0c 94 91 00 	jmp	0x122	; 0x122 <__bad_interrupt>
      54:	07 63       	ori	r16, 0x37	; 55
      56:	42 36       	cpi	r20, 0x62	; 98
      58:	b7 9b       	sbis	0x16, 7	; 22
      5a:	d8 a7       	lds	r29, 0x78
      5c:	1a 39       	cpi	r17, 0x9A	; 154
      5e:	68 56       	subi	r22, 0x68	; 104
      60:	18 ae       	sts	0xb8, r17
      62:	ba ab       	sts	0x5a, r27
      64:	55 8c       	ldd	r5, Z+29	; 0x1d
      66:	1d 3c       	cpi	r17, 0xCD	; 205
      68:	b7 cc       	rjmp	.-1682   	; 0xfffff9d8 <__eeprom_end+0xff7ef9d8>
      6a:	57 63       	ori	r21, 0x37	; 55
      6c:	bd 6d       	ori	r27, 0xDD	; 221
      6e:	ed fd       	.word	0xfded	; ????
      70:	75 3e       	cpi	r23, 0xE5	; 229
      72:	f6 17       	cp	r31, r22
      74:	72 31       	cpi	r23, 0x12	; 18
      76:	bf 00       	.word	0x00bf	; ????
      78:	00 00       	nop
      7a:	80 3f       	cpi	r24, 0xF0	; 240
      7c:	08 00       	.word	0x0008	; ????
      7e:	00 00       	nop
      80:	be 92       	st	-X, r11
      82:	24 49       	sbci	r18, 0x94	; 148
      84:	12 3e       	cpi	r17, 0xE2	; 226
      86:	ab aa       	sts	0x9b, r26
      88:	aa 2a       	or	r10, r26
      8a:	be cd       	rjmp	.-1156   	; 0xfffffc08 <__eeprom_end+0xff7efc08>
      8c:	cc cc       	rjmp	.-1640   	; 0xfffffa26 <__eeprom_end+0xff7efa26>
      8e:	4c 3e       	cpi	r20, 0xEC	; 236
      90:	00 00       	nop
      92:	00 80       	ld	r0, Z
      94:	be ab       	sts	0x5e, r27
      96:	aa aa       	sts	0x9a, r26
      98:	aa 3e       	cpi	r26, 0xEA	; 234
      9a:	00 00       	nop
      9c:	00 00       	nop
      9e:	bf 00       	.word	0x00bf	; ????
      a0:	00 00       	nop
      a2:	80 3f       	cpi	r24, 0xF0	; 240
      a4:	00 00       	nop
      a6:	00 00       	nop
      a8:	00 08       	sbc	r0, r0
      aa:	41 78       	andi	r20, 0x81	; 129
      ac:	d3 bb       	out	0x13, r29	; 19
      ae:	43 87       	std	Z+11, r20	; 0x0b
      b0:	d1 13       	cpse	r29, r17
      b2:	3d 19       	sub	r19, r13
      b4:	0e 3c       	cpi	r16, 0xCE	; 206
      b6:	c3 bd       	out	0x23, r28	; 35
      b8:	42 82       	std	Z+2, r4	; 0x02
      ba:	ad 2b       	or	r26, r29
      bc:	3e 68       	ori	r19, 0x8E	; 142
      be:	ec 82       	std	Y+4, r14	; 0x04
      c0:	76 be       	out	0x36, r7	; 54
      c2:	d9 8f       	std	Y+25, r29	; 0x19
      c4:	e1 a9       	sts	0x41, r30
      c6:	3e 4c       	sbci	r19, 0xCE	; 206
      c8:	80 ef       	ldi	r24, 0xF0	; 240
      ca:	ff be       	out	0x3f, r15	; 63
      cc:	01 c4       	rjmp	.+2050   	; 0x8d0 <BMP085_Calibration+0x2>
      ce:	ff 7f       	andi	r31, 0xFF	; 255
      d0:	3f 00       	.word	0x003f	; ????
      d2:	00 00       	nop
	...

000000d6 <pxLooplist>:
      d6:	27 05 33 05                                         '.3.

000000da <pxTDBlist>:
      da:	e5 00 e2 00                                         ....

000000de <pxTCBlist>:
      de:	3f 01 46 01                                         ?.F.

000000e2 <tdb01>:
      e2:	dd 8d 00                                            ...

000000e5 <tdb00>:
      e5:	d3 bb 00                                            ...

000000e8 <__ctors_end>:
      e8:	11 24       	eor	r1, r1
      ea:	1f be       	out	0x3f, r1	; 63
      ec:	cf e5       	ldi	r28, 0x5F	; 95
      ee:	d8 e0       	ldi	r29, 0x08	; 8
      f0:	de bf       	out	0x3e, r29	; 62
      f2:	cd bf       	out	0x3d, r28	; 61

000000f4 <__do_copy_data>:
      f4:	10 e0       	ldi	r17, 0x00	; 0
      f6:	a0 e6       	ldi	r26, 0x60	; 96
      f8:	b0 e0       	ldi	r27, 0x00	; 0
      fa:	e2 eb       	ldi	r30, 0xB2	; 178
      fc:	f0 e2       	ldi	r31, 0x20	; 32
      fe:	02 c0       	rjmp	.+4      	; 0x104 <__do_copy_data+0x10>
     100:	05 90       	lpm	r0, Z+
     102:	0d 92       	st	X+, r0
     104:	a0 36       	cpi	r26, 0x60	; 96
     106:	b1 07       	cpc	r27, r17
     108:	d9 f7       	brne	.-10     	; 0x100 <__do_copy_data+0xc>

0000010a <__do_clear_bss>:
     10a:	11 e0       	ldi	r17, 0x01	; 1
     10c:	a0 e6       	ldi	r26, 0x60	; 96
     10e:	b0 e0       	ldi	r27, 0x00	; 0
     110:	01 c0       	rjmp	.+2      	; 0x114 <.do_clear_bss_start>

00000112 <.do_clear_bss_loop>:
     112:	1d 92       	st	X+, r1

00000114 <.do_clear_bss_start>:
     114:	aa 34       	cpi	r26, 0x4A	; 74
     116:	b1 07       	cpc	r27, r17
     118:	e1 f7       	brne	.-8      	; 0x112 <.do_clear_bss_loop>
     11a:	0e 94 16 09 	call	0x122c	; 0x122c <main>
     11e:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <_exit>

00000122 <__bad_interrupt>:
     122:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000126 <input_init>:
//----------------------------------------
// 
//----------------------------------------
void input_init()
{
	input_DDR &= ~(1<<BMP085_pin);//Input
     126:	a2 98       	cbi	0x14, 2	; 20
	input_PORT |= (1<<BMP085_pin);//Enable PullUp
     128:	aa 9a       	sbi	0x15, 2	; 21
}
     12a:	08 95       	ret

0000012c <bmp085ReadShort>:
//----------------------------------------
// 
//----------------------------------------
uint16_t bmp085ReadShort(uint8_t address, uint8_t* error_code)
{
     12c:	ef 92       	push	r14
     12e:	ff 92       	push	r15
     130:	0f 93       	push	r16
     132:	1f 93       	push	r17
     134:	cf 93       	push	r28
     136:	df 93       	push	r29
     138:	08 2f       	mov	r16, r24
     13a:	eb 01       	movw	r28, r22
	uint16_t msb=0;
	uint16_t lsb=0;
	uint16_t data;
	//Send Start Condition
	i2cSendStart();	
     13c:	0e 94 1d 0b 	call	0x163a	; 0x163a <i2cSendStart>
	*error_code=i2cWaitForComplete();
     140:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     144:	88 83       	st	Y, r24
	if (*error_code==0){
     146:	88 23       	and	r24, r24
     148:	09 f0       	breq	.+2      	; 0x14c <bmp085ReadShort+0x20>
     14a:	86 c0       	rjmp	.+268    	; 0x258 <bmp085ReadShort+0x12c>
		*error_code=checki2cReturnCode(TW_START);
     14c:	88 e0       	ldi	r24, 0x08	; 8
     14e:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     152:	88 83       	st	Y, r24
	}//
	//printf("error code: %d \n",error_code);


	//Tell Slave to go in receive mode
	if (*error_code==0){	
     154:	88 23       	and	r24, r24
     156:	09 f0       	breq	.+2      	; 0x15a <bmp085ReadShort+0x2e>
     158:	82 c0       	rjmp	.+260    	; 0x25e <bmp085ReadShort+0x132>
		i2cSendByte(BMP085_W);	// write 0xEE
     15a:	8e ee       	ldi	r24, 0xEE	; 238
     15c:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     160:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     164:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     166:	88 23       	and	r24, r24
     168:	09 f0       	breq	.+2      	; 0x16c <bmp085ReadShort+0x40>
     16a:	7c c0       	rjmp	.+248    	; 0x264 <bmp085ReadShort+0x138>
		*error_code=checki2cReturnCode(TW_MT_SLA_ACK);
     16c:	88 e1       	ldi	r24, 0x18	; 24
     16e:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     172:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);
	
	
	//Send read address to Salve
	if (*error_code==0){	
     174:	88 23       	and	r24, r24
     176:	09 f0       	breq	.+2      	; 0x17a <bmp085ReadShort+0x4e>
     178:	78 c0       	rjmp	.+240    	; 0x26a <bmp085ReadShort+0x13e>
		i2cSendByte(address);	// write register address
     17a:	80 2f       	mov	r24, r16
     17c:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     180:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     184:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     186:	88 23       	and	r24, r24
     188:	09 f0       	breq	.+2      	; 0x18c <bmp085ReadShort+0x60>
     18a:	72 c0       	rjmp	.+228    	; 0x270 <bmp085ReadShort+0x144>
		*error_code=checki2cReturnCode(TW_MT_DATA_ACK);
     18c:	88 e2       	ldi	r24, 0x28	; 40
     18e:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     192:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);

	//Send Restart to Slave
	if (*error_code==0){	
     194:	88 23       	and	r24, r24
     196:	09 f0       	breq	.+2      	; 0x19a <bmp085ReadShort+0x6e>
     198:	6e c0       	rjmp	.+220    	; 0x276 <bmp085ReadShort+0x14a>
		i2cSendStart();
     19a:	0e 94 1d 0b 	call	0x163a	; 0x163a <i2cSendStart>
		*error_code=i2cWaitForComplete();
     19e:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     1a2:	88 83       	st	Y, r24
	}
	if (*error_code==0){	
     1a4:	88 23       	and	r24, r24
     1a6:	09 f0       	breq	.+2      	; 0x1aa <bmp085ReadShort+0x7e>
     1a8:	69 c0       	rjmp	.+210    	; 0x27c <bmp085ReadShort+0x150>
		*error_code=checki2cReturnCode(TW_REP_START);
     1aa:	80 e1       	ldi	r24, 0x10	; 16
     1ac:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     1b0:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);


	//Tell Salve go in send mode
	if (*error_code==0){	
     1b2:	88 23       	and	r24, r24
     1b4:	09 f0       	breq	.+2      	; 0x1b8 <bmp085ReadShort+0x8c>
     1b6:	65 c0       	rjmp	.+202    	; 0x282 <bmp085ReadShort+0x156>
		i2cSendByte(BMP085_R);	// read 0xEF
     1b8:	8f ee       	ldi	r24, 0xEF	; 239
     1ba:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     1be:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     1c2:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     1c4:	88 23       	and	r24, r24
     1c6:	09 f0       	breq	.+2      	; 0x1ca <bmp085ReadShort+0x9e>
     1c8:	5f c0       	rjmp	.+190    	; 0x288 <bmp085ReadShort+0x15c>
		*error_code=checki2cReturnCode(TW_MR_SLA_ACK);
     1ca:	80 e4       	ldi	r24, 0x40	; 64
     1cc:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     1d0:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);


	//Get MSB from Salve
	if (*error_code==0){	
     1d2:	88 23       	and	r24, r24
     1d4:	09 f0       	breq	.+2      	; 0x1d8 <bmp085ReadShort+0xac>
     1d6:	5b c0       	rjmp	.+182    	; 0x28e <bmp085ReadShort+0x162>
		i2cReceiveByteACK();
     1d8:	0e 94 3b 0b 	call	0x1676	; 0x1676 <i2cReceiveByteACK>
		*error_code=i2cWaitForComplete();
     1dc:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     1e0:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);
	if (*error_code==0){	
     1e2:	88 23       	and	r24, r24
     1e4:	09 f0       	breq	.+2      	; 0x1e8 <bmp085ReadShort+0xbc>
     1e6:	56 c0       	rjmp	.+172    	; 0x294 <bmp085ReadShort+0x168>
		msb = i2cGetReceivedByte();	// Get MSB result
     1e8:	0e 94 4d 0b 	call	0x169a	; 0x169a <i2cGetReceivedByte>
     1ec:	08 2f       	mov	r16, r24
     1ee:	10 e0       	ldi	r17, 0x00	; 0
		*error_code=i2cWaitForComplete();
     1f0:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     1f4:	88 83       	st	Y, r24
	}
	//ACKM
	if (*error_code==0){	
     1f6:	88 23       	and	r24, r24
     1f8:	09 f0       	breq	.+2      	; 0x1fc <bmp085ReadShort+0xd0>
     1fa:	4e c0       	rjmp	.+156    	; 0x298 <bmp085ReadShort+0x16c>
		*error_code=checki2cReturnCode(TW_MR_DATA_ACK);
     1fc:	80 e5       	ldi	r24, 0x50	; 80
     1fe:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     202:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);

	
	//Get LSB from Slave
	if (*error_code==0){
     204:	88 23       	and	r24, r24
     206:	09 f0       	breq	.+2      	; 0x20a <bmp085ReadShort+0xde>
     208:	47 c0       	rjmp	.+142    	; 0x298 <bmp085ReadShort+0x16c>
		i2cReceiveByteNACK();
     20a:	0e 94 3e 0b 	call	0x167c	; 0x167c <i2cReceiveByteNACK>
		*error_code=i2cWaitForComplete();
     20e:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     212:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);
	if (*error_code==0){	
     214:	88 23       	and	r24, r24
     216:	09 f0       	breq	.+2      	; 0x21a <bmp085ReadShort+0xee>
     218:	3f c0       	rjmp	.+126    	; 0x298 <bmp085ReadShort+0x16c>
		lsb = i2cGetReceivedByte();	// Get LSB result
     21a:	0e 94 4d 0b 	call	0x169a	; 0x169a <i2cGetReceivedByte>
     21e:	e8 2e       	mov	r14, r24
     220:	ff 24       	eor	r15, r15
		*error_code=i2cWaitForComplete();
     222:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     226:	88 83       	st	Y, r24
	}
	//NACKM
	if (*error_code==0){	
     228:	88 23       	and	r24, r24
     22a:	49 f4       	brne	.+18     	; 0x23e <bmp085ReadShort+0x112>
		*error_code=checki2cReturnCode(TW_MR_DATA_NACK);
     22c:	88 e5       	ldi	r24, 0x58	; 88
     22e:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     232:	88 83       	st	Y, r24
	//printf("error code: %d \n",error_code);
	//printf("TWSR STATUS: %d \n",(TWSR & 0xF8));
	
		
	//Send Stop on the Bus
	if (*error_code==0){
     234:	88 23       	and	r24, r24
     236:	19 f4       	brne	.+6      	; 0x23e <bmp085ReadShort+0x112>
		*error_code=i2cSendStop();
     238:	0e 94 20 0b 	call	0x1640	; 0x1640 <i2cSendStop>
     23c:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);
	
	data = (msb << 8) + lsb;
     23e:	10 2f       	mov	r17, r16
     240:	00 27       	eor	r16, r16
     242:	e0 0e       	add	r14, r16
     244:	f1 1e       	adc	r15, r17
	return data;
}
     246:	8e 2d       	mov	r24, r14
     248:	9f 2d       	mov	r25, r15
     24a:	df 91       	pop	r29
     24c:	cf 91       	pop	r28
     24e:	1f 91       	pop	r17
     250:	0f 91       	pop	r16
     252:	ff 90       	pop	r15
     254:	ef 90       	pop	r14
     256:	08 95       	ret
	uint16_t lsb=0;
	uint16_t data;
	//Send Start Condition
	i2cSendStart();	
	*error_code=i2cWaitForComplete();
	if (*error_code==0){
     258:	00 e0       	ldi	r16, 0x00	; 0
     25a:	10 e0       	ldi	r17, 0x00	; 0
     25c:	1d c0       	rjmp	.+58     	; 0x298 <bmp085ReadShort+0x16c>
	}//
	//printf("error code: %d \n",error_code);


	//Tell Slave to go in receive mode
	if (*error_code==0){	
     25e:	00 e0       	ldi	r16, 0x00	; 0
     260:	10 e0       	ldi	r17, 0x00	; 0
     262:	1a c0       	rjmp	.+52     	; 0x298 <bmp085ReadShort+0x16c>
		i2cSendByte(BMP085_W);	// write 0xEE
		*error_code=i2cWaitForComplete();
	}
	//ACKS
	if (*error_code==0){	
     264:	00 e0       	ldi	r16, 0x00	; 0
     266:	10 e0       	ldi	r17, 0x00	; 0
     268:	17 c0       	rjmp	.+46     	; 0x298 <bmp085ReadShort+0x16c>
	}
	//printf("error code: %d \n",error_code);
	
	
	//Send read address to Salve
	if (*error_code==0){	
     26a:	00 e0       	ldi	r16, 0x00	; 0
     26c:	10 e0       	ldi	r17, 0x00	; 0
     26e:	14 c0       	rjmp	.+40     	; 0x298 <bmp085ReadShort+0x16c>
		i2cSendByte(address);	// write register address
		*error_code=i2cWaitForComplete();
	}
	//ACKS
	if (*error_code==0){	
     270:	00 e0       	ldi	r16, 0x00	; 0
     272:	10 e0       	ldi	r17, 0x00	; 0
     274:	11 c0       	rjmp	.+34     	; 0x298 <bmp085ReadShort+0x16c>
		*error_code=checki2cReturnCode(TW_MT_DATA_ACK);
	}
	//printf("error code: %d \n",error_code);

	//Send Restart to Slave
	if (*error_code==0){	
     276:	00 e0       	ldi	r16, 0x00	; 0
     278:	10 e0       	ldi	r17, 0x00	; 0
     27a:	0e c0       	rjmp	.+28     	; 0x298 <bmp085ReadShort+0x16c>
		i2cSendStart();
		*error_code=i2cWaitForComplete();
	}
	if (*error_code==0){	
     27c:	00 e0       	ldi	r16, 0x00	; 0
     27e:	10 e0       	ldi	r17, 0x00	; 0
     280:	0b c0       	rjmp	.+22     	; 0x298 <bmp085ReadShort+0x16c>
	}
	//printf("error code: %d \n",error_code);


	//Tell Salve go in send mode
	if (*error_code==0){	
     282:	00 e0       	ldi	r16, 0x00	; 0
     284:	10 e0       	ldi	r17, 0x00	; 0
     286:	08 c0       	rjmp	.+16     	; 0x298 <bmp085ReadShort+0x16c>
		i2cSendByte(BMP085_R);	// read 0xEF
		*error_code=i2cWaitForComplete();
	}
	//ACKS
	if (*error_code==0){	
     288:	00 e0       	ldi	r16, 0x00	; 0
     28a:	10 e0       	ldi	r17, 0x00	; 0
     28c:	05 c0       	rjmp	.+10     	; 0x298 <bmp085ReadShort+0x16c>
	}
	//printf("error code: %d \n",error_code);


	//Get MSB from Salve
	if (*error_code==0){	
     28e:	00 e0       	ldi	r16, 0x00	; 0
     290:	10 e0       	ldi	r17, 0x00	; 0
     292:	02 c0       	rjmp	.+4      	; 0x298 <bmp085ReadShort+0x16c>
		i2cReceiveByteACK();
		*error_code=i2cWaitForComplete();
	}
	//printf("error code: %d \n",error_code);
	if (*error_code==0){	
     294:	00 e0       	ldi	r16, 0x00	; 0
     296:	10 e0       	ldi	r17, 0x00	; 0
	if (*error_code==0){	
		i2cSendByte(BMP085_R);	// read 0xEF
		*error_code=i2cWaitForComplete();
	}
	//ACKS
	if (*error_code==0){	
     298:	ee 24       	eor	r14, r14
     29a:	ff 24       	eor	r15, r15
     29c:	d0 cf       	rjmp	.-96     	; 0x23e <bmp085ReadShort+0x112>

0000029e <bmp085ReadTemp>:
}
//----------------------------------------
// 
//----------------------------------------
int32_t bmp085ReadTemp(uint8_t* error_code)
{
     29e:	0f 93       	push	r16
     2a0:	1f 93       	push	r17
     2a2:	cf 93       	push	r28
     2a4:	df 93       	push	r29
     2a6:	ec 01       	movw	r28, r24
	
	int32_t temperature = 0;
	//Send Start Condition
	i2cSendStart();	
     2a8:	0e 94 1d 0b 	call	0x163a	; 0x163a <i2cSendStart>
	*error_code=i2cWaitForComplete();
     2ac:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     2b0:	88 83       	st	Y, r24
	if (*error_code==0){
     2b2:	88 23       	and	r24, r24
     2b4:	99 f5       	brne	.+102    	; 0x31c <bmp085ReadTemp+0x7e>
		*error_code=checki2cReturnCode(TW_START);
     2b6:	88 e0       	ldi	r24, 0x08	; 8
     2b8:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     2bc:	88 83       	st	Y, r24
	}

	//printf("error code: %d \n",error_code);
	
	//Tell Salve go in receive mode
	if (*error_code==0){	
     2be:	88 23       	and	r24, r24
     2c0:	69 f5       	brne	.+90     	; 0x31c <bmp085ReadTemp+0x7e>
		i2cSendByte(BMP085_W);	// write 0xEE
     2c2:	8e ee       	ldi	r24, 0xEE	; 238
     2c4:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     2c8:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     2cc:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     2ce:	88 23       	and	r24, r24
     2d0:	29 f5       	brne	.+74     	; 0x31c <bmp085ReadTemp+0x7e>
		*error_code=checki2cReturnCode(TW_MT_SLA_ACK);
     2d2:	88 e1       	ldi	r24, 0x18	; 24
     2d4:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     2d8:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);
	
	//Write control register address
	if (*error_code==0){	
     2da:	88 23       	and	r24, r24
     2dc:	f9 f4       	brne	.+62     	; 0x31c <bmp085ReadTemp+0x7e>
		i2cSendByte(0xF4);	// write 0xF4
     2de:	84 ef       	ldi	r24, 0xF4	; 244
     2e0:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     2e4:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     2e8:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     2ea:	88 23       	and	r24, r24
     2ec:	b9 f4       	brne	.+46     	; 0x31c <bmp085ReadTemp+0x7e>
		*error_code=checki2cReturnCode(TW_MT_DATA_ACK);
     2ee:	88 e2       	ldi	r24, 0x28	; 40
     2f0:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     2f4:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);
	//printf("TWSR STATUS: %d \n",(TWSR & 0xF8));

	//Write control register value
	if (*error_code==0){	
     2f6:	88 23       	and	r24, r24
     2f8:	89 f4       	brne	.+34     	; 0x31c <bmp085ReadTemp+0x7e>
		i2cSendByte(0x2E);	// write 0x2E
     2fa:	8e e2       	ldi	r24, 0x2E	; 46
     2fc:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     300:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     304:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     306:	88 23       	and	r24, r24
     308:	49 f4       	brne	.+18     	; 0x31c <bmp085ReadTemp+0x7e>
		*error_code=checki2cReturnCode(TW_MT_DATA_ACK);
     30a:	88 e2       	ldi	r24, 0x28	; 40
     30c:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     310:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);

	
	//Send Stop on the Bus
	if (*error_code==0){
     312:	88 23       	and	r24, r24
     314:	19 f4       	brne	.+6      	; 0x31c <bmp085ReadTemp+0x7e>
		*error_code=i2cSendStop();
     316:	0e 94 20 0b 	call	0x1640	; 0x1640 <i2cSendStop>
     31a:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);

		uint16_t i = 0;		//time out variable

	while(!(input_PIN & (1<<BMP085_pin)) && (i < 5000)){
     31c:	9a 99       	sbic	0x13, 2	; 19
     31e:	07 c0       	rjmp	.+14     	; 0x32e <bmp085ReadTemp+0x90>
     320:	88 e8       	ldi	r24, 0x88	; 136
     322:	93 e1       	ldi	r25, 0x13	; 19
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     324:	00 00       	nop
     326:	9a 99       	sbic	0x13, 2	; 19
     328:	02 c0       	rjmp	.+4      	; 0x32e <bmp085ReadTemp+0x90>
     32a:	01 97       	sbiw	r24, 0x01	; 1
     32c:	d9 f7       	brne	.-10     	; 0x324 <bmp085ReadTemp+0x86>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     32e:	83 ec       	ldi	r24, 0xC3	; 195
     330:	99 e0       	ldi	r25, 0x09	; 9
     332:	01 97       	sbiw	r24, 0x01	; 1
     334:	f1 f7       	brne	.-4      	; 0x332 <bmp085ReadTemp+0x94>
     336:	00 c0       	rjmp	.+0      	; 0x338 <bmp085ReadTemp+0x9a>
     338:	00 00       	nop
		i++;
	};
	
	_delay_ms(10);	// min time is 4.5ms
	
	if (*error_code==0){
     33a:	88 81       	ld	r24, Y
     33c:	88 23       	and	r24, r24
     33e:	41 f4       	brne	.+16     	; 0x350 <bmp085ReadTemp+0xb2>
		temperature = bmp085ReadShort(0xF6,error_code);
     340:	86 ef       	ldi	r24, 0xF6	; 246
     342:	be 01       	movw	r22, r28
     344:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     348:	8c 01       	movw	r16, r24
     34a:	20 e0       	ldi	r18, 0x00	; 0
     34c:	30 e0       	ldi	r19, 0x00	; 0
     34e:	03 c0       	rjmp	.+6      	; 0x356 <bmp085ReadTemp+0xb8>
// 
//----------------------------------------
int32_t bmp085ReadTemp(uint8_t* error_code)
{
	
	int32_t temperature = 0;
     350:	00 e0       	ldi	r16, 0x00	; 0
     352:	10 e0       	ldi	r17, 0x00	; 0
     354:	98 01       	movw	r18, r16
		temperature = bmp085ReadShort(0xF6,error_code);
	}

	
	return temperature;
}
     356:	60 2f       	mov	r22, r16
     358:	71 2f       	mov	r23, r17
     35a:	82 2f       	mov	r24, r18
     35c:	93 2f       	mov	r25, r19
     35e:	df 91       	pop	r29
     360:	cf 91       	pop	r28
     362:	1f 91       	pop	r17
     364:	0f 91       	pop	r16
     366:	08 95       	ret

00000368 <bmp085ReadPressure>:
//----------------------------------------
// 
//----------------------------------------
int32_t bmp085ReadPressure(uint8_t* error_code)
{
     368:	0f 93       	push	r16
     36a:	1f 93       	push	r17
     36c:	cf 93       	push	r28
     36e:	df 93       	push	r29
     370:	ec 01       	movw	r28, r24
	int32_t pressure = 0;
	//Send Start Condition
	i2cSendStart();	
     372:	0e 94 1d 0b 	call	0x163a	; 0x163a <i2cSendStart>
	*error_code=i2cWaitForComplete();
     376:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     37a:	88 83       	st	Y, r24
	if (*error_code==0){
     37c:	88 23       	and	r24, r24
     37e:	99 f5       	brne	.+102    	; 0x3e6 <bmp085ReadPressure+0x7e>
		*error_code=checki2cReturnCode(TW_START);
     380:	88 e0       	ldi	r24, 0x08	; 8
     382:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     386:	88 83       	st	Y, r24
	}

	//printf("error code: %d \n",error_code);
	
	//Tell Salve go in receive mode
	if (*error_code==0){	
     388:	88 23       	and	r24, r24
     38a:	69 f5       	brne	.+90     	; 0x3e6 <bmp085ReadPressure+0x7e>
		i2cSendByte(BMP085_W);	// write 0xEE
     38c:	8e ee       	ldi	r24, 0xEE	; 238
     38e:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     392:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     396:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     398:	88 23       	and	r24, r24
     39a:	29 f5       	brne	.+74     	; 0x3e6 <bmp085ReadPressure+0x7e>
		*error_code=checki2cReturnCode(TW_MT_SLA_ACK);
     39c:	88 e1       	ldi	r24, 0x18	; 24
     39e:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     3a2:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);
	
	//Write control register address
	if (*error_code==0){	
     3a4:	88 23       	and	r24, r24
     3a6:	f9 f4       	brne	.+62     	; 0x3e6 <bmp085ReadPressure+0x7e>
		i2cSendByte(0xF4);	// write 0xF4
     3a8:	84 ef       	ldi	r24, 0xF4	; 244
     3aa:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     3ae:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     3b2:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     3b4:	88 23       	and	r24, r24
     3b6:	b9 f4       	brne	.+46     	; 0x3e6 <bmp085ReadPressure+0x7e>
		*error_code=checki2cReturnCode(TW_MT_DATA_ACK);
     3b8:	88 e2       	ldi	r24, 0x28	; 40
     3ba:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     3be:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);
	//printf("TWSR STATUS: %d \n",(TWSR & 0xF8));

	//Write control register value
	if (*error_code==0){	
     3c0:	88 23       	and	r24, r24
     3c2:	89 f4       	brne	.+34     	; 0x3e6 <bmp085ReadPressure+0x7e>
		i2cSendByte(0x34+(OSS<<6));	// write 0x34+(OSS<<6)
     3c4:	84 e3       	ldi	r24, 0x34	; 52
     3c6:	0e 94 37 0b 	call	0x166e	; 0x166e <i2cSendByte>
		*error_code=i2cWaitForComplete();
     3ca:	0e 94 41 0b 	call	0x1682	; 0x1682 <i2cWaitForComplete>
     3ce:	88 83       	st	Y, r24
	}
	//ACKS
	if (*error_code==0){	
     3d0:	88 23       	and	r24, r24
     3d2:	49 f4       	brne	.+18     	; 0x3e6 <bmp085ReadPressure+0x7e>
		*error_code=checki2cReturnCode(TW_MT_DATA_ACK);
     3d4:	88 e2       	ldi	r24, 0x28	; 40
     3d6:	0e 94 4f 0b 	call	0x169e	; 0x169e <checki2cReturnCode>
     3da:	88 83       	st	Y, r24
	}
	//printf("error code: %d \n",error_code);

	
	//Send Stop on the Bus
	if (*error_code==0){
     3dc:	88 23       	and	r24, r24
     3de:	19 f4       	brne	.+6      	; 0x3e6 <bmp085ReadPressure+0x7e>
		*error_code=i2cSendStop();
     3e0:	0e 94 20 0b 	call	0x1640	; 0x1640 <i2cSendStop>
     3e4:	88 83       	st	Y, r24
	//printf("error code: %d \n",error_code);

	uint16_t i = 0;		//time out variable && (i < 25000)


	while(!(input_PIN & (1<<BMP085_pin)) && (i < 15000)){
     3e6:	9a 99       	sbic	0x13, 2	; 19
     3e8:	07 c0       	rjmp	.+14     	; 0x3f8 <bmp085ReadPressure+0x90>
     3ea:	88 e9       	ldi	r24, 0x98	; 152
     3ec:	9a e3       	ldi	r25, 0x3A	; 58
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3ee:	00 00       	nop
     3f0:	9a 99       	sbic	0x13, 2	; 19
     3f2:	02 c0       	rjmp	.+4      	; 0x3f8 <bmp085ReadPressure+0x90>
     3f4:	01 97       	sbiw	r24, 0x01	; 1
     3f6:	d9 f7       	brne	.-10     	; 0x3ee <bmp085ReadPressure+0x86>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3f8:	8f e0       	ldi	r24, 0x0F	; 15
     3fa:	97 e2       	ldi	r25, 0x27	; 39
     3fc:	01 97       	sbiw	r24, 0x01	; 1
     3fe:	f1 f7       	brne	.-4      	; 0x3fc <bmp085ReadPressure+0x94>
     400:	00 c0       	rjmp	.+0      	; 0x402 <bmp085ReadPressure+0x9a>
     402:	00 00       	nop
		i++;
	};
	
	_delay_ms(40);	// min time is 15ms
	
	if (*error_code==0){
     404:	88 81       	ld	r24, Y
     406:	88 23       	and	r24, r24
     408:	41 f4       	brne	.+16     	; 0x41a <bmp085ReadPressure+0xb2>
		pressure = bmp085ReadShort(0xF6,error_code);
     40a:	86 ef       	ldi	r24, 0xF6	; 246
     40c:	be 01       	movw	r22, r28
     40e:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
		pressure = pressure << 8;
		pressure = pressure >> (8-OSS);
     412:	8c 01       	movw	r16, r24
     414:	20 e0       	ldi	r18, 0x00	; 0
     416:	30 e0       	ldi	r19, 0x00	; 0
     418:	03 c0       	rjmp	.+6      	; 0x420 <bmp085ReadPressure+0xb8>
//----------------------------------------
// 
//----------------------------------------
int32_t bmp085ReadPressure(uint8_t* error_code)
{
	int32_t pressure = 0;
     41a:	00 e0       	ldi	r16, 0x00	; 0
     41c:	10 e0       	ldi	r17, 0x00	; 0
     41e:	98 01       	movw	r18, r16
		pressure = pressure >> (8-OSS);
	}
	
	return pressure;

}
     420:	60 2f       	mov	r22, r16
     422:	71 2f       	mov	r23, r17
     424:	82 2f       	mov	r24, r18
     426:	93 2f       	mov	r25, r19
     428:	df 91       	pop	r29
     42a:	cf 91       	pop	r28
     42c:	1f 91       	pop	r17
     42e:	0f 91       	pop	r16
     430:	08 95       	ret

00000432 <bmp085Convert>:
//----------------------------------------
// 
//----------------------------------------
void bmp085Convert(int16_t BMP085_calibration_int16_t[],int16_t BMP085_calibration_uint16_t[],int32_t* temperature, int32_t* pressure, uint8_t* error_code)
{
     432:	2f 92       	push	r2
     434:	3f 92       	push	r3
     436:	4f 92       	push	r4
     438:	5f 92       	push	r5
     43a:	6f 92       	push	r6
     43c:	7f 92       	push	r7
     43e:	8f 92       	push	r8
     440:	9f 92       	push	r9
     442:	af 92       	push	r10
     444:	bf 92       	push	r11
     446:	cf 92       	push	r12
     448:	df 92       	push	r13
     44a:	ef 92       	push	r14
     44c:	ff 92       	push	r15
     44e:	0f 93       	push	r16
     450:	1f 93       	push	r17
     452:	cf 93       	push	r28
     454:	df 93       	push	r29
     456:	cd b7       	in	r28, 0x3d	; 61
     458:	de b7       	in	r29, 0x3e	; 62
     45a:	60 97       	sbiw	r28, 0x10	; 16
     45c:	0f b6       	in	r0, 0x3f	; 63
     45e:	f8 94       	cli
     460:	de bf       	out	0x3e, r29	; 62
     462:	0f be       	out	0x3f, r0	; 63
     464:	cd bf       	out	0x3d, r28	; 61
     466:	fc 01       	movw	r30, r24
     468:	6a 01       	movw	r12, r20
     46a:	3c 87       	std	Y+12, r19	; 0x0c
     46c:	2b 87       	std	Y+11, r18	; 0x0b
	
	int32_t up=0;
	int32_t x1, x2, b5, b6, x3, b3, p;
	uint32_t b4, b7;
	
	ac1=BMP085_calibration_int16_t[0];
     46e:	80 81       	ld	r24, Z
     470:	91 81       	ldd	r25, Z+1	; 0x01
     472:	90 93 1e 01 	sts	0x011E, r25
     476:	80 93 1d 01 	sts	0x011D, r24
	ac2=BMP085_calibration_int16_t[1]; 
     47a:	82 81       	ldd	r24, Z+2	; 0x02
     47c:	93 81       	ldd	r25, Z+3	; 0x03
     47e:	90 93 26 01 	sts	0x0126, r25
     482:	80 93 25 01 	sts	0x0125, r24
	ac3=BMP085_calibration_int16_t[2]; 
     486:	84 81       	ldd	r24, Z+4	; 0x04
     488:	95 81       	ldd	r25, Z+5	; 0x05
     48a:	90 93 32 01 	sts	0x0132, r25
     48e:	80 93 31 01 	sts	0x0131, r24
	ac4=BMP085_calibration_uint16_t[0];
     492:	db 01       	movw	r26, r22
     494:	8d 91       	ld	r24, X+
     496:	9c 91       	ld	r25, X
     498:	11 97       	sbiw	r26, 0x01	; 1
     49a:	90 93 2a 01 	sts	0x012A, r25
     49e:	80 93 29 01 	sts	0x0129, r24
	ac5=BMP085_calibration_uint16_t[1];
     4a2:	12 96       	adiw	r26, 0x02	; 2
     4a4:	8d 91       	ld	r24, X+
     4a6:	9c 91       	ld	r25, X
     4a8:	13 97       	sbiw	r26, 0x03	; 3
     4aa:	90 93 24 01 	sts	0x0124, r25
     4ae:	80 93 23 01 	sts	0x0123, r24
	ac6=BMP085_calibration_uint16_t[2];
     4b2:	14 96       	adiw	r26, 0x04	; 4
     4b4:	8d 91       	ld	r24, X+
     4b6:	9c 91       	ld	r25, X
     4b8:	15 97       	sbiw	r26, 0x05	; 5
     4ba:	90 93 22 01 	sts	0x0122, r25
     4be:	80 93 21 01 	sts	0x0121, r24
	b1=BMP085_calibration_int16_t[3]; 
     4c2:	86 81       	ldd	r24, Z+6	; 0x06
     4c4:	97 81       	ldd	r25, Z+7	; 0x07
     4c6:	90 93 20 01 	sts	0x0120, r25
     4ca:	80 93 1f 01 	sts	0x011F, r24
	b2=BMP085_calibration_int16_t[4];
     4ce:	80 85       	ldd	r24, Z+8	; 0x08
     4d0:	91 85       	ldd	r25, Z+9	; 0x09
     4d2:	90 93 1a 01 	sts	0x011A, r25
     4d6:	80 93 19 01 	sts	0x0119, r24
	mb=BMP085_calibration_int16_t[5];
     4da:	82 85       	ldd	r24, Z+10	; 0x0a
     4dc:	93 85       	ldd	r25, Z+11	; 0x0b
     4de:	90 93 1c 01 	sts	0x011C, r25
     4e2:	80 93 1b 01 	sts	0x011B, r24
	mc=BMP085_calibration_int16_t[6];
     4e6:	84 85       	ldd	r24, Z+12	; 0x0c
     4e8:	95 85       	ldd	r25, Z+13	; 0x0d
     4ea:	90 93 2c 01 	sts	0x012C, r25
     4ee:	80 93 2b 01 	sts	0x012B, r24
	md=BMP085_calibration_int16_t[7];
     4f2:	86 85       	ldd	r24, Z+14	; 0x0e
     4f4:	97 85       	ldd	r25, Z+15	; 0x0f
     4f6:	90 93 28 01 	sts	0x0128, r25
     4fa:	80 93 27 01 	sts	0x0127, r24

	
	if (*error_code==0){
     4fe:	f8 01       	movw	r30, r16
     500:	80 81       	ld	r24, Z
     502:	88 23       	and	r24, r24
     504:	c9 f4       	brne	.+50     	; 0x538 <bmp085Convert+0x106>
		ut = bmp085ReadTemp(error_code);
     506:	c8 01       	movw	r24, r16
     508:	0e 94 4f 01 	call	0x29e	; 0x29e <bmp085ReadTemp>
     50c:	dc 01       	movw	r26, r24
     50e:	cb 01       	movw	r24, r22
     510:	80 93 2d 01 	sts	0x012D, r24
     514:	90 93 2e 01 	sts	0x012E, r25
     518:	a0 93 2f 01 	sts	0x012F, r26
     51c:	b0 93 30 01 	sts	0x0130, r27
	}
	if (*error_code==0){
     520:	d8 01       	movw	r26, r16
     522:	8c 91       	ld	r24, X
     524:	88 23       	and	r24, r24
     526:	69 f4       	brne	.+26     	; 0x542 <bmp085Convert+0x110>
		up = bmp085ReadPressure(error_code);
     528:	c8 01       	movw	r24, r16
     52a:	0e 94 b4 01 	call	0x368	; 0x368 <bmp085ReadPressure>
     52e:	6d 83       	std	Y+5, r22	; 0x05
     530:	7e 83       	std	Y+6, r23	; 0x06
     532:	8f 83       	std	Y+7, r24	; 0x07
     534:	98 87       	std	Y+8, r25	; 0x08
     536:	09 c0       	rjmp	.+18     	; 0x54a <bmp085Convert+0x118>
//----------------------------------------
void bmp085Convert(int16_t BMP085_calibration_int16_t[],int16_t BMP085_calibration_uint16_t[],int32_t* temperature, int32_t* pressure, uint8_t* error_code)
{

	
	int32_t up=0;
     538:	1d 82       	std	Y+5, r1	; 0x05
     53a:	1e 82       	std	Y+6, r1	; 0x06
     53c:	1f 82       	std	Y+7, r1	; 0x07
     53e:	18 86       	std	Y+8, r1	; 0x08
     540:	04 c0       	rjmp	.+8      	; 0x54a <bmp085Convert+0x118>
     542:	1d 82       	std	Y+5, r1	; 0x05
     544:	1e 82       	std	Y+6, r1	; 0x06
     546:	1f 82       	std	Y+7, r1	; 0x07
     548:	18 86       	std	Y+8, r1	; 0x08
	if (*error_code==0){
		up = bmp085ReadPressure(error_code);
	}
	*/
	
	x1 = ((int32_t)ut - (int32_t)ac6) * (int32_t)ac5 >> 15;
     54a:	40 91 2d 01 	lds	r20, 0x012D
     54e:	50 91 2e 01 	lds	r21, 0x012E
     552:	60 91 2f 01 	lds	r22, 0x012F
     556:	70 91 30 01 	lds	r23, 0x0130
     55a:	80 91 21 01 	lds	r24, 0x0121
     55e:	90 91 22 01 	lds	r25, 0x0122
     562:	20 91 23 01 	lds	r18, 0x0123
     566:	30 91 24 01 	lds	r19, 0x0124
     56a:	a0 e0       	ldi	r26, 0x00	; 0
     56c:	b0 e0       	ldi	r27, 0x00	; 0
     56e:	7a 01       	movw	r14, r20
     570:	8b 01       	movw	r16, r22
     572:	e8 1a       	sub	r14, r24
     574:	f9 0a       	sbc	r15, r25
     576:	0a 0b       	sbc	r16, r26
     578:	1b 0b       	sbc	r17, r27
     57a:	c8 01       	movw	r24, r16
     57c:	b7 01       	movw	r22, r14
     57e:	40 e0       	ldi	r20, 0x00	; 0
     580:	50 e0       	ldi	r21, 0x00	; 0
     582:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     586:	4b 01       	movw	r8, r22
     588:	5c 01       	movw	r10, r24
     58a:	07 2e       	mov	r0, r23
     58c:	7f e0       	ldi	r23, 0x0F	; 15
     58e:	b5 94       	asr	r11
     590:	a7 94       	ror	r10
     592:	97 94       	ror	r9
     594:	87 94       	ror	r8
     596:	7a 95       	dec	r23
     598:	d1 f7       	brne	.-12     	; 0x58e <bmp085Convert+0x15c>
     59a:	70 2d       	mov	r23, r0
	x2 = ((int32_t)mc << 11) / (x1 + md);
     59c:	80 91 2b 01 	lds	r24, 0x012B
     5a0:	90 91 2c 01 	lds	r25, 0x012C
     5a4:	20 91 27 01 	lds	r18, 0x0127
     5a8:	30 91 28 01 	lds	r19, 0x0128
     5ac:	aa 27       	eor	r26, r26
     5ae:	97 fd       	sbrc	r25, 7
     5b0:	a0 95       	com	r26
     5b2:	ba 2f       	mov	r27, r26
     5b4:	bc 01       	movw	r22, r24
     5b6:	cd 01       	movw	r24, r26
     5b8:	05 2e       	mov	r0, r21
     5ba:	5b e0       	ldi	r21, 0x0B	; 11
     5bc:	66 0f       	add	r22, r22
     5be:	77 1f       	adc	r23, r23
     5c0:	88 1f       	adc	r24, r24
     5c2:	99 1f       	adc	r25, r25
     5c4:	5a 95       	dec	r21
     5c6:	d1 f7       	brne	.-12     	; 0x5bc <bmp085Convert+0x18a>
     5c8:	50 2d       	mov	r21, r0
     5ca:	44 27       	eor	r20, r20
     5cc:	37 fd       	sbrc	r19, 7
     5ce:	40 95       	com	r20
     5d0:	54 2f       	mov	r21, r20
     5d2:	28 0d       	add	r18, r8
     5d4:	39 1d       	adc	r19, r9
     5d6:	4a 1d       	adc	r20, r10
     5d8:	5b 1d       	adc	r21, r11
     5da:	0e 94 3c 10 	call	0x2078	; 0x2078 <__divmodsi4>
	b5 = x1 + x2;
     5de:	82 0e       	add	r8, r18
     5e0:	93 1e       	adc	r9, r19
     5e2:	a4 1e       	adc	r10, r20
     5e4:	b5 1e       	adc	r11, r21
	*temperature = (b5 + 8) >> 4;
     5e6:	d5 01       	movw	r26, r10
     5e8:	c4 01       	movw	r24, r8
     5ea:	08 96       	adiw	r24, 0x08	; 8
     5ec:	a1 1d       	adc	r26, r1
     5ee:	b1 1d       	adc	r27, r1
     5f0:	68 94       	set
     5f2:	13 f8       	bld	r1, 3
     5f4:	b5 95       	asr	r27
     5f6:	a7 95       	ror	r26
     5f8:	97 95       	ror	r25
     5fa:	87 95       	ror	r24
     5fc:	16 94       	lsr	r1
     5fe:	d1 f7       	brne	.-12     	; 0x5f4 <bmp085Convert+0x1c2>
     600:	f6 01       	movw	r30, r12
     602:	80 83       	st	Z, r24
     604:	91 83       	std	Z+1, r25	; 0x01
     606:	a2 83       	std	Z+2, r26	; 0x02
     608:	b3 83       	std	Z+3, r27	; 0x03
	
	b6 = b5 - 4000;
     60a:	0f 2e       	mov	r0, r31
     60c:	f0 e6       	ldi	r31, 0x60	; 96
     60e:	ef 2e       	mov	r14, r31
     610:	f0 ef       	ldi	r31, 0xF0	; 240
     612:	ff 2e       	mov	r15, r31
     614:	ff ef       	ldi	r31, 0xFF	; 255
     616:	0f 2f       	mov	r16, r31
     618:	ff ef       	ldi	r31, 0xFF	; 255
     61a:	1f 2f       	mov	r17, r31
     61c:	f0 2d       	mov	r31, r0
     61e:	8e 0c       	add	r8, r14
     620:	9f 1c       	adc	r9, r15
     622:	a0 1e       	adc	r10, r16
     624:	b1 1e       	adc	r11, r17
	x1 = (b2 * ((b6 * b6) >> 12)) >> 11;
     626:	20 90 19 01 	lds	r2, 0x0119
     62a:	30 90 1a 01 	lds	r3, 0x011A
     62e:	c5 01       	movw	r24, r10
     630:	b4 01       	movw	r22, r8
     632:	a5 01       	movw	r20, r10
     634:	94 01       	movw	r18, r8
     636:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     63a:	dc 01       	movw	r26, r24
     63c:	cb 01       	movw	r24, r22
     63e:	8c 01       	movw	r16, r24
     640:	9d 01       	movw	r18, r26
     642:	0f 2e       	mov	r0, r31
     644:	fc e0       	ldi	r31, 0x0C	; 12
     646:	35 95       	asr	r19
     648:	27 95       	ror	r18
     64a:	17 95       	ror	r17
     64c:	07 95       	ror	r16
     64e:	fa 95       	dec	r31
     650:	d1 f7       	brne	.-12     	; 0x646 <bmp085Convert+0x214>
     652:	f0 2d       	mov	r31, r0
     654:	09 83       	std	Y+1, r16	; 0x01
     656:	1a 83       	std	Y+2, r17	; 0x02
     658:	2b 83       	std	Y+3, r18	; 0x03
     65a:	3c 83       	std	Y+4, r19	; 0x04
	x2 = (ac2 * b6) >> 11;
     65c:	e0 90 25 01 	lds	r14, 0x0125
     660:	f0 90 26 01 	lds	r15, 0x0126
     664:	fa 86       	std	Y+10, r15	; 0x0a
     666:	e9 86       	std	Y+9, r14	; 0x09
	x3 = x1 + x2;
	b3 = (((((int32_t) ac1) * 4 + x3)<<OSS) + 2)>> 2;
     668:	00 91 1d 01 	lds	r16, 0x011D
     66c:	10 91 1e 01 	lds	r17, 0x011E
	x1 = (ac3 * b6) >> 13;
     670:	60 91 31 01 	lds	r22, 0x0131
     674:	70 91 32 01 	lds	r23, 0x0132
	x2 = (b1 * ((b6 * b6) >> 12)) >> 16;
     678:	60 90 1f 01 	lds	r6, 0x011F
     67c:	70 90 20 01 	lds	r7, 0x0120
	x3 = ((x1 + x2) + 2) >> 2;
	b4 = (ac4 * (uint32_t) (x3 + 32768)) >> 15;
     680:	40 90 29 01 	lds	r4, 0x0129
     684:	50 90 2a 01 	lds	r5, 0x012A
	b6 = b5 - 4000;
	x1 = (b2 * ((b6 * b6) >> 12)) >> 11;
	x2 = (ac2 * b6) >> 11;
	x3 = x1 + x2;
	b3 = (((((int32_t) ac1) * 4 + x3)<<OSS) + 2)>> 2;
	x1 = (ac3 * b6) >> 13;
     688:	88 27       	eor	r24, r24
     68a:	77 fd       	sbrc	r23, 7
     68c:	80 95       	com	r24
     68e:	98 2f       	mov	r25, r24
     690:	a5 01       	movw	r20, r10
     692:	94 01       	movw	r18, r8
     694:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     698:	dc 01       	movw	r26, r24
     69a:	cb 01       	movw	r24, r22
     69c:	6c 01       	movw	r12, r24
     69e:	7d 01       	movw	r14, r26
     6a0:	0b 2e       	mov	r0, r27
     6a2:	bd e0       	ldi	r27, 0x0D	; 13
     6a4:	f5 94       	asr	r15
     6a6:	e7 94       	ror	r14
     6a8:	d7 94       	ror	r13
     6aa:	c7 94       	ror	r12
     6ac:	ba 95       	dec	r27
     6ae:	d1 f7       	brne	.-12     	; 0x6a4 <bmp085Convert+0x272>
     6b0:	b0 2d       	mov	r27, r0
	x2 = (b1 * ((b6 * b6) >> 12)) >> 16;
     6b2:	93 01       	movw	r18, r6
     6b4:	44 27       	eor	r20, r20
     6b6:	37 fd       	sbrc	r19, 7
     6b8:	40 95       	com	r20
     6ba:	54 2f       	mov	r21, r20
     6bc:	69 81       	ldd	r22, Y+1	; 0x01
     6be:	7a 81       	ldd	r23, Y+2	; 0x02
     6c0:	8b 81       	ldd	r24, Y+3	; 0x03
     6c2:	9c 81       	ldd	r25, Y+4	; 0x04
     6c4:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     6c8:	dc 01       	movw	r26, r24
     6ca:	cb 01       	movw	r24, r22
     6cc:	cd 01       	movw	r24, r26
     6ce:	bb 27       	eor	r27, r27
     6d0:	97 fd       	sbrc	r25, 7
     6d2:	b0 95       	com	r27
     6d4:	ab 2f       	mov	r26, r27
	x3 = ((x1 + x2) + 2) >> 2;
     6d6:	8c 0d       	add	r24, r12
     6d8:	9d 1d       	adc	r25, r13
     6da:	ae 1d       	adc	r26, r14
     6dc:	bf 1d       	adc	r27, r15
     6de:	02 96       	adiw	r24, 0x02	; 2
     6e0:	a1 1d       	adc	r26, r1
     6e2:	b1 1d       	adc	r27, r1
     6e4:	b5 95       	asr	r27
     6e6:	a7 95       	ror	r26
     6e8:	97 95       	ror	r25
     6ea:	87 95       	ror	r24
     6ec:	b5 95       	asr	r27
     6ee:	a7 95       	ror	r26
     6f0:	97 95       	ror	r25
     6f2:	87 95       	ror	r24
	b4 = (ac4 * (uint32_t) (x3 + 32768)) >> 15;
     6f4:	80 50       	subi	r24, 0x00	; 0
     6f6:	90 48       	sbci	r25, 0x80	; 128
     6f8:	af 4f       	sbci	r26, 0xFF	; 255
     6fa:	bf 4f       	sbci	r27, 0xFF	; 255
     6fc:	92 01       	movw	r18, r4
     6fe:	40 e0       	ldi	r20, 0x00	; 0
     700:	50 e0       	ldi	r21, 0x00	; 0
     702:	bc 01       	movw	r22, r24
     704:	cd 01       	movw	r24, r26
     706:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     70a:	dc 01       	movw	r26, r24
     70c:	cb 01       	movw	r24, r22
     70e:	2c 01       	movw	r4, r24
     710:	3d 01       	movw	r6, r26
     712:	03 2e       	mov	r0, r19
     714:	3f e0       	ldi	r19, 0x0F	; 15
     716:	76 94       	lsr	r7
     718:	67 94       	ror	r6
     71a:	57 94       	ror	r5
     71c:	47 94       	ror	r4
     71e:	3a 95       	dec	r19
     720:	d1 f7       	brne	.-12     	; 0x716 <bmp085Convert+0x2e4>
     722:	30 2d       	mov	r19, r0
	
	b6 = b5 - 4000;
	x1 = (b2 * ((b6 * b6) >> 12)) >> 11;
	x2 = (ac2 * b6) >> 11;
	x3 = x1 + x2;
	b3 = (((((int32_t) ac1) * 4 + x3)<<OSS) + 2)>> 2;
     724:	68 01       	movw	r12, r16
     726:	ee 24       	eor	r14, r14
     728:	d7 fc       	sbrc	r13, 7
     72a:	e0 94       	com	r14
     72c:	fe 2c       	mov	r15, r14
     72e:	97 01       	movw	r18, r14
     730:	86 01       	movw	r16, r12
     732:	00 0f       	add	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	22 1f       	adc	r18, r18
     738:	33 1f       	adc	r19, r19
     73a:	00 0f       	add	r16, r16
     73c:	11 1f       	adc	r17, r17
     73e:	22 1f       	adc	r18, r18
     740:	33 1f       	adc	r19, r19
     742:	0d 87       	std	Y+13, r16	; 0x0d
     744:	1e 87       	std	Y+14, r17	; 0x0e
     746:	2f 87       	std	Y+15, r18	; 0x0f
     748:	38 8b       	std	Y+16, r19	; 0x10
	x2 = ((int32_t)mc << 11) / (x1 + md);
	b5 = x1 + x2;
	*temperature = (b5 + 8) >> 4;
	
	b6 = b5 - 4000;
	x1 = (b2 * ((b6 * b6) >> 12)) >> 11;
     74a:	b1 01       	movw	r22, r2
     74c:	88 27       	eor	r24, r24
     74e:	77 fd       	sbrc	r23, 7
     750:	80 95       	com	r24
     752:	98 2f       	mov	r25, r24
     754:	29 81       	ldd	r18, Y+1	; 0x01
     756:	3a 81       	ldd	r19, Y+2	; 0x02
     758:	4b 81       	ldd	r20, Y+3	; 0x03
     75a:	5c 81       	ldd	r21, Y+4	; 0x04
     75c:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     760:	6b 01       	movw	r12, r22
     762:	7c 01       	movw	r14, r24
     764:	0b 2e       	mov	r0, r27
     766:	bb e0       	ldi	r27, 0x0B	; 11
     768:	f5 94       	asr	r15
     76a:	e7 94       	ror	r14
     76c:	d7 94       	ror	r13
     76e:	c7 94       	ror	r12
     770:	ba 95       	dec	r27
     772:	d1 f7       	brne	.-12     	; 0x768 <bmp085Convert+0x336>
     774:	b0 2d       	mov	r27, r0
	x2 = (ac2 * b6) >> 11;
     776:	09 85       	ldd	r16, Y+9	; 0x09
     778:	1a 85       	ldd	r17, Y+10	; 0x0a
     77a:	b8 01       	movw	r22, r16
     77c:	88 27       	eor	r24, r24
     77e:	77 fd       	sbrc	r23, 7
     780:	80 95       	com	r24
     782:	98 2f       	mov	r25, r24
     784:	a5 01       	movw	r20, r10
     786:	94 01       	movw	r18, r8
     788:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     78c:	dc 01       	movw	r26, r24
     78e:	cb 01       	movw	r24, r22
     790:	07 2e       	mov	r0, r23
     792:	7b e0       	ldi	r23, 0x0B	; 11
     794:	b5 95       	asr	r27
     796:	a7 95       	ror	r26
     798:	97 95       	ror	r25
     79a:	87 95       	ror	r24
     79c:	7a 95       	dec	r23
     79e:	d1 f7       	brne	.-12     	; 0x794 <bmp085Convert+0x362>
     7a0:	70 2d       	mov	r23, r0
	x3 = x1 + x2;
     7a2:	c8 0e       	add	r12, r24
     7a4:	d9 1e       	adc	r13, r25
     7a6:	ea 1e       	adc	r14, r26
     7a8:	fb 1e       	adc	r15, r27
	b3 = (((((int32_t) ac1) * 4 + x3)<<OSS) + 2)>> 2;
     7aa:	8d 85       	ldd	r24, Y+13	; 0x0d
     7ac:	9e 85       	ldd	r25, Y+14	; 0x0e
     7ae:	af 85       	ldd	r26, Y+15	; 0x0f
     7b0:	b8 89       	ldd	r27, Y+16	; 0x10
     7b2:	8c 0d       	add	r24, r12
     7b4:	9d 1d       	adc	r25, r13
     7b6:	ae 1d       	adc	r26, r14
     7b8:	bf 1d       	adc	r27, r15
     7ba:	02 96       	adiw	r24, 0x02	; 2
     7bc:	a1 1d       	adc	r26, r1
     7be:	b1 1d       	adc	r27, r1
     7c0:	6c 01       	movw	r12, r24
     7c2:	7d 01       	movw	r14, r26
     7c4:	f5 94       	asr	r15
     7c6:	e7 94       	ror	r14
     7c8:	d7 94       	ror	r13
     7ca:	c7 94       	ror	r12
     7cc:	f5 94       	asr	r15
     7ce:	e7 94       	ror	r14
     7d0:	d7 94       	ror	r13
     7d2:	c7 94       	ror	r12
	x1 = (ac3 * b6) >> 13;
	x2 = (b1 * ((b6 * b6) >> 12)) >> 16;
	x3 = ((x1 + x2) + 2) >> 2;
	b4 = (ac4 * (uint32_t) (x3 + 32768)) >> 15;
	b7 = (((uint32_t) (up - b3)) * (50000 >> OSS));
     7d4:	6d 81       	ldd	r22, Y+5	; 0x05
     7d6:	7e 81       	ldd	r23, Y+6	; 0x06
     7d8:	8f 81       	ldd	r24, Y+7	; 0x07
     7da:	98 85       	ldd	r25, Y+8	; 0x08
     7dc:	6c 19       	sub	r22, r12
     7de:	7d 09       	sbc	r23, r13
     7e0:	8e 09       	sbc	r24, r14
     7e2:	9f 09       	sbc	r25, r15
     7e4:	20 e5       	ldi	r18, 0x50	; 80
     7e6:	33 ec       	ldi	r19, 0xC3	; 195
     7e8:	40 e0       	ldi	r20, 0x00	; 0
     7ea:	50 e0       	ldi	r21, 0x00	; 0
     7ec:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>

	
	if (b7 < 0x80000000)
     7f0:	99 23       	and	r25, r25
     7f2:	5c f0       	brlt	.+22     	; 0x80a <bmp085Convert+0x3d8>
	{
		p = (b7 << 1) / b4;
     7f4:	66 0f       	add	r22, r22
     7f6:	77 1f       	adc	r23, r23
     7f8:	88 1f       	adc	r24, r24
     7fa:	99 1f       	adc	r25, r25
     7fc:	a3 01       	movw	r20, r6
     7fe:	92 01       	movw	r18, r4
     800:	0e 94 1a 10 	call	0x2034	; 0x2034 <__udivmodsi4>
     804:	69 01       	movw	r12, r18
     806:	7a 01       	movw	r14, r20
     808:	0a c0       	rjmp	.+20     	; 0x81e <bmp085Convert+0x3ec>
	}
	else
	{ 
		p = (b7 / b4) << 1;
     80a:	a3 01       	movw	r20, r6
     80c:	92 01       	movw	r18, r4
     80e:	0e 94 1a 10 	call	0x2034	; 0x2034 <__udivmodsi4>
     812:	69 01       	movw	r12, r18
     814:	7a 01       	movw	r14, r20
     816:	cc 0c       	add	r12, r12
     818:	dd 1c       	adc	r13, r13
     81a:	ee 1c       	adc	r14, r14
     81c:	ff 1c       	adc	r15, r15
	}

	x1 = (p >> 8) * (p >> 8);
     81e:	55 27       	eor	r21, r21
     820:	f7 fc       	sbrc	r15, 7
     822:	5a 95       	dec	r21
     824:	4f 2d       	mov	r20, r15
     826:	3e 2d       	mov	r19, r14
     828:	2d 2d       	mov	r18, r13
     82a:	ca 01       	movw	r24, r20
     82c:	b9 01       	movw	r22, r18
     82e:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
	x1 = (x1 * 3038) >> 16;
     832:	2e ed       	ldi	r18, 0xDE	; 222
     834:	3b e0       	ldi	r19, 0x0B	; 11
     836:	40 e0       	ldi	r20, 0x00	; 0
     838:	50 e0       	ldi	r21, 0x00	; 0
     83a:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     83e:	4c 01       	movw	r8, r24
     840:	bb 24       	eor	r11, r11
     842:	97 fc       	sbrc	r9, 7
     844:	b0 94       	com	r11
     846:	ab 2c       	mov	r10, r11
	x2 = (-7357 * p) >> 16;
     848:	c7 01       	movw	r24, r14
     84a:	b6 01       	movw	r22, r12
     84c:	23 e4       	ldi	r18, 0x43	; 67
     84e:	33 ee       	ldi	r19, 0xE3	; 227
     850:	4f ef       	ldi	r20, 0xFF	; 255
     852:	5f ef       	ldi	r21, 0xFF	; 255
     854:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <__mulsi3>
     858:	dc 01       	movw	r26, r24
     85a:	cb 01       	movw	r24, r22
     85c:	cd 01       	movw	r24, r26
     85e:	bb 27       	eor	r27, r27
     860:	97 fd       	sbrc	r25, 7
     862:	b0 95       	com	r27
     864:	ab 2f       	mov	r26, r27
	*pressure = p + ((x1 + x2 + 3791) >> 4);
     866:	88 0d       	add	r24, r8
     868:	99 1d       	adc	r25, r9
     86a:	aa 1d       	adc	r26, r10
     86c:	bb 1d       	adc	r27, r11
     86e:	81 53       	subi	r24, 0x31	; 49
     870:	91 4f       	sbci	r25, 0xF1	; 241
     872:	af 4f       	sbci	r26, 0xFF	; 255
     874:	bf 4f       	sbci	r27, 0xFF	; 255
     876:	68 94       	set
     878:	13 f8       	bld	r1, 3
     87a:	b5 95       	asr	r27
     87c:	a7 95       	ror	r26
     87e:	97 95       	ror	r25
     880:	87 95       	ror	r24
     882:	16 94       	lsr	r1
     884:	d1 f7       	brne	.-12     	; 0x87a <__stack+0x1b>
     886:	c8 0e       	add	r12, r24
     888:	d9 1e       	adc	r13, r25
     88a:	ea 1e       	adc	r14, r26
     88c:	fb 1e       	adc	r15, r27
     88e:	ab 85       	ldd	r26, Y+11	; 0x0b
     890:	bc 85       	ldd	r27, Y+12	; 0x0c
     892:	cd 92       	st	X+, r12
     894:	dd 92       	st	X+, r13
     896:	ed 92       	st	X+, r14
     898:	fc 92       	st	X, r15
     89a:	13 97       	sbiw	r26, 0x03	; 3
}
     89c:	60 96       	adiw	r28, 0x10	; 16
     89e:	0f b6       	in	r0, 0x3f	; 63
     8a0:	f8 94       	cli
     8a2:	de bf       	out	0x3e, r29	; 62
     8a4:	0f be       	out	0x3f, r0	; 63
     8a6:	cd bf       	out	0x3d, r28	; 61
     8a8:	df 91       	pop	r29
     8aa:	cf 91       	pop	r28
     8ac:	1f 91       	pop	r17
     8ae:	0f 91       	pop	r16
     8b0:	ff 90       	pop	r15
     8b2:	ef 90       	pop	r14
     8b4:	df 90       	pop	r13
     8b6:	cf 90       	pop	r12
     8b8:	bf 90       	pop	r11
     8ba:	af 90       	pop	r10
     8bc:	9f 90       	pop	r9
     8be:	8f 90       	pop	r8
     8c0:	7f 90       	pop	r7
     8c2:	6f 90       	pop	r6
     8c4:	5f 90       	pop	r5
     8c6:	4f 90       	pop	r4
     8c8:	3f 90       	pop	r3
     8ca:	2f 90       	pop	r2
     8cc:	08 95       	ret

000008ce <BMP085_Calibration>:
//----------------------------------------
// 
//----------------------------------------

void BMP085_Calibration(int16_t BMP085_calibration_int16_t[],int16_t BMP085_calibration_uint16_t[], uint8_t* errorcode)
{
     8ce:	ef 92       	push	r14
     8d0:	ff 92       	push	r15
     8d2:	0f 93       	push	r16
     8d4:	1f 93       	push	r17
     8d6:	cf 93       	push	r28
     8d8:	df 93       	push	r29
     8da:	8c 01       	movw	r16, r24
     8dc:	7b 01       	movw	r14, r22
     8de:	ea 01       	movw	r28, r20
	
	input_init();
     8e0:	0e 94 93 00 	call	0x126	; 0x126 <input_init>

	if (*errorcode==0){
     8e4:	88 81       	ld	r24, Y
     8e6:	88 23       	and	r24, r24
     8e8:	09 f0       	breq	.+2      	; 0x8ec <BMP085_Calibration+0x1e>
     8ea:	6f c0       	rjmp	.+222    	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_int16_t[0] = bmp085ReadShort(0xAA,errorcode);//ac1
     8ec:	8a ea       	ldi	r24, 0xAA	; 170
     8ee:	be 01       	movw	r22, r28
     8f0:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     8f4:	f8 01       	movw	r30, r16
     8f6:	91 83       	std	Z+1, r25	; 0x01
     8f8:	80 83       	st	Z, r24
	}	
	if (*errorcode==0){	
     8fa:	88 81       	ld	r24, Y
     8fc:	88 23       	and	r24, r24
     8fe:	09 f0       	breq	.+2      	; 0x902 <BMP085_Calibration+0x34>
     900:	64 c0       	rjmp	.+200    	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_int16_t[1] = bmp085ReadShort(0xAC,errorcode);//ac2
     902:	8c ea       	ldi	r24, 0xAC	; 172
     904:	be 01       	movw	r22, r28
     906:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     90a:	f8 01       	movw	r30, r16
     90c:	93 83       	std	Z+3, r25	; 0x03
     90e:	82 83       	std	Z+2, r24	; 0x02
	}
	if (*errorcode==0){	
     910:	88 81       	ld	r24, Y
     912:	88 23       	and	r24, r24
     914:	09 f0       	breq	.+2      	; 0x918 <BMP085_Calibration+0x4a>
     916:	59 c0       	rjmp	.+178    	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_int16_t[2] = bmp085ReadShort(0xAE,errorcode);//ac3
     918:	8e ea       	ldi	r24, 0xAE	; 174
     91a:	be 01       	movw	r22, r28
     91c:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     920:	f8 01       	movw	r30, r16
     922:	95 83       	std	Z+5, r25	; 0x05
     924:	84 83       	std	Z+4, r24	; 0x04
	}
	if (*errorcode==0){	
     926:	88 81       	ld	r24, Y
     928:	88 23       	and	r24, r24
     92a:	09 f0       	breq	.+2      	; 0x92e <BMP085_Calibration+0x60>
     92c:	4e c0       	rjmp	.+156    	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_uint16_t[0] = bmp085ReadShort(0xB0,errorcode);//ac4
     92e:	80 eb       	ldi	r24, 0xB0	; 176
     930:	be 01       	movw	r22, r28
     932:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     936:	f7 01       	movw	r30, r14
     938:	91 83       	std	Z+1, r25	; 0x01
     93a:	80 83       	st	Z, r24
	}
	if (*errorcode==0){	
     93c:	88 81       	ld	r24, Y
     93e:	88 23       	and	r24, r24
     940:	09 f0       	breq	.+2      	; 0x944 <BMP085_Calibration+0x76>
     942:	43 c0       	rjmp	.+134    	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_uint16_t[1] = bmp085ReadShort(0xB2,errorcode);//ac5
     944:	82 eb       	ldi	r24, 0xB2	; 178
     946:	be 01       	movw	r22, r28
     948:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     94c:	f7 01       	movw	r30, r14
     94e:	93 83       	std	Z+3, r25	; 0x03
     950:	82 83       	std	Z+2, r24	; 0x02
	}
	if (*errorcode==0){	
     952:	88 81       	ld	r24, Y
     954:	88 23       	and	r24, r24
     956:	c9 f5       	brne	.+114    	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_uint16_t[2] = bmp085ReadShort(0xB4,errorcode);//ac6
     958:	84 eb       	ldi	r24, 0xB4	; 180
     95a:	be 01       	movw	r22, r28
     95c:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     960:	f7 01       	movw	r30, r14
     962:	95 83       	std	Z+5, r25	; 0x05
     964:	84 83       	std	Z+4, r24	; 0x04
	}
	if (*errorcode==0){	
     966:	88 81       	ld	r24, Y
     968:	88 23       	and	r24, r24
     96a:	79 f5       	brne	.+94     	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_int16_t[3] = bmp085ReadShort(0xB6,errorcode);//b1
     96c:	86 eb       	ldi	r24, 0xB6	; 182
     96e:	be 01       	movw	r22, r28
     970:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     974:	f8 01       	movw	r30, r16
     976:	97 83       	std	Z+7, r25	; 0x07
     978:	86 83       	std	Z+6, r24	; 0x06
	}
	if (*errorcode==0){	
     97a:	88 81       	ld	r24, Y
     97c:	88 23       	and	r24, r24
     97e:	29 f5       	brne	.+74     	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_int16_t[4] = bmp085ReadShort(0xB8,errorcode);//b2
     980:	88 eb       	ldi	r24, 0xB8	; 184
     982:	be 01       	movw	r22, r28
     984:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     988:	f8 01       	movw	r30, r16
     98a:	91 87       	std	Z+9, r25	; 0x09
     98c:	80 87       	std	Z+8, r24	; 0x08
	}
	if (*errorcode==0){	
     98e:	88 81       	ld	r24, Y
     990:	88 23       	and	r24, r24
     992:	d9 f4       	brne	.+54     	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_int16_t[5] = bmp085ReadShort(0xBA,errorcode);//mb
     994:	8a eb       	ldi	r24, 0xBA	; 186
     996:	be 01       	movw	r22, r28
     998:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     99c:	f8 01       	movw	r30, r16
     99e:	93 87       	std	Z+11, r25	; 0x0b
     9a0:	82 87       	std	Z+10, r24	; 0x0a
	}
	if (*errorcode==0){	
     9a2:	88 81       	ld	r24, Y
     9a4:	88 23       	and	r24, r24
     9a6:	89 f4       	brne	.+34     	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_int16_t[6] = bmp085ReadShort(0xBC,errorcode);//mc
     9a8:	8c eb       	ldi	r24, 0xBC	; 188
     9aa:	be 01       	movw	r22, r28
     9ac:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     9b0:	f8 01       	movw	r30, r16
     9b2:	95 87       	std	Z+13, r25	; 0x0d
     9b4:	84 87       	std	Z+12, r24	; 0x0c
	}
	if (*errorcode==0){	
     9b6:	88 81       	ld	r24, Y
     9b8:	88 23       	and	r24, r24
     9ba:	39 f4       	brne	.+14     	; 0x9ca <BMP085_Calibration+0xfc>
		BMP085_calibration_int16_t[7] = bmp085ReadShort(0xBE,errorcode);//md
     9bc:	8e eb       	ldi	r24, 0xBE	; 190
     9be:	be 01       	movw	r22, r28
     9c0:	0e 94 96 00 	call	0x12c	; 0x12c <bmp085ReadShort>
     9c4:	f8 01       	movw	r30, r16
     9c6:	97 87       	std	Z+15, r25	; 0x0f
     9c8:	86 87       	std	Z+14, r24	; 0x0e
	}


}
     9ca:	df 91       	pop	r29
     9cc:	cf 91       	pop	r28
     9ce:	1f 91       	pop	r17
     9d0:	0f 91       	pop	r16
     9d2:	ff 90       	pop	r15
     9d4:	ef 90       	pop	r14
     9d6:	08 95       	ret

000009d8 <bmp085CalcAltitude>:
//----------------------------------------
// 
//----------------------------------------
int32_t bmp085CalcAltitude(int32_t pressure){
     9d8:	0f 93       	push	r16
     9da:	1f 93       	push	r17
	float temp;
	int32_t altitude;

	/* 101325 is the preasure at sea level, p0 */
	temp = (float) pressure/101325;
     9dc:	0e 94 58 0d 	call	0x1ab0	; 0x1ab0 <__floatsisf>
     9e0:	20 e8       	ldi	r18, 0x80	; 128
     9e2:	36 ee       	ldi	r19, 0xE6	; 230
     9e4:	45 ec       	ldi	r20, 0xC5	; 197
     9e6:	57 e4       	ldi	r21, 0x47	; 71
     9e8:	0e 94 bd 0c 	call	0x197a	; 0x197a <__divsf3>
	temp = 1-pow(temp, 0.19029);
     9ec:	22 e6       	ldi	r18, 0x62	; 98
     9ee:	3b ed       	ldi	r19, 0xDB	; 219
     9f0:	42 e4       	ldi	r20, 0x42	; 66
     9f2:	5e e3       	ldi	r21, 0x3E	; 62
     9f4:	0e 94 47 0e 	call	0x1c8e	; 0x1c8e <pow>
     9f8:	b6 2f       	mov	r27, r22
     9fa:	a7 2f       	mov	r26, r23
     9fc:	38 2f       	mov	r19, r24
     9fe:	29 2f       	mov	r18, r25
     a00:	60 e0       	ldi	r22, 0x00	; 0
     a02:	70 e0       	ldi	r23, 0x00	; 0
     a04:	80 e8       	ldi	r24, 0x80	; 128
     a06:	9f e3       	ldi	r25, 0x3F	; 63
     a08:	42 2f       	mov	r20, r18
     a0a:	0b 2f       	mov	r16, r27
     a0c:	1a 2f       	mov	r17, r26
     a0e:	23 2f       	mov	r18, r19
     a10:	34 2f       	mov	r19, r20
     a12:	a9 01       	movw	r20, r18
     a14:	98 01       	movw	r18, r16
     a16:	0e 94 58 0c 	call	0x18b0	; 0x18b0 <__subsf3>
	altitude = round(44330*temp*10);
     a1a:	20 e0       	ldi	r18, 0x00	; 0
     a1c:	3a e2       	ldi	r19, 0x2A	; 42
     a1e:	4d e2       	ldi	r20, 0x2D	; 45
     a20:	57 e4       	ldi	r21, 0x47	; 71
     a22:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <__mulsf3>
     a26:	20 e0       	ldi	r18, 0x00	; 0
     a28:	30 e0       	ldi	r19, 0x00	; 0
     a2a:	40 e2       	ldi	r20, 0x20	; 32
     a2c:	51 e4       	ldi	r21, 0x41	; 65
     a2e:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <__mulsf3>
     a32:	0e 94 93 0e 	call	0x1d26	; 0x1d26 <round>
     a36:	0e 94 25 0d 	call	0x1a4a	; 0x1a4a <__fixsfsi>
	//get altitude in dm
	return altitude;
}
     a3a:	1f 91       	pop	r17
     a3c:	0f 91       	pop	r16
     a3e:	08 95       	ret

00000a40 <appBoot>:

//function is called at system start-up
//-> initialisation can be done here
void appBoot(void)
{ 
	myInit();
     a40:	0e 94 61 07 	call	0xec2	; 0xec2 <myInit>
    
    //cli();
	uart_init(UART_BAUD_SELECT(9600,F_CPU));	
     a44:	83 e3       	ldi	r24, 0x33	; 51
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <uart_init>
    }
	*/
	//while(1)
    //{}

}
     a4c:	08 95       	ret

00000a4e <appLoop_Communication>:
{ 
	volatile uint8_t c;

	while (true)
	{ 	
		PORTA ^= (1<<PINA7);
     a4e:	8b b3       	in	r24, 0x1b	; 27
     a50:	80 58       	subi	r24, 0x80	; 128
     a52:	8b bb       	out	0x1b, r24	; 27
        
        sei();
     a54:	78 94       	sei
        uart_putc('x');
     a56:	88 e7       	ldi	r24, 0x78	; 120
     a58:	0e 94 26 0c 	call	0x184c	; 0x184c <uart_putc>
        
		//uart_puts("hello, damn it \r\n");        
		
      
        
        taskDelayFromNow(1000); 
     a5c:	88 ee       	ldi	r24, 0xE8	; 232
     a5e:	93 e0       	ldi	r25, 0x03	; 3
     a60:	0e 94 51 09 	call	0x12a2	; 0x12a2 <taskDelayFromNow>
     a64:	f4 cf       	rjmp	.-24     	; 0xa4e <appLoop_Communication>

00000a66 <appLoop_EvaluateRc>:
	{ 



			
		taskDelayFromNow(1000); 
     a66:	88 ee       	ldi	r24, 0xE8	; 232
     a68:	93 e0       	ldi	r25, 0x03	; 3
     a6a:	0e 94 51 09 	call	0x12a2	; 0x12a2 <taskDelayFromNow>
     a6e:	fb cf       	rjmp	.-10     	; 0xa66 <appLoop_EvaluateRc>

00000a70 <imuWriteReg8>:
  	- TRUE:		Value written successfully to register
 	- FALSE:	Error during the writing process

*******************************************************/
uint8_t imuWriteReg8(uint8_t targetAddress, uint8_t reg, uint8_t value)
{
     a70:	cf 93       	push	r28
     a72:	df 93       	push	r29
     a74:	c6 2f       	mov	r28, r22
     a76:	d4 2f       	mov	r29, r20
	//start the twi master interface
	if (TWIM_Start(targetAddress, TWIM_WRITE))
     a78:	60 e0       	ldi	r22, 0x00	; 0
     a7a:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
     a7e:	88 23       	and	r24, r24
     a80:	71 f0       	breq	.+28     	; 0xa9e <imuWriteReg8+0x2e>
	{
		if (TWIM_Write(reg))
     a82:	8c 2f       	mov	r24, r28
     a84:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
     a88:	88 23       	and	r24, r24
     a8a:	49 f0       	breq	.+18     	; 0xa9e <imuWriteReg8+0x2e>
	  	{
	    	if (TWIM_Write(value))
     a8c:	8d 2f       	mov	r24, r29
     a8e:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
     a92:	88 23       	and	r24, r24
     a94:	21 f0       	breq	.+8      	; 0xa9e <imuWriteReg8+0x2e>
	  		{
				//value writte successfully
	    		TWIM_Stop();
     a96:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
		    	return 1;
     a9a:	81 e0       	ldi	r24, 0x01	; 1
     a9c:	03 c0       	rjmp	.+6      	; 0xaa4 <imuWriteReg8+0x34>
			}
		}
	}
	//error occurred during write process
	TWIM_Stop();
     a9e:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
	return 0;
     aa2:	80 e0       	ldi	r24, 0x00	; 0
}
     aa4:	df 91       	pop	r29
     aa6:	cf 91       	pop	r28
     aa8:	08 95       	ret

00000aaa <initAccelerometer>:

}

void initAccelerometer(void)
{
	imuWriteReg8(ADXL345_addr, 0x2D, 8);
     aaa:	83 e5       	ldi	r24, 0x53	; 83
     aac:	6d e2       	ldi	r22, 0x2D	; 45
     aae:	48 e0       	ldi	r20, 0x08	; 8
     ab0:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>
	imuWriteReg8(ADXL345_addr, 0x31, 11);	
     ab4:	83 e5       	ldi	r24, 0x53	; 83
     ab6:	61 e3       	ldi	r22, 0x31	; 49
     ab8:	4b e0       	ldi	r20, 0x0B	; 11
     aba:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>
}
     abe:	08 95       	ret

00000ac0 <initImu3000>:
	//uint16_t gzOffset;
	 
	// Initialize Gyro
  	/*  - stop clock and synchronour reset clock state
		- reset device  */
	imuWriteReg8(IMU3000_addr, PWR_MGM, 0x87);
     ac0:	88 e6       	ldi	r24, 0x68	; 104
     ac2:	6e e3       	ldi	r22, 0x3E	; 62
     ac4:	47 e8       	ldi	r20, 0x87	; 135
     ac6:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>

	/*  - select PLL with X Gyro reference as clock source  */
	imuWriteReg8(IMU3000_addr, PWR_MGM, 0x01);
     aca:	88 e6       	ldi	r24, 0x68	; 104
     acc:	6e e3       	ldi	r22, 0x3E	; 62
     ace:	41 e0       	ldi	r20, 0x01	; 1
     ad0:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>
			     on the frequency f_sample */

	/*  - gyro full scale range +/- 2000 /s  
	    - low pass filter bandwith 42 Hz
		- analog gyro sampling rate 1KHz */
	imuWriteReg8(IMU3000_addr, DLPF_FS, FS_SEL_2000 | DLPF_CFG_42);
     ad4:	88 e6       	ldi	r24, 0x68	; 104
     ad6:	66 e1       	ldi	r22, 0x16	; 22
     ad8:	4b e1       	ldi	r20, 0x1B	; 27
     ada:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>
		-> f_sample = f_internal / (divider+1)
	
		-> here: f_sample = 1KHz / (7+1) = 125Hz -> 8ms per sample	

	*/ 
	imuWriteReg8(IMU3000_addr, SMPLRT_DIV, 7);
     ade:	88 e6       	ldi	r24, 0x68	; 104
     ae0:	6f e7       	ldi	r22, 0x7F	; 127
     ae2:	47 e0       	ldi	r20, 0x07	; 7
     ae4:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>

	imuWriteReg8(IMU3000_addr, AUX_SLV_ADDR, ADXL345_addr);
     ae8:	88 e6       	ldi	r24, 0x68	; 104
     aea:	64 e1       	ldi	r22, 0x14	; 20
     aec:	43 e5       	ldi	r20, 0x53	; 83
     aee:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>
	imuWriteReg8(IMU3000_addr, AUX_BURST_ADDR, 0x32);
     af2:	88 e6       	ldi	r24, 0x68	; 104
     af4:	68 e1       	ldi	r22, 0x18	; 24
     af6:	42 e3       	ldi	r20, 0x32	; 50
     af8:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>
	imuWriteReg8(IMU3000_addr, USER_CTRL, AUX_IF_RST);
     afc:	88 e6       	ldi	r24, 0x68	; 104
     afe:	6d e3       	ldi	r22, 0x3D	; 61
     b00:	48 e0       	ldi	r20, 0x08	; 8
     b02:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>

	// Initialize Auxilliary Accelerometer
	initAccelerometer();
     b06:	0e 94 55 05 	call	0xaaa	; 0xaaa <initAccelerometer>

	imuWriteReg8(IMU3000_addr, USER_CTRL, AUX_IF_RST | AUX_IF_EN);
     b0a:	88 e6       	ldi	r24, 0x68	; 104
     b0c:	6d e3       	ldi	r22, 0x3D	; 61
     b0e:	48 e2       	ldi	r20, 0x28	; 40
     b10:	0e 94 38 05 	call	0xa70	; 0xa70 <imuWriteReg8>
	//imuWriteReg16(IMU3000_addr, X_OFFS, gxOffset);
	//imuWriteReg16(IMU3000_addr, Y_OFFS, gyOffset);
	//imuWriteReg16(IMU3000_addr, Z_OFFS, gzOffset);


}
     b14:	08 95       	ret

00000b16 <imuReadReg8>:
  	- TRUE:		Value read successfully from register
 	- FALSE:	Error during the reading process

*******************************************************/
uint8_t imuReadReg8(uint8_t targetAddress, uint8_t reg, uint8_t* buffer)
{
     b16:	0f 93       	push	r16
     b18:	1f 93       	push	r17
     b1a:	cf 93       	push	r28
     b1c:	df 93       	push	r29
     b1e:	18 2f       	mov	r17, r24
     b20:	06 2f       	mov	r16, r22
     b22:	ea 01       	movw	r28, r20
	if (TWIM_Start(targetAddress, TWIM_WRITE))
     b24:	60 e0       	ldi	r22, 0x00	; 0
     b26:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
     b2a:	88 23       	and	r24, r24
     b2c:	91 f0       	breq	.+36     	; 0xb52 <imuReadReg8+0x3c>
	{
		if (TWIM_Write(reg))
     b2e:	80 2f       	mov	r24, r16
     b30:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
     b34:	88 23       	and	r24, r24
     b36:	69 f0       	breq	.+26     	; 0xb52 <imuReadReg8+0x3c>
	    {
			if (TWIM_Start(targetAddress, TWIM_READ))
     b38:	81 2f       	mov	r24, r17
     b3a:	61 e0       	ldi	r22, 0x01	; 1
     b3c:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
     b40:	88 23       	and	r24, r24
     b42:	39 f0       	breq	.+14     	; 0xb52 <imuReadReg8+0x3c>
	    	{ 
	    		*buffer = TWIM_ReadNack();
     b44:	0e 94 9a 0b 	call	0x1734	; 0x1734 <TWIM_ReadNack>
     b48:	88 83       	st	Y, r24
	    		TWIM_Stop();
     b4a:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
	    		return 1;
     b4e:	81 e0       	ldi	r24, 0x01	; 1
     b50:	03 c0       	rjmp	.+6      	; 0xb58 <imuReadReg8+0x42>
	  		}
		}
	}
	TWIM_Stop();
     b52:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
	return 0;
     b56:	80 e0       	ldi	r24, 0x00	; 0
}
     b58:	df 91       	pop	r29
     b5a:	cf 91       	pop	r28
     b5c:	1f 91       	pop	r17
     b5e:	0f 91       	pop	r16
     b60:	08 95       	ret

00000b62 <imuWriteReg16>:
  	- TRUE:		Value written successfully to register
 	- FALSE:	Error during the writing process

*******************************************************/
uint8_t imuWriteReg16(uint8_t targetAddress, uint8_t reg, uint16_t value)
{
     b62:	0f 93       	push	r16
     b64:	1f 93       	push	r17
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
     b6a:	c8 2f       	mov	r28, r24
     b6c:	d6 2f       	mov	r29, r22
     b6e:	14 2f       	mov	r17, r20
	uint8_t twiStatus = 0;
	
	//at first, write upper 8 bit
	//start the twi master interface
	twiStatus = TWIM_Start(targetAddress, TWIM_WRITE);
     b70:	60 e0       	ldi	r22, 0x00	; 0
     b72:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
	if (twiStatus)
     b76:	88 23       	and	r24, r24
     b78:	61 f1       	breq	.+88     	; 0xbd2 <imuWriteReg16+0x70>
	{
		twiStatus = TWIM_Write(reg);
     b7a:	8d 2f       	mov	r24, r29
     b7c:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
		if (twiStatus)
     b80:	88 23       	and	r24, r24
     b82:	39 f1       	breq	.+78     	; 0xbd2 <imuWriteReg16+0x70>
	  	{
			twiStatus = TWIM_Write(value);
     b84:	81 2f       	mov	r24, r17
     b86:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
     b8a:	08 2f       	mov	r16, r24
		}
	}
	TWIM_Stop();
     b8c:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>

	// check if an error has occurred
	if (twiStatus == 0)
     b90:	00 23       	and	r16, r16
     b92:	c9 f0       	breq	.+50     	; 0xbc6 <imuWriteReg16+0x64>
	} 


	//if no error has occurred -> write the lower 8 bit
	//start the twi master interface
	twiStatus = TWIM_Start(targetAddress, TWIM_WRITE);
     b94:	8c 2f       	mov	r24, r28
     b96:	60 e0       	ldi	r22, 0x00	; 0
     b98:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
     b9c:	c8 2f       	mov	r28, r24
	if (twiStatus)
     b9e:	88 23       	and	r24, r24
     ba0:	59 f0       	breq	.+22     	; 0xbb8 <imuWriteReg16+0x56>
	{
		twiStatus = TWIM_Write((reg+1));
     ba2:	8d 2f       	mov	r24, r29
     ba4:	8f 5f       	subi	r24, 0xFF	; 255
     ba6:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
     baa:	c8 2f       	mov	r28, r24
		if (twiStatus)
     bac:	88 23       	and	r24, r24
     bae:	21 f0       	breq	.+8      	; 0xbb8 <imuWriteReg16+0x56>
	  	{
			twiStatus = TWIM_Write((uint8_t)(value & 0b11111111));
     bb0:	81 2f       	mov	r24, r17
     bb2:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
     bb6:	c8 2f       	mov	r28, r24
		}
	}
	TWIM_Stop();
     bb8:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>

	// check if an error has occurred
	if (twiStatus == 0)
	{
		// an error has occurred -> cancel write operation
		return 0;
     bbc:	81 e0       	ldi	r24, 0x01	; 1
     bbe:	cc 23       	and	r28, r28
     bc0:	19 f4       	brne	.+6      	; 0xbc8 <imuWriteReg16+0x66>
     bc2:	80 e0       	ldi	r24, 0x00	; 0
     bc4:	01 c0       	rjmp	.+2      	; 0xbc8 <imuWriteReg16+0x66>
     bc6:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		return 1;
	}

}
     bc8:	df 91       	pop	r29
     bca:	cf 91       	pop	r28
     bcc:	1f 91       	pop	r17
     bce:	0f 91       	pop	r16
     bd0:	08 95       	ret
		if (twiStatus)
	  	{
			twiStatus = TWIM_Write(value);
		}
	}
	TWIM_Stop();
     bd2:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>

	// check if an error has occurred
	if (twiStatus == 0)
	{
		// an error has occurred -> cancel write operation
		return 0;
     bd6:	80 e0       	ldi	r24, 0x00	; 0
     bd8:	f7 cf       	rjmp	.-18     	; 0xbc8 <imuWriteReg16+0x66>

00000bda <imuReadReg16>:
  	- TRUE:		Value read successfully from register
 	- FALSE:	Error during the reading process

*******************************************************/
uint8_t imuReadReg16(uint8_t targetAddress, uint8_t reg, uint16_t* buffer)
{
     bda:	ff 92       	push	r15
     bdc:	0f 93       	push	r16
     bde:	1f 93       	push	r17
     be0:	cf 93       	push	r28
     be2:	df 93       	push	r29
     be4:	c8 2f       	mov	r28, r24
     be6:	d6 2f       	mov	r29, r22
     be8:	8a 01       	movw	r16, r20
	uint8_t h=0, l=0;
	uint8_t twiStatus;
	
	//at first, read upper 8 bit
	twiStatus = TWIM_Start(targetAddress, TWIM_WRITE);
     bea:	60 e0       	ldi	r22, 0x00	; 0
     bec:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
	if (twiStatus)
     bf0:	88 23       	and	r24, r24
     bf2:	b9 f0       	breq	.+46     	; 0xc22 <imuReadReg16+0x48>
	{
		twiStatus = TWIM_Write(reg);
     bf4:	8d 2f       	mov	r24, r29
     bf6:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
		if (twiStatus)
     bfa:	88 23       	and	r24, r24
     bfc:	91 f0       	breq	.+36     	; 0xc22 <imuReadReg16+0x48>
	    {
			twiStatus = TWIM_Start(targetAddress, TWIM_READ);
     bfe:	8c 2f       	mov	r24, r28
     c00:	61 e0       	ldi	r22, 0x01	; 1
     c02:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
			if (twiStatus)
     c06:	88 23       	and	r24, r24
     c08:	61 f0       	breq	.+24     	; 0xc22 <imuReadReg16+0x48>
	    	{ 
	    		h = TWIM_ReadNack();
     c0a:	0e 94 9a 0b 	call	0x1734	; 0x1734 <TWIM_ReadNack>
     c0e:	f8 2e       	mov	r15, r24
	  		}
		}
	}

	TWIM_Stop();
     c10:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
		return 0;
	}
	

	//read lower 8 bit
	twiStatus = TWIM_Start(targetAddress, TWIM_WRITE);
     c14:	8c 2f       	mov	r24, r28
     c16:	60 e0       	ldi	r22, 0x00	; 0
     c18:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
	if (twiStatus)
     c1c:	88 23       	and	r24, r24
     c1e:	f9 f0       	breq	.+62     	; 0xc5e <imuReadReg16+0x84>
     c20:	04 c0       	rjmp	.+8      	; 0xc2a <imuReadReg16+0x50>
	    		h = TWIM_ReadNack();
	  		}
		}
	}

	TWIM_Stop();
     c22:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
	
	//check if an error has occurred
	if (twiStatus == 0)
	{
		// an error has occurred
		return 0;
     c26:	80 e0       	ldi	r24, 0x00	; 0
     c28:	1d c0       	rjmp	.+58     	; 0xc64 <imuReadReg16+0x8a>

	//read lower 8 bit
	twiStatus = TWIM_Start(targetAddress, TWIM_WRITE);
	if (twiStatus)
	{
		twiStatus = TWIM_Write(reg+1);
     c2a:	8d 2f       	mov	r24, r29
     c2c:	8f 5f       	subi	r24, 0xFF	; 255
     c2e:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
		if (twiStatus)
     c32:	88 23       	and	r24, r24
     c34:	a1 f0       	breq	.+40     	; 0xc5e <imuReadReg16+0x84>
	    {
			twiStatus = TWIM_Start(targetAddress, TWIM_READ);
     c36:	8c 2f       	mov	r24, r28
     c38:	61 e0       	ldi	r22, 0x01	; 1
     c3a:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
			if (twiStatus)
     c3e:	88 23       	and	r24, r24
     c40:	71 f0       	breq	.+28     	; 0xc5e <imuReadReg16+0x84>
	    	{ 
	    		l = TWIM_ReadNack();
     c42:	0e 94 9a 0b 	call	0x1734	; 0x1734 <TWIM_ReadNack>
     c46:	c8 2f       	mov	r28, r24
	  		}
		}
	}

	TWIM_Stop();
     c48:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
		return 0;
	}
	else
	{
		//merge the upper and lower 8 bits together to have the 16bit variable
		*buffer = (((uint16_t)h) << 8) + (uint16_t)l;
     c4c:	9f 2d       	mov	r25, r15
     c4e:	80 e0       	ldi	r24, 0x00	; 0
     c50:	8c 0f       	add	r24, r28
     c52:	91 1d       	adc	r25, r1
     c54:	f8 01       	movw	r30, r16
     c56:	91 83       	std	Z+1, r25	; 0x01
     c58:	80 83       	st	Z, r24
		return 1;
     c5a:	81 e0       	ldi	r24, 0x01	; 1
     c5c:	03 c0       	rjmp	.+6      	; 0xc64 <imuReadReg16+0x8a>
	    		l = TWIM_ReadNack();
	  		}
		}
	}

	TWIM_Stop();
     c5e:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>

	//check if an error has occurred
	if (twiStatus == 0)
	{
		// an error has occurred
		return 0;
     c62:	80 e0       	ldi	r24, 0x00	; 0
		//merge the upper and lower 8 bits together to have the 16bit variable
		*buffer = (((uint16_t)h) << 8) + (uint16_t)l;
		return 1;
	}
	
}
     c64:	df 91       	pop	r29
     c66:	cf 91       	pop	r28
     c68:	1f 91       	pop	r17
     c6a:	0f 91       	pop	r16
     c6c:	ff 90       	pop	r15
     c6e:	08 95       	ret

00000c70 <imuReadReg16Inv>:
  	- TRUE:		Value read successfully from register
 	- FALSE:	Error during the reading process

*******************************************************/
uint8_t imuReadReg16Inv(uint8_t targetAddress, uint8_t reg, uint16_t* buffer)
{
     c70:	ff 92       	push	r15
     c72:	0f 93       	push	r16
     c74:	1f 93       	push	r17
     c76:	cf 93       	push	r28
     c78:	df 93       	push	r29
     c7a:	18 2f       	mov	r17, r24
     c7c:	06 2f       	mov	r16, r22
     c7e:	ea 01       	movw	r28, r20

	uint8_t h=0, l=0;
	uint8_t twiStatus;
	
	//at first, read upper 8 bit
	twiStatus = TWIM_Start(targetAddress, TWIM_WRITE);
     c80:	60 e0       	ldi	r22, 0x00	; 0
     c82:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
	if (twiStatus)
     c86:	88 23       	and	r24, r24
     c88:	b9 f0       	breq	.+46     	; 0xcb8 <imuReadReg16Inv+0x48>
	{
		twiStatus = TWIM_Write(reg);
     c8a:	80 2f       	mov	r24, r16
     c8c:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
		if (twiStatus)
     c90:	88 23       	and	r24, r24
     c92:	91 f0       	breq	.+36     	; 0xcb8 <imuReadReg16Inv+0x48>
	    {
			twiStatus = TWIM_Start(targetAddress, TWIM_READ);
     c94:	81 2f       	mov	r24, r17
     c96:	61 e0       	ldi	r22, 0x01	; 1
     c98:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
			if (twiStatus)
     c9c:	88 23       	and	r24, r24
     c9e:	61 f0       	breq	.+24     	; 0xcb8 <imuReadReg16Inv+0x48>
	    	{ 
	    		l = TWIM_ReadNack();
     ca0:	0e 94 9a 0b 	call	0x1734	; 0x1734 <TWIM_ReadNack>
     ca4:	f8 2e       	mov	r15, r24
	  		}
		}
	}

	TWIM_Stop();
     ca6:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
		return 0;
	}
	

	//read lower 8 bit
	twiStatus = TWIM_Start(targetAddress, TWIM_WRITE);
     caa:	81 2f       	mov	r24, r17
     cac:	60 e0       	ldi	r22, 0x00	; 0
     cae:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
	if (twiStatus)
     cb2:	88 23       	and	r24, r24
     cb4:	f1 f0       	breq	.+60     	; 0xcf2 <imuReadReg16Inv+0x82>
     cb6:	04 c0       	rjmp	.+8      	; 0xcc0 <imuReadReg16Inv+0x50>
	    		l = TWIM_ReadNack();
	  		}
		}
	}

	TWIM_Stop();
     cb8:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
	
	//check if an error has occurred
	if (twiStatus == 0)
	{
		// an error has occurred
		return 0;
     cbc:	80 e0       	ldi	r24, 0x00	; 0
     cbe:	1c c0       	rjmp	.+56     	; 0xcf8 <imuReadReg16Inv+0x88>

	//read lower 8 bit
	twiStatus = TWIM_Start(targetAddress, TWIM_WRITE);
	if (twiStatus)
	{
		twiStatus = TWIM_Write(reg+1);
     cc0:	80 2f       	mov	r24, r16
     cc2:	8f 5f       	subi	r24, 0xFF	; 255
     cc4:	0e 94 86 0b 	call	0x170c	; 0x170c <TWIM_Write>
		if (twiStatus)
     cc8:	88 23       	and	r24, r24
     cca:	99 f0       	breq	.+38     	; 0xcf2 <imuReadReg16Inv+0x82>
	    {
			twiStatus = TWIM_Start(targetAddress, TWIM_READ);
     ccc:	81 2f       	mov	r24, r17
     cce:	61 e0       	ldi	r22, 0x01	; 1
     cd0:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <TWIM_Start>
			if (twiStatus)
     cd4:	88 23       	and	r24, r24
     cd6:	69 f0       	breq	.+26     	; 0xcf2 <imuReadReg16Inv+0x82>
	    	{ 
	    		h = TWIM_ReadNack();
     cd8:	0e 94 9a 0b 	call	0x1734	; 0x1734 <TWIM_ReadNack>
     cdc:	18 2f       	mov	r17, r24
	  		}
		}
	}

	TWIM_Stop();
     cde:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>
		return 0;
	}
	else
	{
		//merge the upper and lower 8 bits together to have the 16bit variable
		*buffer = (((uint16_t)h) << 8) + (uint16_t)l;
     ce2:	91 2f       	mov	r25, r17
     ce4:	80 e0       	ldi	r24, 0x00	; 0
     ce6:	8f 0d       	add	r24, r15
     ce8:	91 1d       	adc	r25, r1
     cea:	99 83       	std	Y+1, r25	; 0x01
     cec:	88 83       	st	Y, r24
		return 1;
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	03 c0       	rjmp	.+6      	; 0xcf8 <imuReadReg16Inv+0x88>
	    		h = TWIM_ReadNack();
	  		}
		}
	}

	TWIM_Stop();
     cf2:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWIM_Stop>

	//check if an error has occurred
	if (twiStatus == 0)
	{
		// an error has occurred
		return 0;
     cf6:	80 e0       	ldi	r24, 0x00	; 0
		//merge the upper and lower 8 bits together to have the 16bit variable
		*buffer = (((uint16_t)h) << 8) + (uint16_t)l;
		return 1;
	}
	
}
     cf8:	df 91       	pop	r29
     cfa:	cf 91       	pop	r28
     cfc:	1f 91       	pop	r17
     cfe:	0f 91       	pop	r16
     d00:	ff 90       	pop	r15
     d02:	08 95       	ret

00000d04 <readImu>:
	imuWriteReg8(ADXL345_addr, 0x31, 11);	
}


void readImu(int16_t *gx, int16_t *gy, int16_t *gz, int16_t *ax, int16_t *ay, int16_t *az)
{
     d04:	6f 92       	push	r6
     d06:	7f 92       	push	r7
     d08:	8f 92       	push	r8
     d0a:	9f 92       	push	r9
     d0c:	af 92       	push	r10
     d0e:	bf 92       	push	r11
     d10:	cf 92       	push	r12
     d12:	df 92       	push	r13
     d14:	ef 92       	push	r14
     d16:	ff 92       	push	r15
     d18:	0f 93       	push	r16
     d1a:	1f 93       	push	r17
     d1c:	cf 93       	push	r28
     d1e:	df 93       	push	r29
     d20:	cd b7       	in	r28, 0x3d	; 61
     d22:	de b7       	in	r29, 0x3e	; 62
     d24:	2c 97       	sbiw	r28, 0x0c	; 12
     d26:	0f b6       	in	r0, 0x3f	; 63
     d28:	f8 94       	cli
     d2a:	de bf       	out	0x3e, r29	; 62
     d2c:	0f be       	out	0x3f, r0	; 63
     d2e:	cd bf       	out	0x3d, r28	; 61
     d30:	6c 01       	movw	r12, r24
     d32:	5b 01       	movw	r10, r22
     d34:	4a 01       	movw	r8, r20
     d36:	39 01       	movw	r6, r18
	volatile uint16_t tempGX, tempGY, tempGZ;
	volatile uint16_t tempAX, tempAY, tempAZ;


	imuReadReg16(IMU3000_addr, GYRO_XOUT, &tempGX);
     d38:	88 e6       	ldi	r24, 0x68	; 104
     d3a:	6d e1       	ldi	r22, 0x1D	; 29
     d3c:	ae 01       	movw	r20, r28
     d3e:	4f 5f       	subi	r20, 0xFF	; 255
     d40:	5f 4f       	sbci	r21, 0xFF	; 255
     d42:	0e 94 ed 05 	call	0xbda	; 0xbda <imuReadReg16>
    imuReadReg16(IMU3000_addr, GYRO_YOUT, &tempGY);
     d46:	88 e6       	ldi	r24, 0x68	; 104
     d48:	6f e1       	ldi	r22, 0x1F	; 31
     d4a:	ae 01       	movw	r20, r28
     d4c:	4d 5f       	subi	r20, 0xFD	; 253
     d4e:	5f 4f       	sbci	r21, 0xFF	; 255
     d50:	0e 94 ed 05 	call	0xbda	; 0xbda <imuReadReg16>
    imuReadReg16(IMU3000_addr, GYRO_ZOUT, &tempGZ);
     d54:	88 e6       	ldi	r24, 0x68	; 104
     d56:	61 e2       	ldi	r22, 0x21	; 33
     d58:	ae 01       	movw	r20, r28
     d5a:	4b 5f       	subi	r20, 0xFB	; 251
     d5c:	5f 4f       	sbci	r21, 0xFF	; 255
     d5e:	0e 94 ed 05 	call	0xbda	; 0xbda <imuReadReg16>
    imuReadReg16Inv(IMU3000_addr, AUX_XOUT, &tempAX);
     d62:	88 e6       	ldi	r24, 0x68	; 104
     d64:	63 e2       	ldi	r22, 0x23	; 35
     d66:	ae 01       	movw	r20, r28
     d68:	49 5f       	subi	r20, 0xF9	; 249
     d6a:	5f 4f       	sbci	r21, 0xFF	; 255
     d6c:	0e 94 38 06 	call	0xc70	; 0xc70 <imuReadReg16Inv>
    imuReadReg16Inv(IMU3000_addr, AUX_YOUT, &tempAY);
     d70:	88 e6       	ldi	r24, 0x68	; 104
     d72:	65 e2       	ldi	r22, 0x25	; 37
     d74:	ae 01       	movw	r20, r28
     d76:	47 5f       	subi	r20, 0xF7	; 247
     d78:	5f 4f       	sbci	r21, 0xFF	; 255
     d7a:	0e 94 38 06 	call	0xc70	; 0xc70 <imuReadReg16Inv>
    imuReadReg16Inv(IMU3000_addr, AUX_ZOUT, &tempAZ);
     d7e:	88 e6       	ldi	r24, 0x68	; 104
     d80:	67 e2       	ldi	r22, 0x27	; 39
     d82:	ae 01       	movw	r20, r28
     d84:	45 5f       	subi	r20, 0xF5	; 245
     d86:	5f 4f       	sbci	r21, 0xFF	; 255
     d88:	0e 94 38 06 	call	0xc70	; 0xc70 <imuReadReg16Inv>


	*gx = ((int16_t) tempGX) - gxOffsetExternal;
     d8c:	89 81       	ldd	r24, Y+1	; 0x01
     d8e:	9a 81       	ldd	r25, Y+2	; 0x02
     d90:	20 91 35 01 	lds	r18, 0x0135
     d94:	30 91 36 01 	lds	r19, 0x0136
     d98:	82 1b       	sub	r24, r18
     d9a:	93 0b       	sbc	r25, r19
     d9c:	f6 01       	movw	r30, r12
     d9e:	91 83       	std	Z+1, r25	; 0x01
     da0:	80 83       	st	Z, r24
	*gy = ((int16_t) tempGY) - gyOffsetExternal;
     da2:	8b 81       	ldd	r24, Y+3	; 0x03
     da4:	9c 81       	ldd	r25, Y+4	; 0x04
     da6:	20 91 37 01 	lds	r18, 0x0137
     daa:	30 91 38 01 	lds	r19, 0x0138
     dae:	82 1b       	sub	r24, r18
     db0:	93 0b       	sbc	r25, r19
     db2:	f5 01       	movw	r30, r10
     db4:	91 83       	std	Z+1, r25	; 0x01
     db6:	80 83       	st	Z, r24
	*gz = ((int16_t) tempGZ) - gzOffsetExternal;
     db8:	8d 81       	ldd	r24, Y+5	; 0x05
     dba:	9e 81       	ldd	r25, Y+6	; 0x06
     dbc:	20 91 39 01 	lds	r18, 0x0139
     dc0:	30 91 3a 01 	lds	r19, 0x013A
     dc4:	82 1b       	sub	r24, r18
     dc6:	93 0b       	sbc	r25, r19
     dc8:	f4 01       	movw	r30, r8
     dca:	91 83       	std	Z+1, r25	; 0x01
     dcc:	80 83       	st	Z, r24
	*ax = ((int16_t) tempAX) - axOffsetExternal;
     dce:	8f 81       	ldd	r24, Y+7	; 0x07
     dd0:	98 85       	ldd	r25, Y+8	; 0x08
     dd2:	20 91 33 01 	lds	r18, 0x0133
     dd6:	30 91 34 01 	lds	r19, 0x0134
     dda:	82 1b       	sub	r24, r18
     ddc:	93 0b       	sbc	r25, r19
     dde:	f3 01       	movw	r30, r6
     de0:	91 83       	std	Z+1, r25	; 0x01
     de2:	80 83       	st	Z, r24
	*ay = ((int16_t) tempAY) - ayOffsetExternal;
     de4:	29 85       	ldd	r18, Y+9	; 0x09
     de6:	3a 85       	ldd	r19, Y+10	; 0x0a
     de8:	80 91 3d 01 	lds	r24, 0x013D
     dec:	90 91 3e 01 	lds	r25, 0x013E
     df0:	28 1b       	sub	r18, r24
     df2:	39 0b       	sbc	r19, r25
     df4:	f8 01       	movw	r30, r16
     df6:	31 83       	std	Z+1, r19	; 0x01
     df8:	20 83       	st	Z, r18
	*az = ((int16_t) tempAZ) - azOffsetExternal;
     dfa:	8b 85       	ldd	r24, Y+11	; 0x0b
     dfc:	9c 85       	ldd	r25, Y+12	; 0x0c
     dfe:	20 91 3b 01 	lds	r18, 0x013B
     e02:	30 91 3c 01 	lds	r19, 0x013C
     e06:	82 1b       	sub	r24, r18
     e08:	93 0b       	sbc	r25, r19
     e0a:	f7 01       	movw	r30, r14
     e0c:	91 83       	std	Z+1, r25	; 0x01
     e0e:	80 83       	st	Z, r24


}
     e10:	2c 96       	adiw	r28, 0x0c	; 12
     e12:	0f b6       	in	r0, 0x3f	; 63
     e14:	f8 94       	cli
     e16:	de bf       	out	0x3e, r29	; 62
     e18:	0f be       	out	0x3f, r0	; 63
     e1a:	cd bf       	out	0x3d, r28	; 61
     e1c:	df 91       	pop	r29
     e1e:	cf 91       	pop	r28
     e20:	1f 91       	pop	r17
     e22:	0f 91       	pop	r16
     e24:	ff 90       	pop	r15
     e26:	ef 90       	pop	r14
     e28:	df 90       	pop	r13
     e2a:	cf 90       	pop	r12
     e2c:	bf 90       	pop	r11
     e2e:	af 90       	pop	r10
     e30:	9f 90       	pop	r9
     e32:	8f 90       	pop	r8
     e34:	7f 90       	pop	r7
     e36:	6f 90       	pop	r6
     e38:	08 95       	ret

00000e3a <adcInit>:
{
  
  uint16_t result;
 									
								
  ADMUX &= ~((1<<REFS1) | (1<<REFS0)); // externe Referenzspannung nutzen (typischerweise Vcc-Pegel)
     e3a:	87 b1       	in	r24, 0x07	; 7
     e3c:	8f 73       	andi	r24, 0x3F	; 63
     e3e:	87 b9       	out	0x07, r24	; 7


  ADCSRA |= ((1<<ADEN) | (1<<ADPS2) | (1<<ADPS1));    	// ADC Prescaler whlen. BIT0 bis BII 2 in ADCSRA
     e40:	86 b1       	in	r24, 0x06	; 6
     e42:	86 68       	ori	r24, 0x86	; 134
     e44:	86 b9       	out	0x06, r24	; 6
                               					    // UND ADC aktivieren



  //Erste conversion anstoen, danach luft der ADC im free run mode
  ADCSRA |= (1<<ADSC);	
     e46:	36 9a       	sbi	0x06, 6	; 6
  

  //Auf Abschluss der Konvertierung warten
  //Das Register ADCSRA wird mit "1<<ADSC" maskiert. Da ADSC den Wert 6 hat, wartet das while 
  //also solange, bis das Bit6 von ADCSRA == 0 wird.
  while (ADCSRA & (1<<ADSC) ) {}
     e48:	36 99       	sbic	0x06, 6	; 6
     e4a:	fe cf       	rjmp	.-4      	; 0xe48 <adcInit+0xe>
  	
  //ADCSRA |= (1<<ADIE);		// ADC - > Interrupt Enable		
  
  /* ADCW muss einmal gelesen werden, sonst wird Ergebnis der nchsten
     Wandlung nicht bernommen. */
  result = ADCW;		 
     e4c:	84 b1       	in	r24, 0x04	; 4
     e4e:	95 b1       	in	r25, 0x05	; 5
   
}
     e50:	08 95       	ret

00000e52 <adcRead15>:
{
	uint16_t result=0;
	
	// 	Kanal waehlen(durch Parameterbergabe)	
	//  Kanle 4 bis 7 sind verfgbar
	if ((channel >= 4) && (channel <=7))
     e52:	98 2f       	mov	r25, r24
     e54:	94 50       	subi	r25, 0x04	; 4
     e56:	94 30       	cpi	r25, 0x04	; 4
     e58:	08 f4       	brcc	.+2      	; 0xe5c <adcRead15+0xa>
 		ADMUX = channel;                  // 	Kanal waehlen(durch Parameterbergabe)
     e5a:	87 b9       	out	0x07, r24	; 7

	//Erste conversion anstoen, danach luft der ADC im free run mode
  	ADCSRA |= (1<<ADSC);	
     e5c:	36 9a       	sbi	0x06, 6	; 6
  

  	//Auf Abschluss der Konvertierung warten
	while (ADCSRA & (1<<ADSC) ) {}
     e5e:	36 99       	sbic	0x06, 6	; 6
     e60:	fe cf       	rjmp	.-4      	; 0xe5e <adcRead15+0xc>
	
	//result in bit value
	result = ADCW;
     e62:	44 b1       	in	r20, 0x04	; 4
     e64:	55 b1       	in	r21, 0x05	; 5
	//convert result into voltage value
	//korrektes runden mit +(divisor>>1)
	//ohne die 16bit casts wrde das zwischenergebnis auf die bitwertigkeit des
	//niedrigsten teil des terms reduziert (hier 8 bit von 100 oder 15)
	result = ((result * (uint16_t)15 * (int16_t)100)+(1023>>1)) / (uint16_t)1023;
     e66:	2c ed       	ldi	r18, 0xDC	; 220
     e68:	35 e0       	ldi	r19, 0x05	; 5
     e6a:	42 9f       	mul	r20, r18
     e6c:	c0 01       	movw	r24, r0
     e6e:	43 9f       	mul	r20, r19
     e70:	90 0d       	add	r25, r0
     e72:	52 9f       	mul	r21, r18
     e74:	90 0d       	add	r25, r0
     e76:	11 24       	eor	r1, r1
     e78:	81 50       	subi	r24, 0x01	; 1
     e7a:	9e 4f       	sbci	r25, 0xFE	; 254
     e7c:	6f ef       	ldi	r22, 0xFF	; 255
     e7e:	73 e0       	ldi	r23, 0x03	; 3
     e80:	0e 94 06 10 	call	0x200c	; 0x200c <__udivmodhi4>
     e84:	86 2f       	mov	r24, r22
     e86:	97 2f       	mov	r25, r23

	return result;
}
     e88:	08 95       	ret

00000e8a <adcRead5>:
{
	uint16_t result=0;
	
	// 	Kanal waehlen(durch Parameterbergabe)	
	//  Kanle 4 bis 7 sind verfgbar
	if ((channel >= 4) && (channel <=7))
     e8a:	98 2f       	mov	r25, r24
     e8c:	94 50       	subi	r25, 0x04	; 4
     e8e:	94 30       	cpi	r25, 0x04	; 4
     e90:	08 f4       	brcc	.+2      	; 0xe94 <adcRead5+0xa>
 		ADMUX = channel;                  // 	Kanal waehlen(durch Parameterbergabe)
     e92:	87 b9       	out	0x07, r24	; 7

	//Erste conversion anstoen, danach luft der ADC im free run mode
  	ADCSRA |= (1<<ADSC);	
     e94:	36 9a       	sbi	0x06, 6	; 6
  

  	//Auf Abschluss der Konvertierung warten
	while (ADCSRA & (1<<ADSC) ) {}
     e96:	36 99       	sbic	0x06, 6	; 6
     e98:	fe cf       	rjmp	.-4      	; 0xe96 <adcRead5+0xc>
	
	//result in bit value
	result = ADCW;
     e9a:	44 b1       	in	r20, 0x04	; 4
     e9c:	55 b1       	in	r21, 0x05	; 5
	//convert result into voltage value
	//korrektes runden mit +(divisor>>1)
	//ohne die 16bit casts wrde das zwischenergebnis auf die bitwertigkeit des
	//niedrigsten teil des terms reduziert (hier 8 bit von 100 oder 15)
	result = ((result * (uint16_t)5 * (uint16_t)100) + (1023>>1)) / (uint16_t)1023;
     e9e:	24 ef       	ldi	r18, 0xF4	; 244
     ea0:	31 e0       	ldi	r19, 0x01	; 1
     ea2:	42 9f       	mul	r20, r18
     ea4:	c0 01       	movw	r24, r0
     ea6:	43 9f       	mul	r20, r19
     ea8:	90 0d       	add	r25, r0
     eaa:	52 9f       	mul	r21, r18
     eac:	90 0d       	add	r25, r0
     eae:	11 24       	eor	r1, r1
     eb0:	81 50       	subi	r24, 0x01	; 1
     eb2:	9e 4f       	sbci	r25, 0xFE	; 254
     eb4:	6f ef       	ldi	r22, 0xFF	; 255
     eb6:	73 e0       	ldi	r23, 0x03	; 3
     eb8:	0e 94 06 10 	call	0x200c	; 0x200c <__udivmodhi4>
     ebc:	86 2f       	mov	r24, r22
     ebe:	97 2f       	mov	r25, r23

	return result;

}
     ec0:	08 95       	ret

00000ec2 <myInit>:
	//lcd_init();
	
	
	
	//cpu status led
	DDRA |= (1<<PINA7);
     ec2:	d7 9a       	sbi	0x1a, 7	; 26
	PORTA &= ~(1<<PINA7);
     ec4:	df 98       	cbi	0x1b, 7	; 27
	//Enable interrupts for INT0, INT1, INT2	
	//GICR  |= (1<<BIT7) | (1<<BIT6) | (1<<BIT5); 
	GICR |= (1<<BIT5); //only INT2

*/
}
     ec6:	08 95       	ret

00000ec8 <pwmInit>:

#include "pwmInit.h"

void pwmInit(uint16_t compare)
{
	DDRD |= (1<<BIT4) | (1<<BIT5);		//D.4&5 als Ausgnge definieren
     ec8:	21 b3       	in	r18, 0x11	; 17
     eca:	20 63       	ori	r18, 0x30	; 48
     ecc:	21 bb       	out	0x11, r18	; 17
	
	//PWM, Phase Correct with ICR1 as TOP value
	//TOP: 625
	TCCR1A |= (1<<WGM11);	
     ece:	2f b5       	in	r18, 0x2f	; 47
     ed0:	22 60       	ori	r18, 0x02	; 2
     ed2:	2f bd       	out	0x2f, r18	; 47
	TCCR1A &= ~(1<<WGM10);	
     ed4:	2f b5       	in	r18, 0x2f	; 47
     ed6:	2e 7f       	andi	r18, 0xFE	; 254
     ed8:	2f bd       	out	0x2f, r18	; 47

	TCCR1B |= (1<<WGM13);
     eda:	2e b5       	in	r18, 0x2e	; 46
     edc:	20 61       	ori	r18, 0x10	; 16
     ede:	2e bd       	out	0x2e, r18	; 46
	TCCR1B &= ~(1<<WGM12);
     ee0:	2e b5       	in	r18, 0x2e	; 46
     ee2:	27 7f       	andi	r18, 0xF7	; 247
     ee4:	2e bd       	out	0x2e, r18	; 46

	ICR1 = 625;
     ee6:	21 e7       	ldi	r18, 0x71	; 113
     ee8:	32 e0       	ldi	r19, 0x02	; 2
     eea:	37 bd       	out	0x27, r19	; 39
     eec:	26 bd       	out	0x26, r18	; 38
	

	//Nicht invertierende PWM, KanalA -> auf Pin D.5
	//- Clear OC1A/OC1B on Compare Match when up-counting. 
	//- Set OC1A/OC1B on Compare Match when downcounting.
	TCCR1A |= (1<<COM1A1); 	
     eee:	2f b5       	in	r18, 0x2f	; 47
     ef0:	20 68       	ori	r18, 0x80	; 128
     ef2:	2f bd       	out	0x2f, r18	; 47
	TCCR1A &= ~(1<<COM1A0);
     ef4:	2f b5       	in	r18, 0x2f	; 47
     ef6:	2f 7b       	andi	r18, 0xBF	; 191
     ef8:	2f bd       	out	0x2f, r18	; 47

	//Prescaler = 64
	TCCR1B |= (1<<CS10) | (1<<CS11);
     efa:	2e b5       	in	r18, 0x2e	; 46
     efc:	23 60       	ori	r18, 0x03	; 3
     efe:	2e bd       	out	0x2e, r18	; 46
	TCCR1B |= ~(1<<CS12); 
     f00:	2e b5       	in	r18, 0x2e	; 46
     f02:	2b 6f       	ori	r18, 0xFB	; 251
     f04:	2e bd       	out	0x2e, r18	; 46
		1 	1 	0 	Externer Pin 1, negative Flanke
		1 	1 	1 	Externer Pin 1, positive Flanke 
	*/
	
	//OCR1A->16bit register
	OCR1A=compare;	//Vergleichswert laden
     f06:	9b bd       	out	0x2b, r25	; 43
     f08:	8a bd       	out	0x2a, r24	; 42
	
	
}
     f0a:	08 95       	ret

00000f0c <pwmUpdate>:


void pwmUpdate(uint16_t compare)
{
	OCR1A=compare;	
     f0c:	9b bd       	out	0x2b, r25	; 43
     f0e:	8a bd       	out	0x2a, r24	; 42
}
     f10:	08 95       	ret

00000f12 <timer_init>:
#include "timerInit.h"

void timer_init(uint16_t compare)
{

	TCCR1B |= (1<<WGM12);	//CTC Mode:
     f12:	2e b5       	in	r18, 0x2e	; 46
     f14:	28 60       	ori	r18, 0x08	; 8
     f16:	2e bd       	out	0x2e, r18	; 46
							//Timer1 zhlt hoch, bei compare match wird er wieder zu 0 gesetzt

	TCCR1B |= (1<<CS10); //Prescaler nicht aktiviert - es liegt der Systemtakt an
     f18:	2e b5       	in	r18, 0x2e	; 46
     f1a:	21 60       	ori	r18, 0x01	; 1
     f1c:	2e bd       	out	0x2e, r18	; 46
	1 	0 	1 	CK / 1024
	1 	1 	0 	Externer Pin 1, negative Flanke
	1 	1 	1 	Externer Pin 1, positive Flanke 
*/
	
	OCR1A=compare;	//Vergleichswert laden
     f1e:	9b bd       	out	0x2b, r25	; 43
     f20:	8a bd       	out	0x2a, r24	; 42
	
	
}
     f22:	08 95       	ret

00000f24 <privTcbList>:
static TtaskControlBlock * privTcbList(Tuint08 uiTaskNumber)
{ /* This method may not be called with defCurrentTaskNumber any longer. Unfortunately we
   * cannot check if we violate that, because that may corrupt stack in privInitOs().
   * The location of the task control block is stored in flash, be careful, use the correct
   * instructions to retrieve it. */
  return portFlashReadWord(TtaskControlBlock *,pxTCBlist[uiTaskNumber]); }
     f24:	e8 2f       	mov	r30, r24
     f26:	f0 e0       	ldi	r31, 0x00	; 0
     f28:	ee 0f       	add	r30, r30
     f2a:	ff 1f       	adc	r31, r31
     f2c:	e2 52       	subi	r30, 0x22	; 34
     f2e:	ff 4f       	sbci	r31, 0xFF	; 255
     f30:	85 91       	lpm	r24, Z+
     f32:	94 91       	lpm	r25, Z
     f34:	08 95       	ret

00000f36 <privTaskNumber>:


static Tuint08 privTaskNumber(Tuint08 uiTaskNumber)
{ /* Check if we are interested in the current task */
  if ((uiTaskNumber & defCurrentTaskMask) == defCurrentTaskNumber)
     f36:	88 23       	and	r24, r24
     f38:	1c f4       	brge	.+6      	; 0xf40 <privTaskNumber+0xa>
  { /* If yes, replace the uiTaskNumber with the current task number. */
    uiTaskNumber = (uiOsStatus & defTaskNumberGetMask) >> defOsTaskNumberShift; }
     f3a:	80 91 45 01 	lds	r24, 0x0145
     f3e:	8f 70       	andi	r24, 0x0F	; 15
  return uiTaskNumber; }
     f40:	08 95       	ret

00000f42 <privEnterOS>:
   * action parameter states the intention of the caller. It contains whether or not we should
   * switch the task, and if a tick occurred.
   * Report that we are starting OS specific actions */
  privTrace(traceOsStart);
  /* Now is the time to permanently set the status of the system to OS. */
  uiOsStatus = ((uiOsStatus & defContextSetMask) | defContextStateOs);
     f42:	20 91 45 01 	lds	r18, 0x0145
     f46:	2f 73       	andi	r18, 0x3F	; 63
     f48:	20 93 45 01 	sts	0x0145, r18
  #endif
  /* If we do not want to switch, we are quickly done. Note that time measurement is also
   * skipped, so, we may not skip this to often, often being a full round of the subticktimer.
   * Normally however, this is a one time action, because a regular entry over here due to
   * an interrupt will not skip this section. */
  if ((uiAction & defActionTaskGetMask) == defActionTaskStateSwitch)
     f4c:	80 ff       	sbrs	r24, 0
     f4e:	7e c0       	rjmp	.+252    	; 0x104c <privEnterOS+0x10a>
          uiIdleLoadCollect += uiTaskTime; }
      #endif
      /* Here we arrive at the first instruction when all checks are off. We increment the tick counter
       * if a timer interrupt has taken place. This is indicated the the uiAction parameter. Most times
       * we arrive here it is namely due to a yield of delay or so, and we can skip that step. */
      if ((uiAction & defActionTickStateTick) == defActionTickStateTick) { privIncrementTick(); }
     f50:	81 ff       	sbrs	r24, 1
     f52:	36 c0       	rjmp	.+108    	; 0xfc0 <privEnterOS+0x7e>
      uxTickCount.SubByte -= cfgSysSubTicksPerFullTick;
    #endif
    /* Every time we arrive here we must increase the tick counter by one. Or we arrived here because
     * subbyte overflowed the cfgSysSubTicksPerFullTick or we arrived here because we were send here
     * from a tick interrupt. */
    ++uxTickCount.LowByte;
     f54:	80 91 43 01 	lds	r24, 0x0143
     f58:	8f 5f       	subi	r24, 0xFF	; 255
     f5a:	80 93 43 01 	sts	0x0143, r24
    #if (callAppTick00 == cfgTrue)
      appTick00();
    #endif

    /* if the low byte overflows ... */
    if (uxTickCount.LowByte == 0 )
     f5e:	88 23       	and	r24, r24
     f60:	41 f4       	brne	.+16     	; 0xf72 <privEnterOS+0x30>
    { /* ... Increase the high byte */
      ++uxTickCount.HighByte;
     f62:	80 91 44 01 	lds	r24, 0x0144
     f66:	8f 5f       	subi	r24, 0xFF	; 255
     f68:	80 93 44 01 	sts	0x0144, r24
      #if (callAppTick16 == cfgTrue)
        if (uxTickCount.HighByte == 0) { appTick16(); }
      #endif
      /* On every cross of the low byte boundary, new tasks may have entered the near wake
       * state, thus we must set the corresponding bit. */
      uiOsStatus = ((uiOsStatus & defNearWakeStateSetMask) | defNearWakeStatePresent);
     f6c:	20 62       	ori	r18, 0x20	; 32
     f6e:	20 93 45 01 	sts	0x0145, r18
    #endif
    #if (defUseDelay == cfgTrue)
      /* Now we must check if we must wake some delayed tasks, this only is the case when we
       * have near wakes. The mechanism of near wakes is made in order not to have to check all
       * tasks on every tick */
      if ((uiOsStatus & defNearWakeStateGetMask) == defNearWakeStatePresent)
     f72:	80 91 45 01 	lds	r24, 0x0145
     f76:	85 ff       	sbrs	r24, 5
     f78:	23 c0       	rjmp	.+70     	; 0xfc0 <privEnterOS+0x7e>
            if (loopTCB->uxDelay.HighByte == uxTickCount.HighByte)
            { /* if it matches, we assume that the task must be waked, since we do not allow so long delays that the
               * end time is, after overflow, just before the current time in the same block. (The need for this has
               * several reasons, one of which is that this allows us to skip ticks within a tick block. It is needed
               * for recovery from low power sleep too. The former facility is not really used right now */
              if (loopTCB->uxDelay.LowByte <= uxTickCount.LowByte)
     f7a:	e0 90 43 01 	lds	r14, 0x0143
     f7e:	d0 e0       	ldi	r29, 0x00	; 0
     f80:	c0 e0       	ldi	r28, 0x00	; 0
          /* We check if the task is delayed. Note that it need not to be running. If the task was suspended or
           * sleeping while delayed, this delay simply ends, but the task remains suspended/sleeping. The same
           * applies for killed tasks. Tasks that are blocked may have a timeout, so this must be checked as well. */
          if ((loopTCB->uiTaskStatus & defBaseDelayStateGetMask) == defBaseDelayStateDelayed)
          { /* a task from which the high byte does not much is not near wake */
            if (loopTCB->uxDelay.HighByte == uxTickCount.HighByte)
     f82:	04 e4       	ldi	r16, 0x44	; 68
     f84:	11 e0       	ldi	r17, 0x01	; 1
      if ((uiOsStatus & defNearWakeStateGetMask) == defNearWakeStatePresent)
      { Tuint08 uiNearWakeCount = 0;
        Tuint08 uiLoopTask;
        /* we must find out which tasks are near wake, thus we must check all tasks */
        for (uiLoopTask=defTaskNumberDelayBegin; uiLoopTask<defTaskNumberDelayEnd; uiLoopTask++)
        { TtaskControlBlock * loopTCB = privTcbList(uiLoopTask);
     f86:	8c 2f       	mov	r24, r28
     f88:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
     f8c:	fc 01       	movw	r30, r24
          /* We check if the task is delayed. Note that it need not to be running. If the task was suspended or
           * sleeping while delayed, this delay simply ends, but the task remains suspended/sleeping. The same
           * applies for killed tasks. Tasks that are blocked may have a timeout, so this must be checked as well. */
          if ((loopTCB->uiTaskStatus & defBaseDelayStateGetMask) == defBaseDelayStateDelayed)
     f8e:	81 81       	ldd	r24, Z+1	; 0x01
     f90:	84 fd       	sbrc	r24, 4
     f92:	0c c0       	rjmp	.+24     	; 0xfac <privEnterOS+0x6a>
          { /* a task from which the high byte does not much is not near wake */
            if (loopTCB->uxDelay.HighByte == uxTickCount.HighByte)
     f94:	23 81       	ldd	r18, Z+3	; 0x03
     f96:	d8 01       	movw	r26, r16
     f98:	9c 91       	ld	r25, X
     f9a:	29 17       	cp	r18, r25
     f9c:	39 f4       	brne	.+14     	; 0xfac <privEnterOS+0x6a>
            { /* if it matches, we assume that the task must be waked, since we do not allow so long delays that the
               * end time is, after overflow, just before the current time in the same block. (The need for this has
               * several reasons, one of which is that this allows us to skip ticks within a tick block. It is needed
               * for recovery from low power sleep too. The former facility is not really used right now */
              if (loopTCB->uxDelay.LowByte <= uxTickCount.LowByte)
     f9e:	92 81       	ldd	r25, Z+2	; 0x02
     fa0:	e9 16       	cp	r14, r25
     fa2:	18 f0       	brcs	.+6      	; 0xfaa <privEnterOS+0x68>
        privUnblockTask(uiTaskNumber | defParaLockStateUnlock | defParaRetStateFalse); }
      /* The unblocking above also wakes the task so we may skip it here. */
      else
   #endif
   /* wake the task */
   { taskTCB->uiTaskStatus = (taskTCB->uiTaskStatus & defBaseDelayStateSetMask) | defBaseDelayStateWake; } }
     fa4:	80 61       	ori	r24, 0x10	; 16
     fa6:	81 83       	std	Z+1, r24	; 0x01
     fa8:	01 c0       	rjmp	.+2      	; 0xfac <privEnterOS+0x6a>
              { /* We have a winner, we may give a wakeup call, but first we check synchronization */
                privWakeupFromDelay(uiLoopTask,loopTCB); }
              else
              { /* arriving here means the particular task has a wake time in the near future, thus we may
                 * increase the near wake counter. */
                ++uiNearWakeCount; } } } }
     faa:	df 5f       	subi	r29, 0xFF	; 255
       * tasks on every tick */
      if ((uiOsStatus & defNearWakeStateGetMask) == defNearWakeStatePresent)
      { Tuint08 uiNearWakeCount = 0;
        Tuint08 uiLoopTask;
        /* we must find out which tasks are near wake, thus we must check all tasks */
        for (uiLoopTask=defTaskNumberDelayBegin; uiLoopTask<defTaskNumberDelayEnd; uiLoopTask++)
     fac:	cf 5f       	subi	r28, 0xFF	; 255
     fae:	c2 30       	cpi	r28, 0x02	; 2
     fb0:	51 f7       	brne	.-44     	; 0xf86 <privEnterOS+0x44>
                 * increase the near wake counter. */
                ++uiNearWakeCount; } } } }
        /* If we had no more near wakes we may clear the near wake bit. If we do not do this, it remains set, as
         * it was for certain when arriving here. If we clear the bit will be set again when we enter the
         * next tick block. */
        if (uiNearWakeCount==0) { uiOsStatus = ((uiOsStatus & defNearWakeStateSetMask) | defNearWakeStateAbsent); } }
     fb2:	dd 23       	and	r29, r29
     fb4:	29 f4       	brne	.+10     	; 0xfc0 <privEnterOS+0x7e>
     fb6:	80 91 45 01 	lds	r24, 0x0145
     fba:	8f 7d       	andi	r24, 0xDF	; 223
     fbc:	80 93 45 01 	sts	0x0145, r24
   * priority information is just before the bit 0, which determines the run state, all
   * tasks with equal priority are issued round robin. Tasks with a status below defRunableTask
   * will never be started, they are typically the blocked, delayed suspended, error or
   * sleeping tasks. */
  for (uiLoopTask=uiLoopStart; uiLoopTask<uiLoopEnd; uiLoopTask++)
  { TtaskControlBlock * loopTCB = privTcbList(uiLoopTask);
     fc0:	80 e0       	ldi	r24, 0x00	; 0
     fc2:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
     fc6:	7c 01       	movw	r14, r24
    Tuint08 uiCompareStatus = loopTCB->uiTaskStatus ^ uiFlipMask;
     fc8:	fc 01       	movw	r30, r24
     fca:	c1 81       	ldd	r28, Z+1	; 0x01
    /* The 'smaller sign' is important here, only if the priority exceeds the smallest possible
     * runnable task a replacement must take place. */
    if (result.MaxStatus < uiCompareStatus)
     fcc:	c0 3f       	cpi	r28, 0xF0	; 240
     fce:	10 f4       	brcc	.+4      	; 0xfd4 <privEnterOS+0x92>
  #endif
  /* Tselect contains of (MaxTask,Prio) MaxTask is variable which will hold the task with the highest
   * priority. The Prio is* the important variable. It is set to the highest priority of a non runnable task,
   * the default so to say. If it is not increased, we have no runnable task, thus we must run the idle task.
   * By using this approach we do not need a real idle task, with stack and so. */
  result.MaxStatus = defBaseRunningTask - 1;
     fd0:	df ee       	ldi	r29, 0xEF	; 239
     fd2:	02 c0       	rjmp	.+4      	; 0xfd8 <privEnterOS+0x96>
   * tasks with equal priority are issued round robin. Tasks with a status below defRunableTask
   * will never be started, they are typically the blocked, delayed suspended, error or
   * sleeping tasks. */
  for (uiLoopTask=uiLoopStart; uiLoopTask<uiLoopEnd; uiLoopTask++)
  { TtaskControlBlock * loopTCB = privTcbList(uiLoopTask);
    Tuint08 uiCompareStatus = loopTCB->uiTaskStatus ^ uiFlipMask;
     fd4:	dc 2f       	mov	r29, r28
  /* Now loop trough all tasks and determine which has the highest priority. Since the
   * priority information is just before the bit 0, which determines the run state, all
   * tasks with equal priority are issued round robin. Tasks with a status below defRunableTask
   * will never be started, they are typically the blocked, delayed suspended, error or
   * sleeping tasks. */
  for (uiLoopTask=uiLoopStart; uiLoopTask<uiLoopEnd; uiLoopTask++)
     fd6:	dd 24       	eor	r13, r13
  { TtaskControlBlock * loopTCB = privTcbList(uiLoopTask);
     fd8:	81 e0       	ldi	r24, 0x01	; 1
     fda:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
     fde:	8c 01       	movw	r16, r24
    Tuint08 uiCompareStatus = loopTCB->uiTaskStatus ^ uiFlipMask;
     fe0:	dc 01       	movw	r26, r24
     fe2:	11 96       	adiw	r26, 0x01	; 1
     fe4:	8c 91       	ld	r24, X
     fe6:	11 97       	sbiw	r26, 0x01	; 1
    /* The 'smaller sign' is important here, only if the priority exceeds the smallest possible
     * runnable task a replacement must take place. */
    if (result.MaxStatus < uiCompareStatus)
     fe8:	d8 17       	cp	r29, r24
     fea:	10 f0       	brcs	.+4      	; 0xff0 <privEnterOS+0xae>
     fec:	8d 2f       	mov	r24, r29
     fee:	02 c0       	rjmp	.+4      	; 0xff4 <privEnterOS+0xb2>
     ff0:	dd 24       	eor	r13, r13
     ff2:	d3 94       	inc	r13
      Tselect uiExecute = uiShareSelect;
    #else
      /* If there are also standard tasks, we must make a new selection about which task to run. */
      Tselect uiExecute = privSelectTask(0x00,0,defNumberOfTasks);
    #endif
    if (uiExecute.MaxStatus == (defBaseRunningTask - 1))
     ff4:	8f 3e       	cpi	r24, 0xEF	; 239
     ff6:	e9 f0       	breq	.+58     	; 0x1032 <privEnterOS+0xf0>
    else
    { /* If you arrive here, then there is a task to be run. There are two possibilities. If all tasks
       * run in the shared mode, then there can only one task be active, so we do not need to select any
       * more, the only task must be the one, otherwise the task was selected in the selection process
       * thereafter. */
      TtaskControlBlock * runTCB = privTcbList(uiExecute.MaxTask);
     ff8:	8d 2d       	mov	r24, r13
     ffa:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
     ffe:	fc 01       	movw	r30, r24
      #if (defAllSharedStack == cfgFalse)
      /* If not, it could be that all tasks in the current priority have already run,
       * so that we selected a task in the state defRunStateDone. If this is the case
       * then we know vice versa that all tasks in that priority have that state,
       * for otherwise it would have been selected due to the higher value of the status byte. */
        if ((runTCB->uiTaskStatus & defBaseDressGetMask) == defBaseDressDone)
    1000:	81 81       	ldd	r24, Z+1	; 0x01
    1002:	80 fd       	sbrc	r24, 0
    1004:	0c c0       	rjmp	.+24     	; 0x101e <privEnterOS+0xdc>
        #if (cfgUseHierarchicalRoundRobin == cfgTrue)
        /* We may only reset those tasks in the requested priority. (Note we test the shifted priority because it
         * is faster on this side and on the callers side.) */
        if ((loopTCB->uiTaskStatus & defBasePrioGetMask) == uiPriority)
        #endif
        { loopTCB->uiTaskStatus = (loopTCB->uiTaskStatus & defBaseDressSetMask) | defBaseDressRunable; } } } }
    1006:	c1 60       	ori	r28, 0x01	; 1
    1008:	d7 01       	movw	r26, r14
    100a:	11 96       	adiw	r26, 0x01	; 1
    100c:	cc 93       	st	X, r28
    100e:	d8 01       	movw	r26, r16
    1010:	11 96       	adiw	r26, 0x01	; 1
    1012:	8c 91       	ld	r24, X
    1014:	11 97       	sbiw	r26, 0x01	; 1
    1016:	81 60       	ori	r24, 0x01	; 1
    1018:	11 96       	adiw	r26, 0x01	; 1
    101a:	8c 93       	st	X, r24
    101c:	11 97       	sbiw	r26, 0x01	; 1
          #endif
        }
      #endif
      /* The state immediately needs to be set to the done state, to prohibit indefinite running, since,
       * when the dress bit is set this indicates a dominant mode. */
      runTCB->uiTaskStatus = (runTCB->uiTaskStatus & defBaseDressSetMask) | defBaseDressDone;
    101e:	81 81       	ldd	r24, Z+1	; 0x01
    1020:	8e 7f       	andi	r24, 0xFE	; 254
    1022:	81 83       	std	Z+1, r24	; 0x01
      /* Having selected a new state to run, let us put in the status register. From
       * now on, that is the current task.  */
      uiOsStatus = (uiOsStatus & defTaskNumberSetMask) | (uiExecute.MaxTask << defOsTaskNumberShift);  } }
    1024:	80 91 45 01 	lds	r24, 0x0145
    1028:	80 7f       	andi	r24, 0xF0	; 240
    102a:	d8 2a       	or	r13, r24
    102c:	d0 92 45 01 	sts	0x0145, r13
    1030:	0d c0       	rjmp	.+26     	; 0x104c <privEnterOS+0x10a>
  /* Timer interrupts are switch on (or must be on) in the idle mode
   * because we must return from idle due to a timer interrupt.
   * however, that is the responsibility of the portIdle implementation
   * Notify the OS that we enter the idle state now. This is needed at
   * return, cause we don't need to save any context then. */
  uiOsStatus = ((uiOsStatus & defContextSetMask) | defContextStateIdle);
    1032:	80 91 45 01 	lds	r24, 0x0145
    1036:	8f 73       	andi	r24, 0x3F	; 63
    1038:	80 68       	ori	r24, 0x80	; 128
    103a:	80 93 45 01 	sts	0x0145, r24
  /* Say that we are ready to start the idle task. */
  privTrace(traceIdleStart);
  /* Reset the stack, so we maximal space in portIdle. */
  privSetStack(&xOS.StackOS[OSstackInit]);
    103e:	83 ed       	ldi	r24, 0xD3	; 211
    1040:	90 e0       	ldi	r25, 0x00	; 0
    1042:	8d bf       	out	0x3d, r24	; 61
    1044:	9e bf       	out	0x3e, r25	; 62
  /* Interrupts on of course, otherwise the timer interrupt cannot work, and
   * we are ready with the stack switch. */
  privEnableGlobalInterrupts();
    1046:	78 94       	sei
  /* Before we enter the idle state the there may be some work to do */
  #if (callAppEnterIdle == cfgTrue)
    appEnterIdle();
  #endif
  /* Done, we goto (not call!) the portIdle. Thus, we do not return here. ;-) */
  portJump(portIdle); }
    1048:	0c 94 d5 09 	jmp	0x13aa	; 0x13aa <portIdle>
   * state of the task. Therefore, we keep (default situation) tick interrupts disabled
   * here. If we have OS protection, the interrupts are already off. If not, we must take
   * care of that. */
  /* Notify the OS that we enter a task state now. This is needed at
   * return, cause we must save the context then. */
  uiOsStatus = ((uiOsStatus & defContextSetMask) | defContextStateTask);
    104c:	c0 91 45 01 	lds	r28, 0x0145
    1050:	cf 73       	andi	r28, 0x3F	; 63
    1052:	c0 64       	ori	r28, 0x40	; 64
    1054:	c0 93 45 01 	sts	0x0145, r28
  /* Get the number of the task we are going to run (a call to privTaskNumber takes more bytes) */
  Tuint08 uiTaskNumber = (uiOsStatus & defTaskNumberGetMask) >> defOsTaskNumberShift;
    1058:	cf 70       	andi	r28, 0x0F	; 15
  /* Get the task control block of the current task also */
  TtaskControlBlock * curTCB = privTcbList(uiTaskNumber);
    105a:	8c 2f       	mov	r24, r28
    105c:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
    1060:	dc 01       	movw	r26, r24
   * variables. The stack should not be used any more. I am not 100% sure this is sufficient, but
   * i think i have no other means at my disposal other than assembly, which we cannot use here. */
  portBarrier();
  /* If we make use of register compression with constant registers, we now fill the background
   * variable with the correct value. */
   xOS.pxSave.uiRegisterUse = uiRegisterUse;
    1062:	8f ef       	ldi	r24, 0xFF	; 255
    1064:	80 93 c0 00 	sts	0x00C0, r24
  /* If we check the use of registers we may not want to check all registers, even if they are used. Here we may
   * want to check for all tasks the same registers so ...*/
  #if (cfgCheckRegisters == cfgTrue)
    #if (defRegisterCheckConstant == cfgTrue)
      /* ... we can use the constant value */
      xOS.pxSave.uiRegisterCheck = defRegisterCheckCollect;
    1068:	80 93 c1 00 	sts	0x00C1, r24
    #endif
  #endif
  /* At saveContext we need to know where the stack starts, but since getting this info
   * may overflow the stack at that time, we get it here and save it on the OS stack which
   * is used as background storage for the task. */
  xOS.pxSave.pcStackOffset = portFlashReadStruc(TtaskDefinitionBlock,pxTDBlist[uiTaskNumber],Taddress,pcStackOffset);
    106c:	ec 2f       	mov	r30, r28
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	ee 0f       	add	r30, r30
    1072:	ff 1f       	adc	r31, r31
    1074:	e6 52       	subi	r30, 0x26	; 38
    1076:	ff 4f       	sbci	r31, 0xFF	; 255
    1078:	85 91       	lpm	r24, Z+
    107a:	94 91       	lpm	r25, Z
    107c:	01 96       	adiw	r24, 0x01	; 1
    107e:	fc 01       	movw	r30, r24
    1080:	85 91       	lpm	r24, Z+
    1082:	94 91       	lpm	r25, Z
    1084:	90 93 c4 00 	sts	0x00C4, r25
    1088:	80 93 c3 00 	sts	0x00C3, r24
    #else
      /* Note that the limit is calculated taking StackSavety into account. Thus, it is an error
       * to pass this limit, although the stack is not yet corrupted at that point. This is
       * intentional, so that we can stop the task rather than experiencing bizarre results,
       * when experimenting with the stack size. The +1 represents the status register.*/
      xOS.pxSave.pcStackLimit = uiRegCount+xOS.pxSave.pcStackOffset+StackSafety-uiStackSize+1;
    108c:	9c 01       	movw	r18, r24
    108e:	29 50       	subi	r18, 0x09	; 9
    1090:	30 40       	sbci	r19, 0x00	; 0
    1092:	30 93 c8 00 	sts	0x00C8, r19
    1096:	20 93 c7 00 	sts	0x00C7, r18
     * protected region of the code. Good that we noticed it! */
    if ((curTCB->uiStackMax)<(uiStackSize)) { curTCB->uiStackMax = uiStackSize; }
  #endif
 /* Recall the address stack level, and put it in the background variables. Thus this
    * variable gets accessible from the portSave/portContext routines. */
   xOS.pxSave.pcStackLevel = (Taddress) &(curTCB->pcStackLevel);
    109a:	b0 93 c6 00 	sts	0x00C6, r27
    109e:	a0 93 c5 00 	sts	0x00C5, r26
   /* Now, switch to the task stack */
   #if (cfgSysStackGrowthUp == cfgTrue)
     privSetStack( (Taddress) ((Tuint16) xOS.pxSave.pcStackOffset + (Tuint16) curTCB->pcStackLevel) );
   #else
     privSetStack( (Taddress) ((Tuint16) xOS.pxSave.pcStackOffset - (Tuint16) curTCB->pcStackLevel) );
    10a2:	2c 91       	ld	r18, X
    10a4:	82 1b       	sub	r24, r18
    10a6:	91 09       	sbc	r25, r1
    10a8:	8d bf       	out	0x3d, r24	; 61
    10aa:	9e bf       	out	0x3e, r25	; 62
   #endif
 /* We need not to activate the interrupts right here, since that is done in the
  * portRestoreContext at the end by the 'reti'. Jump to the routine that restores
  * the context for the task at hand. */
  portJump(portRestoreContext); }
    10ac:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <portRestoreContext>
      /* Here we are done, the next thing is to enter the privEnterTask, in order to run
       * the task chosen */
   #endif
  }
  /* make it so */
  privEnterTask(); }
    10b0:	08 95       	ret

000010b2 <privShowError>:


#if (defCheckReportingError == cfgTrue)

static void privShowError(Tuint08 uiMessage, Tuint08 uiCallId, Tuint08 uiInfo)
{ /* We may arrive here from OS space, isr or task space. In the latter case is important we do
    10b2:	ef 92       	push	r14
    10b4:	ff 92       	push	r15
    10b6:	0f 93       	push	r16
    10b8:	1f 93       	push	r17
    10ba:	cf 93       	push	r28
    10bc:	df 93       	push	r29
    10be:	08 2f       	mov	r16, r24
    10c0:	c4 2f       	mov	r28, r20
   *
   * One extra note. Errors reporting an incorrect task number must be fatal since this
   * routine assumes that, when the error is not fatal, the task number represents the
   * failing task.
   */
  privDisableGlobalInterrupts();
    10c2:	f8 94       	cli
  /* Strip the error type information from the message */
  Tuint08 uiBareMessage = (uiMessage & errMessageGetMask);
    10c4:	d8 2f       	mov	r29, r24
    10c6:	df 73       	andi	r29, 0x3F	; 63
    const Tbool bReturn = false;
  #else
    /* uiWorkStatus represents the status we will use upon which we decide what to do. */
    Tuint08 uiWorkStatus;
    /* See if we must use the uiOsStatus as a basis (standard) or the given by the uiCallId. */
    if ((uiMessage & errOsStateGetMask) == errOsStateAsIs)
    10c8:	86 fd       	sbrc	r24, 6
    10ca:	04 c0       	rjmp	.+8      	; 0x10d4 <privShowError+0x22>
    { /* Extract the upper two bits  containing the status info from the standard status. */
      uiWorkStatus = uiOsStatus & defContextGetMask; }
    10cc:	80 91 45 01 	lds	r24, 0x0145
    10d0:	80 7c       	andi	r24, 0xC0	; 192
    10d2:	01 c0       	rjmp	.+2      	; 0x10d6 <privShowError+0x24>
    else
    { /* Use the StateOs as forced status (i.e. assume we are in the OS state) */
      uiWorkStatus = defContextStateOs; }
    10d4:	80 e0       	ldi	r24, 0x00	; 0
    /* We first calculate when we have a fatal error. That is the case is the error in itself is
     * fatal, or if we arrive here from an isr. */
    const Tbool bFatal = (uiBareMessage >= errFatalError) || (uiWorkStatus == defContextStateIsr);
    10d6:	d0 32       	cpi	r29, 0x20	; 32
    10d8:	70 f5       	brcc	.+92     	; 0x1136 <privShowError+0x84>
    10da:	ff 24       	eor	r15, r15
    10dc:	f3 94       	inc	r15
    10de:	80 3c       	cpi	r24, 0xC0	; 192
    10e0:	09 f0       	breq	.+2      	; 0x10e4 <privShowError+0x32>
    10e2:	ff 24       	eor	r15, r15
    /* We may normally return only in one special case. Of course the error may not be fatal, and we must come
     * here from the OS itself, (or we must be told we come from the OS itself) */
    const Tbool bReturn = !bFatal && (uiWorkStatus == defContextStateOs);
    10e4:	ff 20       	and	r15, r15
    10e6:	49 f5       	brne	.+82     	; 0x113a <privShowError+0x88>
    10e8:	88 23       	and	r24, r24
    10ea:	39 f5       	brne	.+78     	; 0x113a <privShowError+0x88>
  #endif
  /* Strip the error type information from the call Id */
  Tuint08 uiBareCallId = (uiCallId & errCallIdGetMask);
    10ec:	16 2f       	mov	r17, r22
    10ee:	1f 73       	andi	r17, 0x3F	; 63
    /* We first calculate when we have a fatal error. That is the case is the error in itself is
     * fatal, or if we arrive here from an isr. */
    const Tbool bFatal = (uiBareMessage >= errFatalError) || (uiWorkStatus == defContextStateIsr);
    /* We may normally return only in one special case. Of course the error may not be fatal, and we must come
     * here from the OS itself, (or we must be told we come from the OS itself) */
    const Tbool bReturn = !bFatal && (uiWorkStatus == defContextStateOs);
    10f0:	ee 24       	eor	r14, r14
    10f2:	e3 94       	inc	r14
   * Pushed variables are not important when we no not return. */
  if (!bReturn) { privSetStack(&xOS.StackOS[OSstackInit]); }
  /* We disable tick interrupts, needed to be deactivated in case we should return. We do that here, after a possible
   * stack transplant since this call may make use of the stack. It must be done before global interrupts are
   * activated again. */
  privDisableTickInterrupts();
    10f4:	0e 94 e5 09 	call	0x13ca	; 0x13ca <portDisableTickInterrupts>
  /* Now determine the task number. */
  Tuint08 uiTaskNumber;
  /* Test if we must use the given task number by uiInfo or the current one. This flag is used because
   * from a lot of places its much sorter to set the flag than to calculate the current task number.
   * Do not use the privTaskNumber() method, for we do not want to introduce stack use here. */
  if ((uiMessage & errTaskStateGetMask) == errTaskStateCurrent)
    10f8:	00 23       	and	r16, r16
    10fa:	34 f4       	brge	.+12     	; 0x1108 <privShowError+0x56>
  { /* Deduce the current task number from the Status */
    uiTaskNumber = (uiOsStatus & defTaskNumberGetMask) >> defOsTaskNumberShift;
    10fc:	00 91 45 01 	lds	r16, 0x0145
    1100:	0f 70       	andi	r16, 0x0F	; 15
    /* Reconstruct the uiInfo byte, that will be send to the error method later on */
    uiInfo = (uiInfo & errTaskNumberSetMask) | (uiTaskNumber << errTaskNumberShift); }
    1102:	c0 7f       	andi	r28, 0xF0	; 240
    1104:	c0 2b       	or	r28, r16
    1106:	02 c0       	rjmp	.+4      	; 0x110c <privShowError+0x5a>
  else
  { /* Read the task number from the given byte, probably the current task is not the one giving problems */
    uiTaskNumber = (uiInfo & errTaskNumberGetMask) >> errTaskNumberShift ; }
    1108:	0c 2f       	mov	r16, r28
    110a:	0f 70       	andi	r16, 0x0F	; 15
  /* Now, show the error,  if we had a fatal error it makes no sense to continue operations,
   * so the only thing we can do is show the error again*/
  do { portShowError(uiBareMessage,uiBareCallId,uiInfo); } while (bFatal);
    110c:	8d 2f       	mov	r24, r29
    110e:	61 2f       	mov	r22, r17
    1110:	4c 2f       	mov	r20, r28
    1112:	0e 94 96 09 	call	0x132c	; 0x132c <portShowError>
    1116:	ff 20       	and	r15, r15
    1118:	c1 f4       	brne	.+48     	; 0x114a <privShowError+0x98>
  /* In case we had a normal error we want to continue, but since it is reasonable to assume that it
   * may have taken some time, the user has probably stop the timer, if he did not misused the timer
   * to make some leds blink. In any case its best to restart the timer. We have to live with the
   * fact that real time and timer ticks are out of sync anyway. Note that the user may use the timer,
   * but may not activate the interrupt. */
  portSetupTimerInterrupt();
    111a:	0e 94 de 09 	call	0x13bc	; 0x13bc <portSetupTimerInterrupt>
  #if (cfgIntOsProtected == cfgFalse)
    privEnableGlobalInterrupts();
  #endif
  /* All errors not being fatal at least must stop the current or requested task and put it in error mode.
   * (This cannot be an isr anymore, and all non fatal Os errors are about some task.) */
  TtaskControlBlock * taskTCB = privTcbList(uiTaskNumber);
    111e:	80 2f       	mov	r24, r16
    1120:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
  /* Note that the task is terminated, but it's locks are not removed, since this is an error
   * condition, it is unclear what the result would be, so that this cannot be compared with
   * a normal terminate, in which case the user can take precautions for released blocks etc. */
  taskTCB->uiTaskStatus = defBaseTerminatedTask;
    1124:	20 e1       	ldi	r18, 0x10	; 16
    1126:	fc 01       	movw	r30, r24
    1128:	21 83       	std	Z+1, r18	; 0x01
  #endif
  /* If we are at a task, or at some operations within the OS that handle a specific task,
   * we can leave this method by asking for a task switch. This is not a normal return.
   * Note that in this case the AuxRegBit (if used) can be set. Here, that is not a problem
   * for there are no switching interrupts that can take place. */
  if (!bReturn) { privEnterOS(defActionTaskStateSwitch); }
    112a:	ee 20       	and	r14, r14
    112c:	a1 f4       	brne	.+40     	; 0x1156 <privShowError+0xa4>
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	0e 94 a1 07 	call	0xf42	; 0xf42 <privEnterOS>
    1134:	10 c0       	rjmp	.+32     	; 0x1156 <privShowError+0xa4>
    else
    { /* Use the StateOs as forced status (i.e. assume we are in the OS state) */
      uiWorkStatus = defContextStateOs; }
    /* We first calculate when we have a fatal error. That is the case is the error in itself is
     * fatal, or if we arrive here from an isr. */
    const Tbool bFatal = (uiBareMessage >= errFatalError) || (uiWorkStatus == defContextStateIsr);
    1136:	ff 24       	eor	r15, r15
    1138:	f3 94       	inc	r15
    /* We may normally return only in one special case. Of course the error may not be fatal, and we must come
     * here from the OS itself, (or we must be told we come from the OS itself) */
    const Tbool bReturn = !bFatal && (uiWorkStatus == defContextStateOs);
  #endif
  /* Strip the error type information from the call Id */
  Tuint08 uiBareCallId = (uiCallId & errCallIdGetMask);
    113a:	16 2f       	mov	r17, r22
    113c:	1f 73       	andi	r17, 0x3F	; 63
  /* If we do not return we reset the stack to prevent stack overflow when handling the error code.
   * We don't need the preserve stack anymore. Note, that we should note have a stack frame present.
   * Pushed variables are not important when we no not return. */
  if (!bReturn) { privSetStack(&xOS.StackOS[OSstackInit]); }
    113e:	83 ed       	ldi	r24, 0xD3	; 211
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	8d bf       	out	0x3d, r24	; 61
    1144:	9e bf       	out	0x3e, r25	; 62
    /* We first calculate when we have a fatal error. That is the case is the error in itself is
     * fatal, or if we arrive here from an isr. */
    const Tbool bFatal = (uiBareMessage >= errFatalError) || (uiWorkStatus == defContextStateIsr);
    /* We may normally return only in one special case. Of course the error may not be fatal, and we must come
     * here from the OS itself, (or we must be told we come from the OS itself) */
    const Tbool bReturn = !bFatal && (uiWorkStatus == defContextStateOs);
    1146:	ee 24       	eor	r14, r14
    1148:	d5 cf       	rjmp	.-86     	; 0x10f4 <privShowError+0x42>
  else
  { /* Read the task number from the given byte, probably the current task is not the one giving problems */
    uiTaskNumber = (uiInfo & errTaskNumberGetMask) >> errTaskNumberShift ; }
  /* Now, show the error,  if we had a fatal error it makes no sense to continue operations,
   * so the only thing we can do is show the error again*/
  do { portShowError(uiBareMessage,uiBareCallId,uiInfo); } while (bFatal);
    114a:	8d 2f       	mov	r24, r29
    114c:	61 2f       	mov	r22, r17
    114e:	4c 2f       	mov	r20, r28
    1150:	0e 94 96 09 	call	0x132c	; 0x132c <portShowError>
    1154:	fa cf       	rjmp	.-12     	; 0x114a <privShowError+0x98>
  /* If we are at a task, or at some operations within the OS that handle a specific task,
   * we can leave this method by asking for a task switch. This is not a normal return.
   * Note that in this case the AuxRegBit (if used) can be set. Here, that is not a problem
   * for there are no switching interrupts that can take place. */
  if (!bReturn) { privEnterOS(defActionTaskStateSwitch); }
  /* Otherwise we are done, and return to the OS operations that generated the error. */ }
    1156:	df 91       	pop	r29
    1158:	cf 91       	pop	r28
    115a:	1f 91       	pop	r17
    115c:	0f 91       	pop	r16
    115e:	ff 90       	pop	r15
    1160:	ef 90       	pop	r14
    1162:	08 95       	ret

00001164 <privTestStackRegion>:


#if (cfgCheckTaskStack == cfgTrue) && (StackSafety > 0)

void privTestStackRegion(void)
{ Tuint08 uiTaskNumber = privTaskNumber(defCurrentTaskNumber);
    1164:	0f 93       	push	r16
    1166:	1f 93       	push	r17
    1168:	cf 93       	push	r28
    116a:	df 93       	push	r29
    116c:	80 e8       	ldi	r24, 0x80	; 128
    116e:	0e 94 9b 07 	call	0xf36	; 0xf36 <privTaskNumber>
    1172:	c8 2f       	mov	r28, r24
    /* Otherwise we must get that from flash too. */
    Tstack uiStackSize = portFlashReadStruc(TtaskDefinitionBlock,pxTDBlist[uiTaskNumber],Tstack,uiStackSize);
  #endif
  /* Now we have the stack size we may first compare it to the stack level. If the latter exceeds the former
   * there is no need to check any further, we must be in error, get the tcb */
  TtaskControlBlock * taskTCB = privTcbList(uiTaskNumber);
    1174:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
    1178:	dc 01       	movw	r26, r24
  /* compare the values. Note that for one byte levels it may happen that the values roled over, we cannot
   * detect that situation here. */
  if (taskTCB->pcStackLevel > uiStackSize)
    117a:	8c 91       	ld	r24, X
    117c:	8f 32       	cpi	r24, 0x2F	; 47
    117e:	28 f0       	brcs	.+10     	; 0x118a <privTestStackRegion+0x26>
  { /* probably the error was already reported as non fatal, but is becomes fatal now, because we are certain
     * the tasks violated the boundaries. */
    privShowError((fatTaskStackOverflowed | errTaskStateCurrent), callIdSystem, errCurrentTask ); }
    1180:	84 ea       	ldi	r24, 0xA4	; 164
    1182:	60 e0       	ldi	r22, 0x00	; 0
    1184:	40 e0       	ldi	r20, 0x00	; 0
    1186:	0e 94 59 08 	call	0x10b2	; 0x10b2 <privShowError>
  /* Get the location where the stack starts. */
  Taddress pcStackOffset = portFlashReadStruc(TtaskDefinitionBlock,pxTDBlist[uiTaskNumber],Taddress,pcStackOffset);
    118a:	ec 2f       	mov	r30, r28
    118c:	f0 e0       	ldi	r31, 0x00	; 0
    118e:	ee 0f       	add	r30, r30
    1190:	ff 1f       	adc	r31, r31
    1192:	e6 52       	subi	r30, 0x26	; 38
    1194:	ff 4f       	sbci	r31, 0xFF	; 255
    1196:	85 91       	lpm	r24, Z+
    1198:	94 91       	lpm	r25, Z
    119a:	01 96       	adiw	r24, 0x01	; 1
    119c:	fc 01       	movw	r30, r24
    119e:	05 91       	lpm	r16, Z+
    11a0:	14 91       	lpm	r17, Z
    11a2:	e8 01       	movw	r28, r16
    11a4:	a9 97       	sbiw	r28, 0x29	; 41
#endif


#if (cfgCheckTaskStack == cfgTrue) && (StackSafety > 0)

void privTestStackRegion(void)
    11a6:	0d 52       	subi	r16, 0x2D	; 45
    11a8:	10 40       	sbci	r17, 0x00	; 0
  { /* read the value of the stack in the 'virginity' area. None of the values may have
     * a different value. */
    #if (cfgSysStackGrowthUp == cfgTrue)
      if (*(pSafetyByte++) != defStackInitByte)
    #else
      if (*(pSafetyByte--) != defStackInitByte)
    11aa:	8a 91       	ld	r24, -Y
    11ac:	88 23       	and	r24, r24
    11ae:	29 f0       	breq	.+10     	; 0x11ba <privTestStackRegion+0x56>
    #endif
    { /* So the first one to differ is bingo. Note this is a fatal error since other stacks
       * may have been damaged as well. */
      privShowError((fatTaskStackOverflowed | errTaskStateCurrent), callIdSystem, errCurrentTask ); } } }
    11b0:	84 ea       	ldi	r24, 0xA4	; 164
    11b2:	60 e0       	ldi	r22, 0x00	; 0
    11b4:	40 e0       	ldi	r20, 0x00	; 0
    11b6:	0e 94 59 08 	call	0x10b2	; 0x10b2 <privShowError>
    Taddress pSafetyByte = pcStackOffset+StackSafety-uiStackSize;
  #endif
  /* Now see if the safety area is indeed clean. The maximum size of the StackSafety parameter
   * is 0xFF, so the counter must fit one byte. */
  Tuint08  uiCount;
  for (uiCount=0; uiCount<StackSafety; uiCount++)
    11ba:	c0 17       	cp	r28, r16
    11bc:	d1 07       	cpc	r29, r17
    11be:	a9 f7       	brne	.-22     	; 0x11aa <privTestStackRegion+0x46>
    #else
      if (*(pSafetyByte--) != defStackInitByte)
    #endif
    { /* So the first one to differ is bingo. Note this is a fatal error since other stacks
       * may have been damaged as well. */
      privShowError((fatTaskStackOverflowed | errTaskStateCurrent), callIdSystem, errCurrentTask ); } } }
    11c0:	df 91       	pop	r29
    11c2:	cf 91       	pop	r28
    11c4:	1f 91       	pop	r17
    11c6:	0f 91       	pop	r16
    11c8:	08 95       	ret

000011ca <privInitOs>:
   * beginning of the compiled routine. */

  /* We can start checking the results from the context save. */
  #if (cfgCheckTaskStack == cfgTrue)  || (cfgCheckRegisters == cfgTrue) || (cfgCheckWatermarks == cfgTrue)
    /* These checks are only sensible if we where previously performing a task */
    if ((uiOsStatus & defContextGetMask) == defContextStateTask)
    11ca:	90 91 45 01 	lds	r25, 0x0145
    11ce:	90 7c       	andi	r25, 0xC0	; 192
    11d0:	90 34       	cpi	r25, 0x40	; 64
    11d2:	09 f5       	brne	.+66     	; 0x1216 <privInitOs+0x4c>
       * portSaveContext however, we first calculated if the context fits in the remaining
       * stack space, if not, the context is not saved, and uiStackTCheck indicates a stack error. Of course
       * we can never restart that task, but that would not have been possible in a reliable way
       * anyhow. Now, at least we may have reduced the damage to other parts of the memory. */
      #if (cfgCheckTaskStack == cfgTrue)
        if ((xOS.pxSave.uiStackTCheck & defCheckStackGetMask) == defCheckStackStateError)
    11d4:	90 91 c2 00 	lds	r25, 0x00C2
    11d8:	99 23       	and	r25, r25
    11da:	34 f4       	brge	.+12     	; 0x11e8 <privInitOs+0x1e>
        { /* Now we can have two situations. First the stack may be overflown already, which is
           * is an fatal error since most likely other tasks are damaged as well, or the context
           * may not fit the stack. The former cannot be detected with 100% certainty, but if we can
           * see it has happened, we should issue an fatal error */
          privShowError((errTaskStackWillOverflow | errTaskStateCurrent | uiErrorControl), (callIdSystem | defContextStateOs), errCurrentTask ); }
    11dc:	83 68       	ori	r24, 0x83	; 131
    11de:	60 e0       	ldi	r22, 0x00	; 0
    11e0:	40 e0       	ldi	r20, 0x00	; 0
    11e2:	0e 94 59 08 	call	0x10b2	; 0x10b2 <privShowError>
    11e6:	15 c0       	rjmp	.+42     	; 0x1212 <privInitOs+0x48>
       * moment however, we decide to stop the task anyway.*/
      #if (cfgCheckRegisters == cfgTrue)
        { /* Determine which register blocks where used without authorization, that are all register blocks
           * used (the ones not check are already set to zero) excluding any of the blocks where use
           * is allowed. */
          Tuint08 uiRegisterViolation = xOS.pxSave.uiRegisterCheck & ~xOS.pxSave.uiRegisterUse;
    11e8:	90 91 c0 00 	lds	r25, 0x00C0
    11ec:	90 95       	com	r25
    11ee:	20 91 c1 00 	lds	r18, 0x00C1
    11f2:	92 23       	and	r25, r18
          /* If there is any such block we must report an error */
          if (uiRegisterViolation != 0)
    11f4:	71 f0       	breq	.+28     	; 0x1212 <privInitOs+0x48>
          { /* We determine the highest block number in violation, that could be 7  (regs 28,29,30,31)*/
            Tuint08 uiRegBlock = 7;
            /* Check if this is indeed so */
            while ( (uiRegisterViolation & 0x80) == 0 )
    11f6:	99 23       	and	r25, r25
    11f8:	2c f0       	brlt	.+10     	; 0x1204 <privInitOs+0x3a>
    11fa:	47 e0       	ldi	r20, 0x07	; 7
            { /* If not it could be 6, so we decrease the counter one ... */
              uiRegBlock--;
    11fc:	41 50       	subi	r20, 0x01	; 1
             /*  and shift the 6th block to the 7th */
              uiRegisterViolation <<= 1; }
    11fe:	99 0f       	add	r25, r25
          /* If there is any such block we must report an error */
          if (uiRegisterViolation != 0)
          { /* We determine the highest block number in violation, that could be 7  (regs 28,29,30,31)*/
            Tuint08 uiRegBlock = 7;
            /* Check if this is indeed so */
            while ( (uiRegisterViolation & 0x80) == 0 )
    1200:	ea f7       	brpl	.-6      	; 0x11fc <privInitOs+0x32>
    1202:	01 c0       	rjmp	.+2      	; 0x1206 <privInitOs+0x3c>
    1204:	47 e0       	ldi	r20, 0x07	; 7
            { /* If not it could be 6, so we decrease the counter one ... */
              uiRegBlock--;
             /*  and shift the 6th block to the 7th */
              uiRegisterViolation <<= 1; }
            /* By now we have found that block, report the error, the faulty block in the slot slot. */
            privShowError((errTaskIllegalRegisterUse | errTaskStateCurrent | uiErrorControl), (callIdSystem | defContextStateOs), (uiRegBlock << errInfoNumberShift) | errCurrentTask);  }  }
    1206:	42 95       	swap	r20
    1208:	40 7f       	andi	r20, 0xF0	; 240
    120a:	84 68       	ori	r24, 0x84	; 132
    120c:	60 e0       	ldi	r22, 0x00	; 0
    120e:	0e 94 59 08 	call	0x10b2	; 0x10b2 <privShowError>
       * other tasks may have been damaged. The check only makes sense if we have a safety area.
       * Note that this is done inside a function that is only called once, but is not allowed
       * to be inlined. This is because it will cause to much stack use in privInitOs. The
       * call or returns without error, or causes a fatal error.*/
      #if (cfgCheckTaskStack == cfgTrue) && (StackSafety > 0)
        privTestStackRegion();
    1212:	0e 94 b2 08 	call	0x1164	; 0x1164 <privTestStackRegion>
    1216:	08 95       	ret

00001218 <privTickYield>:

void privTickYield(void)
{ /* Arrive here from a tick interrupt. It is assumed that global interrupts are already switched off.
   * We know we came from a tick, so the global interrupt must have been on before, make sure, the
   * task starts with global interrupts activated when restored. */
  portResqueGlobalInterruptActive();
    1218:	4f 9a       	sbi	0x09, 7	; 9
  /* Since we have no parameters, we may safely save the context now. */
  portSaveContext();
    121a:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <portSaveContext>
    /* These is no need to pass information about the idle state. */
    Tuint08 uiIdleAction = 0;
  #endif
  /* After saving the context (all registers are preserved, and the stack is switched, we initialize
   * the OS. */
  privInitOsReturn();
    121e:	80 e4       	ldi	r24, 0x40	; 64
    1220:	0e 94 e5 08 	call	0x11ca	; 0x11ca <privInitOs>
  /* Inform that we interrupted the task*/
  privTrace(traceTickInterrupt);
  /* After initializing the OS, we may Enter the OS, indicating that we want a task switch and,
   * since we come from an interrupt, may need to add a tick. We also tell, if needed if we were
   * running an idle task lately. */
  privEnterOS(uiIdleAction | defActionTaskStateSwitch | defActionTickStateTick); }
    1224:	83 e0       	ldi	r24, 0x03	; 3
    1226:	0e 94 a1 07 	call	0xf42	; 0xf42 <privEnterOS>
    122a:	08 95       	ret

0000122c <main>:
   * calls main. */
  /* All tasks must be set up. */
  Tuint08 uiLoopTask;
  /* Usually, there is some hardware related stuff that must be done (setting the pll,
   * choosing the main clock etc etc */
  portInit();
    122c:	0e 94 95 09 	call	0x132a	; 0x132a <portInit>
     * is made a fatal error. */
    if ((StackSizeOS) < defOsStackMinimum)  { privShowError((fatOsStackUnderMinimum | errTaskStateNon), callIdSystem, errNoInfo); }
  #endif
  /* If present call appBoot code. This is used by the user to perform general initializations. */
  #if (callAppBoot == cfgTrue)
    appBoot();
    1230:	0e 94 20 05 	call	0xa40	; 0xa40 <appBoot>
    1234:	c0 e0       	ldi	r28, 0x00	; 0
    1236:	d0 e0       	ldi	r29, 0x00	; 0
    /* The status register is put at the end of the stack. (See portSaveContext for the reason why) */
    *(pStackTop--) = uiInitCPUStatusRegister;
  #else
    /* Set up the status register with the initial interrupt states: global set and tick set */
    #if (((defInterruptStartFixed) & cfgGlobSet) == cfgGlobSet) && (((defInterruptStartFixed) & cfgTickSet) == cfgTickSet)
      *(pStackTop--) = defInitCPUStatusRegister | (0 << portInitModeInterruptLoc) | (1 << portInitGlobalInterruptLoc) | (1 << portInitTickInterruptLoc);
    1238:	11 e8       	ldi	r17, 0x81	; 129
      #if (defStackClean == cfgTrue)
        Taddress pStackTop = pcStackOffset;
        while (uiStackSize--) { *(pStackTop--) = defStackInitByte; }
      #endif
      /* Subsequently define the context. */
      taskTCB->pcStackLevel = (Tstack) ((Tuint16) pcStackOffset - (Tuint16) portInitContext(pTask, pcStackOffset, uiRegCount, uiInitialStatus));
    123a:	0f 2e       	mov	r0, r31
    123c:	f3 e2       	ldi	r31, 0x23	; 35
    123e:	ef 2e       	mov	r14, r31
    1240:	ff 24       	eor	r15, r15
    1242:	f0 2d       	mov	r31, r0
   * are not cleared when we re-initialize the task. Only about uxDelay there could
   * be debate since the would indicate the last wake time. But what is a last wake
   * time in this case. We could set it to the current time, but have not done so.  */
  /* Report that we are initializing this task. */
  privTrace(traceTaskInit | uiTaskNumber);
  TtaskControlBlock * taskTCB = privTcbList(uiTaskNumber);
    1244:	8c 2f       	mov	r24, r28
    1246:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
    124a:	bc 01       	movw	r22, r24
   * be reset and vice versa.
   * First read the initial status from flash, or use a constant value. */
  #if (defInitialStatusConstant == cfgTrue)
    Tuint08 uiInitialStatus = defInitialStatusFixed;
  #else
    Tuint08 uiInitialStatus = portFlashReadStruc(TtaskDefinitionBlock,pxTDBlist[uiTaskNumber],Tuint08,uiInitialStatus);
    124c:	ae 01       	movw	r20, r28
    124e:	44 0f       	add	r20, r20
    1250:	55 1f       	adc	r21, r21
    1252:	fa 01       	movw	r30, r20
    1254:	e6 52       	subi	r30, 0x26	; 38
    1256:	ff 4f       	sbci	r31, 0xFF	; 255
    1258:	25 91       	lpm	r18, Z+
    125a:	34 91       	lpm	r19, Z
    125c:	e2 2f       	mov	r30, r18
    125e:	f3 2f       	mov	r31, r19
    1260:	85 91       	lpm	r24, Z+
    1262:	94 91       	lpm	r25, Z
  * the uiTaskStatus. The priority and start state are on the same location, but on the location if the lock bit,
  * the delay bit and the dress bit other information is stored. This must be corrected. For shared tasks, the
  * task starts in the shared mode. Upon first pass thats OK (no shared running, but if a running task is
  * modified to shared extra measures might be needed. In any case, a new or renewed task, is not blocked,
  * delayed of dominant, therefore we set those bits. */
  Tuint08 uiIntialFilteredStatus = (uiInitialStatus & (defBaseBlockStateSetMask & defBaseDelayStateSetMask & defBaseDressSetMask) ) | (defBaseBlockStateFree | defBaseDelayStateWake | defBaseDressDone);
    1264:	8e 7c       	andi	r24, 0xCE	; 206
    1266:	80 63       	ori	r24, 0x30	; 48
      { /* Replace the first start bits by the bits given in the control parameter. */
        uiIntialFilteredStatus = (uiIntialFilteredStatus & defBaseRestartSetMask) | (uiInitControl  & defBaseRestartGetMask); }
    #endif
  #endif
  /* Set the newly prepared  task status. */
  taskTCB->uiTaskStatus = uiIntialFilteredStatus;
    1268:	fb 01       	movw	r30, r22
    126a:	81 83       	std	Z+1, r24	; 0x01
    if ((uiInitControl & defInitContextGetMask) == defInitContextRenew)
  #endif
  { /* Report that we are making the context of this task. */
    privTrace(traceCreateContext);
    /* pcStackOffset is a pointer to the beginning of the stack of this task, it is located in flash. */
    Taddress pcStackOffset = portFlashReadStruc(TtaskDefinitionBlock,pxTDBlist[uiTaskNumber],Taddress,pcStackOffset);
    126c:	f9 01       	movw	r30, r18
    126e:	31 96       	adiw	r30, 0x01	; 1
    1270:	a5 91       	lpm	r26, Z+
    1272:	b4 91       	lpm	r27, Z
    /* We need the place where the task starts. This is placed on the context as return address. It is located in flash */
    Taddress pTask = portFlashReadWord(Taddress,pxLooplist[uiTaskNumber]);
    1274:	fa 01       	movw	r30, r20
    1276:	ea 52       	subi	r30, 0x2A	; 42
    1278:	ff 4f       	sbci	r31, 0xFF	; 255
    127a:	85 91       	lpm	r24, Z+
    127c:	94 91       	lpm	r25, Z
   * and the status. Here the values are just cleaned. If needed we can add a portInitConext call
   * on the basis of an option. */
  Tuint16 uiStartAddress = (Tuint16) pTaskStart;
  /* At the bottom of the artificial stack the start address of each task is defined. This is a pointer
   * to your Loop code. */
  *(pStackTop--) = (Tuint08) uiStartAddress;
    127e:	8c 93       	st	X, r24
  *(pStackTop--) = (Tuint08) (uiStartAddress >> 8);
    1280:	fd 01       	movw	r30, r26
    1282:	31 97       	sbiw	r30, 0x01	; 1
    1284:	90 83       	st	Z, r25
    /* The status register is put at the end of the stack. (See portSaveContext for the reason why) */
    *(pStackTop--) = uiInitCPUStatusRegister;
  #else
    /* Set up the status register with the initial interrupt states: global set and tick set */
    #if (((defInterruptStartFixed) & cfgGlobSet) == cfgGlobSet) && (((defInterruptStartFixed) & cfgTickSet) == cfgTickSet)
      *(pStackTop--) = defInitCPUStatusRegister | (0 << portInitModeInterruptLoc) | (1 << portInitGlobalInterruptLoc) | (1 << portInitTickInterruptLoc);
    1286:	92 97       	sbiw	r26, 0x22	; 34
    1288:	1c 93       	st	X, r17
      #if (defStackClean == cfgTrue)
        Taddress pStackTop = pcStackOffset;
        while (uiStackSize--) { *(pStackTop--) = defStackInitByte; }
      #endif
      /* Subsequently define the context. */
      taskTCB->pcStackLevel = (Tstack) ((Tuint16) pcStackOffset - (Tuint16) portInitContext(pTask, pcStackOffset, uiRegCount, uiInitialStatus));
    128a:	fb 01       	movw	r30, r22
    128c:	e0 82       	st	Z, r14
    128e:	21 96       	adiw	r28, 0x01	; 1
  #if (callAppBoot == cfgTrue)
    appBoot();
  #endif
  /* Create a task control block for every task and set up a new context, as if the task
   * already existed before. */
  for (uiLoopTask=0; uiLoopTask<defNumberOfTasks; uiLoopTask++)
    1290:	c2 30       	cpi	r28, 0x02	; 2
    1292:	d1 05       	cpc	r29, r1
    1294:	b9 f6       	brne	.-82     	; 0x1244 <main+0x18>
  /* The timer is hardware dependent. The called routine below expects the tick interrupts
   * to be setup, but not activated yet.
   * The (tick) interrupt model used depends on a lot of parameters. At this point it is needed
   * to know that the routines starting a task, idle or sleep state manage the activation of
   * the tick interrupt themselves, so we do not need to take care here. */
  portSetupTimerInterrupt();
    1296:	0e 94 de 09 	call	0x13bc	; 0x13bc <portSetupTimerInterrupt>
  /* All preparations are done, we may enter the OS to start the first task. We must really switch
   * since it may be possible that no task can be started, and than we must be able to switch to
   * idle task directly. */
  privEnterOS(defActionTaskStateSwitch);
    129a:	81 e0       	ldi	r24, 0x01	; 1
    129c:	0e 94 a1 07 	call	0xf42	; 0xf42 <privEnterOS>
  /* we never get here */
}
    12a0:	08 95       	ret

000012a2 <taskDelayFromNow>:

/* Function wrapper for taskDelayFromNow. */
#if (includeTaskDelayFromNow == cfgTrue)

void taskDelayFromNow(Tuint16 uiTicksToWait)
{ portResqueGlobalInterruptState();
    12a2:	17 f4       	brid	.+4      	; 0x12a8 <taskDelayFromNow+0x6>
    12a4:	f8 94       	cli
    12a6:	4f 9a       	sbi	0x09, 7	; 9
  portSaveContext();
    12a8:	0e 94 ec 09 	call	0x13d8	; 0x13d8 <portSaveContext>
  portJump(privDelayFromNowBody); }
    12ac:	0c 94 58 09 	jmp	0x12b0	; 0x12b0 <privDelayFromNowBody>

000012b0 <privDelayFromNowBody>:


#if (cfgUseDelay == cfgTrue) && (includeTaskDelayFromNow == cfgTrue)

void privDelayFromNowBody(Tuint16 uiTicksToWait)
{ /* Called from user code to pause a task for a certain time, in this case,
    12b0:	ec 01       	movw	r28, r24
   * measured from the present value of the tick counter. This is a switching call,
   * let us first initialize the OS.
   * (It is a 'body' function too, see the explanation of this design elsewhere.) */
  privInitOsSwitch();
    12b2:	80 e0       	ldi	r24, 0x00	; 0
    12b4:	0e 94 e5 08 	call	0x11ca	; 0x11ca <privInitOs>
    /* Check the capabilities of the current task */
    privCheckCapabilities(callIdTaskDelayFromNow, ((cfgCapDelay) & 0xFF) );
    /* The usual check to see if the waiting time is not to large. The point is, if we make the waiting
     * so large that the wakeup ends in the same block as the current time (due to roll over), it
     * will be woken almost instantly. This must be prohibited.  */
    if (uiTicksToWait > defDelayTimeMax)
    12b8:	8f ef       	ldi	r24, 0xFF	; 255
    12ba:	c0 30       	cpi	r28, 0x00	; 0
    12bc:	d8 07       	cpc	r29, r24
    12be:	28 f0       	brcs	.+10     	; 0x12ca <privDelayFromNowBody+0x1a>
    /* This is not a fatal error, the task is terminated. */
    { privShowError((errTaskDelayTooLong | errTaskStateCurrent | errOsStateAsIs), callIdTaskDelayFromNow, errCurrentTask ); }
    12c0:	8f e8       	ldi	r24, 0x8F	; 143
    12c2:	63 e0       	ldi	r22, 0x03	; 3
    12c4:	40 e0       	ldi	r20, 0x00	; 0
    12c6:	0e 94 59 08 	call	0x10b2	; 0x10b2 <privShowError>
  #endif
  /* If the waiting time equals zero, it is effectively a taskYield. Don't call the
   * delay for otherwise it may end up delaying one full tick round. Otherwise
   * we call the privDelayCalc with the request to measure the delay time from now */
  if (uiTicksToWait != defDelayTimeZero) { privDelayCalcFromNow(uiTicksToWait); }
    12ca:	20 97       	sbiw	r28, 0x00	; 0
    12cc:	d9 f0       	breq	.+54     	; 0x1304 <privDelayFromNowBody+0x54>
  #if (cfgCheckOsStack == cfgTrue) || (cfgCheckWatermarks == cfgTrue)
    /* This is one of the places in the current design of the Femto OS that is somewhat deeper.
     * Thus it makes sense to check the OS stack here. */
    privCheckOsStackLevel();
  #endif
  TtaskControlBlock * curTCB = privTcbList(privTaskNumber(defCurrentTaskNumber));
    12ce:	80 e8       	ldi	r24, 0x80	; 128
    12d0:	0e 94 9b 07 	call	0xf36	; 0xf36 <privTaskNumber>
    12d4:	0e 94 92 07 	call	0xf24	; 0xf24 <privTcbList>
    12d8:	fc 01       	movw	r30, r24
  #endif
  { /* Here the new time is calculated form the current time. */
    /* Now calculate the new Delaytime. This is a 16 bit operation. Note that the uiDelaytime
     * parameter represents the requested delay time whereas the uiDelayTime field in the
     * task control block represents the wakeup time of the particular task due to delay. */
    uiDelayTime += uxTickCount.Full; }
    12da:	80 91 43 01 	lds	r24, 0x0143
    12de:	90 91 44 01 	lds	r25, 0x0144
    12e2:	c8 0f       	add	r28, r24
    12e4:	d9 1f       	adc	r29, r25
         * causing the problems, and that we are in pseuso task-space, thus we may switch at error. */
      { privShowError((errTaskDelayTooShort | errTaskStateCurrent | errOsStateAsIs), callIdSystem, errCurrentTask ); }
    #endif
    uiDelayTime += curTCB->uxDelay.Full; }
  /* We have a new wake time, so place it in the appropriate fields. */
  curTCB->uxDelay.Full =  uiDelayTime ;
    12e6:	d3 83       	std	Z+3, r29	; 0x03
    12e8:	c2 83       	std	Z+2, r28	; 0x02
  /* It may be that this task is in the near wake, in which all tasks are that are in the
   * same tick block as the current time. We must check this and set the near wake bit if
   * needed. */
  if (curTCB->uxDelay.HighByte ==  uxTickCount.HighByte )
    12ea:	93 81       	ldd	r25, Z+3	; 0x03
    12ec:	80 91 44 01 	lds	r24, 0x0144
    12f0:	98 17       	cp	r25, r24
    12f2:	29 f4       	brne	.+10     	; 0x12fe <privDelayFromNowBody+0x4e>
  { uiOsStatus = ((uiOsStatus & defNearWakeStateSetMask) | defNearWakeStatePresent); }
    12f4:	80 91 45 01 	lds	r24, 0x0145
    12f8:	80 62       	ori	r24, 0x20	; 32
    12fa:	80 93 45 01 	sts	0x0145, r24
  /* Update the task status of the task, say that the current task is delayed. If we want to
   * allow for delays below the minimum, we must add code here to check and keep the state
   * from being delayed. However we assume that this situation is normally not what you
   * want, because the task can be 'far behind'. We cannot get here for terminated tasks. */
  curTCB->uiTaskStatus = (curTCB->uiTaskStatus & defBaseDelayStateSetMask) | defBaseDelayStateDelayed; }
    12fe:	81 81       	ldd	r24, Z+1	; 0x01
    1300:	8f 7e       	andi	r24, 0xEF	; 239
    1302:	81 83       	std	Z+1, r24	; 0x01
  #if (includeGenSuspend == cfgTrue) && (cfgUseSuspendOnDelay == cfgTrue)
    /* Since we come here not voluntarily we only suspend when requested. Therefore supply defSuspendCheck.*/
    privHandleSuspend(defSuspendCheck);
  #endif
  /* We are done and call for a task switch. */
  privEnterOS(defActionTaskStateSwitch);  }
    1304:	81 e0       	ldi	r24, 0x01	; 1
    1306:	0e 94 a1 07 	call	0xf42	; 0xf42 <privEnterOS>
    130a:	08 95       	ret

0000130c <portShortDelay>:

static void portShortDelay(Tuint08 uiLoops)
{ /* Disable all timer interrupts. Since we use this routine to display some (error) information
   * we do not want to disturbed by other sources. We only make it explicit for timer 0.
   * Note that other timer bits may be destroyed here. */
  devTIMSK = preBitClr2(0x00,devOCIE,devTOIE);
    130c:	19 be       	out	0x39, r1	; 57
  /* Set the timer in normal 8 bit mode and activate the timer with the chosen prescaler.
   * Now, on some devices these bits are located on the same register, and on other they
   * are not. We must separate. Furthermore, it is assumed it is OK to clear the other
   * bits in the register.  */
  if (preEqualMacros(devTCCRB,devTCCRA))
  { devTCCRA = preBitClr1(0x00,devWGM) | defDelayPrescaleBits; }
    130e:	95 e0       	ldi	r25, 0x05	; 5
    1310:	93 bf       	out	0x33, r25	; 51
  { devTCCRA = preBitClr1(0x00,devWGM);
    devTCCRB = defDelayPrescaleBits; }
  /* operate in the standard 8 bit timer mode (some devices do not have a 16 bit mode.
   *  Note we use the same timer as the tick interrupt does. */
  /* reset the timer */
  devTCNT = 0x00;
    1312:	12 be       	out	0x32, r1	; 50
  /* clear the overflow flag, so that we start with a clean timer. */
  devTIFR = preBitSet1(0x00,devTOV);
    1314:	91 e0       	ldi	r25, 0x01	; 1
    1316:	98 bf       	out	0x38, r25	; 56
  /* If you use the simulator of Atmel, it cannot simulate the timer at this point
   * so just skip it. */
  #if (cfgSysDebug == cfgFalse)
    /* wait until the time is done. Note we do not use an interrupt, since that routine
     * is not at our disposal, but there is no need either. */
    while (uiLoops!=0)
    1318:	88 23       	and	r24, r24
    131a:	31 f0       	breq	.+12     	; 0x1328 <portShortDelay+0x1c>
    {  /* Wait until the timer overflows. */
       while (preBitIsClr(devTIFR,devTOV));
    131c:	08 b6       	in	r0, 0x38	; 56
    131e:	00 fe       	sbrs	r0, 0
    1320:	fd cf       	rjmp	.-6      	; 0x131c <portShortDelay+0x10>
       /* Reset the overflow flag */
       devTIFR = preBitSet1(0x00,devTOV);
    1322:	98 bf       	out	0x38, r25	; 56
       /* Every overflow counts as one loop. */
       uiLoops--; }
    1324:	81 50       	subi	r24, 0x01	; 1
  /* If you use the simulator of Atmel, it cannot simulate the timer at this point
   * so just skip it. */
  #if (cfgSysDebug == cfgFalse)
    /* wait until the time is done. Note we do not use an interrupt, since that routine
     * is not at our disposal, but there is no need either. */
    while (uiLoops!=0)
    1326:	d1 f7       	brne	.-12     	; 0x131c <portShortDelay+0x10>
    1328:	08 95       	ret

0000132a <portInit>:
    /* Set the ready pin to output, we use it to signal the data is available. */
    devTraceComDRR = preBitSet1(devTraceComDRR,devTraceReadyPin);
    /* Set the acknowledge pin to output, we use it see if the data has been read. */
    devTraceComDRR = preBitClr1(devTraceComDRR,devTraceAckPin);
  #endif
  /* Done */ }
    132a:	08 95       	ret

0000132c <portShowError>:


#if (defCheckReportingError == cfgTrue)

void portShowError(Tuint08 uiMessage, Tuint08 uiCallId, Tuint08 uiInfoTask)
{ /* We display the error code on devErrorComPORT. If you use the stk500 with eight leds, this can be
    132c:	af 92       	push	r10
    132e:	bf 92       	push	r11
    1330:	cf 92       	push	r12
    1332:	df 92       	push	r13
    1334:	ef 92       	push	r14
    1336:	ff 92       	push	r15
    1338:	0f 93       	push	r16
    133a:	1f 93       	push	r17
    133c:	cf 93       	push	r28
    133e:	df 93       	push	r29
   * seen quite nicely. Specify that we want the message to be repeated 16 times. We arrive here
   * with disabled tick and global interrupts. */
  Tuint08 uiCount = 16;
  /* The error Port must be configured as output on all pins. We do not bother to store its original
   * value, since we must solve the error first. */
  devErrorComDDR = 0xFF;
    1340:	9f ef       	ldi	r25, 0xFF	; 255
    1342:	97 bb       	out	0x17, r25	; 23
    1344:	00 e1       	ldi	r16, 0x10	; 16
    1346:	aa 24       	eor	r10, r10
    1348:	bb 24       	eor	r11, r11
    134a:	68 94       	set
    134c:	a3 f8       	bld	r10, 3
    134e:	0f 2e       	mov	r0, r31
    1350:	f0 e8       	ldi	r31, 0x80	; 128
    1352:	ff 2e       	mov	r15, r31
    1354:	f0 2d       	mov	r31, r0
    { devErrorComPORT = ~uiRun;
      portShortDelay(0x02);
      uiRun >>= 1; }
    while (uiRun);
    /* Display the message. */
    devErrorComPORT = ~uiMessage;
    1356:	e8 2e       	mov	r14, r24
    1358:	e0 94       	com	r14
    /* wait a little while */
    portShortDelay(0x20);
    /* Display the caller. */
    devErrorComPORT = ~uiCallId;
    135a:	d6 2e       	mov	r13, r22
    135c:	d0 94       	com	r13
    /* wait a little while */
    portShortDelay(0x20);
    /* Display extra information. */
    devErrorComPORT = ~uiInfoTask;
    135e:	c4 2e       	mov	r12, r20
    1360:	c0 94       	com	r12
   * seen quite nicely. Specify that we want the message to be repeated 16 times. We arrive here
   * with disabled tick and global interrupts. */
  Tuint08 uiCount = 16;
  /* The error Port must be configured as output on all pins. We do not bother to store its original
   * value, since we must solve the error first. */
  devErrorComDDR = 0xFF;
    1362:	e5 01       	movw	r28, r10
    1364:	1f 2d       	mov	r17, r15
  while (uiCount--)
  { /* Draw the attention of the user by running a led. This also marks the beginning
     * of the sequence of information. */
    Tuint08 uiRun = 0x80;
    do
    { devErrorComPORT = ~uiRun;
    1366:	81 2f       	mov	r24, r17
    1368:	80 95       	com	r24
    136a:	88 bb       	out	0x18, r24	; 24
      portShortDelay(0x02);
    136c:	82 e0       	ldi	r24, 0x02	; 2
    136e:	0e 94 86 09 	call	0x130c	; 0x130c <portShortDelay>
      uiRun >>= 1; }
    1372:	16 95       	lsr	r17
    1374:	21 97       	sbiw	r28, 0x01	; 1
    while (uiRun);
    1376:	b9 f7       	brne	.-18     	; 0x1366 <portShowError+0x3a>
    /* Display the message. */
    devErrorComPORT = ~uiMessage;
    1378:	e8 ba       	out	0x18, r14	; 24
    /* wait a little while */
    portShortDelay(0x20);
    137a:	80 e2       	ldi	r24, 0x20	; 32
    137c:	0e 94 86 09 	call	0x130c	; 0x130c <portShortDelay>
    /* Display the caller. */
    devErrorComPORT = ~uiCallId;
    1380:	d8 ba       	out	0x18, r13	; 24
    /* wait a little while */
    portShortDelay(0x20);
    1382:	80 e2       	ldi	r24, 0x20	; 32
    1384:	0e 94 86 09 	call	0x130c	; 0x130c <portShortDelay>
    /* Display extra information. */
    devErrorComPORT = ~uiInfoTask;
    1388:	c8 ba       	out	0x18, r12	; 24
    /* wait a somewhat longer */
    portShortDelay(0x20); }
    138a:	80 e2       	ldi	r24, 0x20	; 32
    138c:	0e 94 86 09 	call	0x130c	; 0x130c <portShortDelay>
    1390:	01 50       	subi	r16, 0x01	; 1
  /* The error Port must be configured as output on all pins. We do not bother to store its original
   * value, since we must solve the error first. */
  devErrorComDDR = 0xFF;
  /* Send the error message several times. In order to make them catch the eye we have a special
   * blinking scheme. */
  while (uiCount--)
    1392:	39 f7       	brne	.-50     	; 0x1362 <portShowError+0x36>
    portShortDelay(0x20);
    /* Display extra information. */
    devErrorComPORT = ~uiInfoTask;
    /* wait a somewhat longer */
    portShortDelay(0x20); }
  /* Done, we return, if the error was fatal, this method will be called again automatically. */ }
    1394:	df 91       	pop	r29
    1396:	cf 91       	pop	r28
    1398:	1f 91       	pop	r17
    139a:	0f 91       	pop	r16
    139c:	ff 90       	pop	r15
    139e:	ef 90       	pop	r14
    13a0:	df 90       	pop	r13
    13a2:	cf 90       	pop	r12
    13a4:	bf 90       	pop	r11
    13a6:	af 90       	pop	r10
    13a8:	08 95       	ret

000013aa <portIdle>:
  #else
    /* It is the responsibility of the portIdle implementation to activate the timer
     * interrupts, since there are no references with regard to timer activation/
     * deactivation inside the femto OS core. You may assume you arrive here with
     * timer interrupts switched off. */
    devTIMSK = preBitSet1(devTIMSK,devOCIE);
    13aa:	89 b7       	in	r24, 0x39	; 57
    13ac:	82 60       	ori	r24, 0x02	; 2
    13ae:	89 bf       	out	0x39, r24	; 57
    /* the avr tiny has and idle state that we will utilize, this is the sleep idle mode,
     * enable it */
    devSMCR = preBitClr3(preBitSet1(devSMCR,devSE),devSM2,devSM1,devSM0);
    13b0:	85 b7       	in	r24, 0x35	; 53
    13b2:	8f 70       	andi	r24, 0x0F	; 15
    13b4:	80 68       	ori	r24, 0x80	; 128
    13b6:	85 bf       	out	0x35, r24	; 53
    /* and start sleeping. An (timer) interrupt will wake the device */
    asm volatile ("sleep" :: );
    13b8:	88 95       	sleep
    13ba:	ff cf       	rjmp	.-2      	; 0x13ba <portIdle+0x10>

000013bc <portSetupTimerInterrupt>:
   /* In case of equidistant ticks we make use of the automatic cleaning of the subtick counter
    * If your hardware does not have such a mode, it must be coded by hand in the tick interrupt. */
   #if (cfgUseEquidistantTicks == cfgTrue)
     /* Use the 8 bit CTC mode */
     if (preEqualMacros(devTCCRB,devTCCRA))
     { devTCCRA = preBitSet1(0x00,devWGM) | defTimerPrescaleBits; }
    13bc:	8c e0       	ldi	r24, 0x0C	; 12
    13be:	83 bf       	out	0x33, r24	; 51
     else
     { devTCCRA = preBitSet1(0x00,devWGM);
       devTCCRB = defTimerPrescaleBits; }
     /* Set the time at which the tick interrupt should take place. */
     devOCR = cfgSysSubTicksPerFullTick;
    13c0:	80 e2       	ldi	r24, 0x20	; 32
    13c2:	8c bf       	out	0x3c, r24	; 60
    /* We  must make sure a overflow interrupt is not immediately generated, so reset the timer. */
    devTCNT = 0x00;
    /* Set the TOIE0  bit (enables the overflow interrupt). */
    devTIMSK = preBitSet1(devTIMSK,devTOIE);
  #endif
 /* Do not enable the tick interrupt itself. The OS is started with tick interrupts disabled. */ }
    13c4:	08 95       	ret

000013c6 <__vector_10>:
void devSigTimerCompare(void)
{ /* If your hardware does not support automatic reset of the sub tick counter, you must do so here,
   * but only if (cfgUseEquidistantTicks == cfgTrue). */
  /* Let the OS know the sub tick timer reached its interrupt level and it is
   * time to switch the task. */
  portJump(privTickYield); }
    13c6:	0c 94 0c 09 	jmp	0x1218	; 0x1218 <privTickYield>

000013ca <portDisableTickInterrupts>:
#if ((cfgIntGlobalOnly == cfgFalse) && (cfgIntTickTrack == cfgTrue)) || (defCheckReportingError == cfgTrue)

void portDisableTickInterrupts(void)
{ /* This simply disables the tick interrupts. Nothing more. The call is not used by the OS itself, (portEnterTickInterrupts /
   * portExitTickInterrupts is used to that end), with the exception of being called from the error handling. */
  asm volatile (
    13ca:	9f b7       	in	r25, 0x3f	; 63
    13cc:	f8 94       	cli
    13ce:	89 b7       	in	r24, 0x39	; 57
    13d0:	8d 7f       	andi	r24, 0xFD	; 253
    13d2:	89 bf       	out	0x39, r24	; 57
    13d4:	9f bf       	out	0x3f, r25	; 63
    13d6:	08 95       	ret

000013d8 <portSaveContext>:
   */

#if (cfgCheckRegisters == cfgTrue) || (cfgCheckTaskStack == cfgTrue) || (cfgCheckWatermarks == cfgTrue)

  /* This is the code for protected context saving. */
  asm volatile (
    13d8:	f0 93 bc 00 	sts	0x00BC, r31
    13dc:	e0 93 bd 00 	sts	0x00BD, r30
    13e0:	d0 93 be 00 	sts	0x00BE, r29
    13e4:	c0 93 bf 00 	sts	0x00BF, r28
    13e8:	ff 91       	pop	r31
    13ea:	f0 93 d2 00 	sts	0x00D2, r31
    13ee:	ff 91       	pop	r31
    13f0:	f0 93 d3 00 	sts	0x00D3, r31
    13f4:	f0 91 45 01 	lds	r31, 0x0145
    13f8:	f7 fd       	sbrc	r31, 7
    13fa:	97 c0       	rjmp	.+302    	; 0x152a <portSaveContext+0x152>
    13fc:	cf b7       	in	r28, 0x3f	; 63
    13fe:	ed b7       	in	r30, 0x3d	; 61
    1400:	d0 91 c7 00 	lds	r29, 0x00C7
    1404:	ed 1b       	sub	r30, r29
    1406:	e0 e0       	ldi	r30, 0x00	; 0
    1408:	fe b7       	in	r31, 0x3e	; 62
    140a:	d0 91 c8 00 	lds	r29, 0x00C8
    140e:	fd 0b       	sbc	r31, r29
    1410:	08 f4       	brcc	.+2      	; 0x1414 <portSaveContext+0x3c>
    1412:	e0 68       	ori	r30, 0x80	; 128
    1414:	e0 93 c2 00 	sts	0x00C2, r30
    1418:	f0 e0       	ldi	r31, 0x00	; 0
    141a:	ef 13       	cpse	r30, r31
    141c:	7d c0       	rjmp	.+250    	; 0x1518 <portSaveContext+0x140>
    141e:	f0 91 c0 00 	lds	r31, 0x00C0
    1422:	d5 ea       	ldi	r29, 0xA5	; 165
    1424:	1e 12       	cpse	r1, r30
    1426:	e1 60       	ori	r30, 0x01	; 1
    1428:	0d 12       	cpse	r0, r29
    142a:	e1 60       	ori	r30, 0x01	; 1
    142c:	2d 12       	cpse	r2, r29
    142e:	e1 60       	ori	r30, 0x01	; 1
    1430:	3d 12       	cpse	r3, r29
    1432:	e1 60       	ori	r30, 0x01	; 1
    1434:	0f 92       	push	r0
    1436:	1f 92       	push	r1
    1438:	2f 92       	push	r2
    143a:	3f 92       	push	r3
    143c:	1c 2e       	mov	r1, r28
    143e:	4d 12       	cpse	r4, r29
    1440:	e2 60       	ori	r30, 0x02	; 2
    1442:	5d 12       	cpse	r5, r29
    1444:	e2 60       	ori	r30, 0x02	; 2
    1446:	6d 12       	cpse	r6, r29
    1448:	e2 60       	ori	r30, 0x02	; 2
    144a:	7d 12       	cpse	r7, r29
    144c:	e2 60       	ori	r30, 0x02	; 2
    144e:	4f 92       	push	r4
    1450:	5f 92       	push	r5
    1452:	6f 92       	push	r6
    1454:	7f 92       	push	r7
    1456:	8d 12       	cpse	r8, r29
    1458:	e4 60       	ori	r30, 0x04	; 4
    145a:	9d 12       	cpse	r9, r29
    145c:	e4 60       	ori	r30, 0x04	; 4
    145e:	ad 12       	cpse	r10, r29
    1460:	e4 60       	ori	r30, 0x04	; 4
    1462:	bd 12       	cpse	r11, r29
    1464:	e4 60       	ori	r30, 0x04	; 4
    1466:	8f 92       	push	r8
    1468:	9f 92       	push	r9
    146a:	af 92       	push	r10
    146c:	bf 92       	push	r11
    146e:	cd 12       	cpse	r12, r29
    1470:	e8 60       	ori	r30, 0x08	; 8
    1472:	dd 12       	cpse	r13, r29
    1474:	e8 60       	ori	r30, 0x08	; 8
    1476:	ed 12       	cpse	r14, r29
    1478:	e8 60       	ori	r30, 0x08	; 8
    147a:	fd 12       	cpse	r15, r29
    147c:	e8 60       	ori	r30, 0x08	; 8
    147e:	cf 92       	push	r12
    1480:	df 92       	push	r13
    1482:	ef 92       	push	r14
    1484:	ff 92       	push	r15
    1486:	0d 13       	cpse	r16, r29
    1488:	e0 61       	ori	r30, 0x10	; 16
    148a:	1d 13       	cpse	r17, r29
    148c:	e0 61       	ori	r30, 0x10	; 16
    148e:	2d 13       	cpse	r18, r29
    1490:	e0 61       	ori	r30, 0x10	; 16
    1492:	3d 13       	cpse	r19, r29
    1494:	e0 61       	ori	r30, 0x10	; 16
    1496:	0f 93       	push	r16
    1498:	1f 93       	push	r17
    149a:	2f 93       	push	r18
    149c:	3f 93       	push	r19
    149e:	4d 13       	cpse	r20, r29
    14a0:	e0 62       	ori	r30, 0x20	; 32
    14a2:	5d 13       	cpse	r21, r29
    14a4:	e0 62       	ori	r30, 0x20	; 32
    14a6:	6d 13       	cpse	r22, r29
    14a8:	e0 62       	ori	r30, 0x20	; 32
    14aa:	7d 13       	cpse	r23, r29
    14ac:	e0 62       	ori	r30, 0x20	; 32
    14ae:	4f 93       	push	r20
    14b0:	5f 93       	push	r21
    14b2:	6f 93       	push	r22
    14b4:	7f 93       	push	r23
    14b6:	8d 13       	cpse	r24, r29
    14b8:	e0 64       	ori	r30, 0x40	; 64
    14ba:	9d 13       	cpse	r25, r29
    14bc:	e0 64       	ori	r30, 0x40	; 64
    14be:	ad 13       	cpse	r26, r29
    14c0:	e0 64       	ori	r30, 0x40	; 64
    14c2:	bd 13       	cpse	r27, r29
    14c4:	e0 64       	ori	r30, 0x40	; 64
    14c6:	8f 93       	push	r24
    14c8:	9f 93       	push	r25
    14ca:	af 93       	push	r26
    14cc:	bf 93       	push	r27
    14ce:	c0 91 bf 00 	lds	r28, 0x00BF
    14d2:	cd 13       	cpse	r28, r29
    14d4:	e0 68       	ori	r30, 0x80	; 128
    14d6:	c0 91 be 00 	lds	r28, 0x00BE
    14da:	cd 13       	cpse	r28, r29
    14dc:	e0 68       	ori	r30, 0x80	; 128
    14de:	c0 91 bd 00 	lds	r28, 0x00BD
    14e2:	cd 13       	cpse	r28, r29
    14e4:	e0 68       	ori	r30, 0x80	; 128
    14e6:	c0 91 bc 00 	lds	r28, 0x00BC
    14ea:	cd 13       	cpse	r28, r29
    14ec:	e0 68       	ori	r30, 0x80	; 128
    14ee:	c0 91 bf 00 	lds	r28, 0x00BF
    14f2:	cf 93       	push	r28
    14f4:	c0 91 be 00 	lds	r28, 0x00BE
    14f8:	cf 93       	push	r28
    14fa:	c0 91 bd 00 	lds	r28, 0x00BD
    14fe:	cf 93       	push	r28
    1500:	c0 91 bc 00 	lds	r28, 0x00BC
    1504:	cf 93       	push	r28
    1506:	f1 2d       	mov	r31, r1
    1508:	4f 99       	sbic	0x09, 7	; 9
    150a:	f0 68       	ori	r31, 0x80	; 128
    150c:	ff 93       	push	r31
    150e:	c0 91 c1 00 	lds	r28, 0x00C1
    1512:	ec 23       	and	r30, r28
    1514:	e0 93 c1 00 	sts	0x00C1, r30
    1518:	10 90 c3 00 	lds	r1, 0x00C3
    151c:	fd b7       	in	r31, 0x3d	; 61
    151e:	1f 1a       	sub	r1, r31
    1520:	e0 91 c5 00 	lds	r30, 0x00C5
    1524:	f0 91 c6 00 	lds	r31, 0x00C6
    1528:	10 82       	st	Z, r1
    152a:	e9 b7       	in	r30, 0x39	; 57
    152c:	ed 7f       	andi	r30, 0xFD	; 253
    152e:	e9 bf       	out	0x39, r30	; 57
    1530:	f1 ed       	ldi	r31, 0xD1	; 209
    1532:	fd bf       	out	0x3d, r31	; 61
    1534:	f0 e0       	ldi	r31, 0x00	; 0
    1536:	fe bf       	out	0x3e, r31	; 62
    1538:	e0 91 bd 00 	lds	r30, 0x00BD
    153c:	f0 91 bc 00 	lds	r31, 0x00BC
    1540:	4f 98       	cbi	0x09, 7	; 9
    1542:	11 24       	eor	r1, r1
    1544:	08 95       	ret

00001546 <portRestoreContext>:
{

#if (cfgCheckRegisters == cfgTrue) || (cfgCheckTaskStack == cfgTrue) || (cfgCheckWatermarks == cfgTrue)

  /* This is the code for protected context restoring. */
  asm volatile (
    1546:	11 24       	eor	r1, r1
    1548:	e9 b7       	in	r30, 0x39	; 57
    154a:	ff 91       	pop	r31
    154c:	4f 98       	cbi	0x09, 7	; 9
    154e:	f7 fd       	sbrc	r31, 7
    1550:	4f 9a       	sbi	0x09, 7	; 9
    1552:	ff 77       	andi	r31, 0x7F	; 127
    1554:	e2 60       	ori	r30, 0x02	; 2
    1556:	ff bf       	out	0x3f, r31	; 63
    1558:	e9 bf       	out	0x39, r30	; 57
    155a:	00 90 c0 00 	lds	r0, 0x00C0
    155e:	f5 ea       	ldi	r31, 0xA5	; 165
    1560:	2f 2e       	mov	r2, r31
    1562:	e2 2d       	mov	r30, r2
    1564:	d2 2d       	mov	r29, r2
    1566:	c2 2d       	mov	r28, r2
    1568:	ff 91       	pop	r31
    156a:	ef 91       	pop	r30
    156c:	df 91       	pop	r29
    156e:	cf 91       	pop	r28
    1570:	b2 2d       	mov	r27, r2
    1572:	a2 2d       	mov	r26, r2
    1574:	92 2d       	mov	r25, r2
    1576:	82 2d       	mov	r24, r2
    1578:	bf 91       	pop	r27
    157a:	af 91       	pop	r26
    157c:	9f 91       	pop	r25
    157e:	8f 91       	pop	r24
    1580:	72 2d       	mov	r23, r2
    1582:	62 2d       	mov	r22, r2
    1584:	52 2d       	mov	r21, r2
    1586:	42 2d       	mov	r20, r2
    1588:	7f 91       	pop	r23
    158a:	6f 91       	pop	r22
    158c:	5f 91       	pop	r21
    158e:	4f 91       	pop	r20
    1590:	32 2d       	mov	r19, r2
    1592:	22 2d       	mov	r18, r2
    1594:	12 2d       	mov	r17, r2
    1596:	02 2d       	mov	r16, r2
    1598:	3f 91       	pop	r19
    159a:	2f 91       	pop	r18
    159c:	1f 91       	pop	r17
    159e:	0f 91       	pop	r16
    15a0:	f2 2c       	mov	r15, r2
    15a2:	e2 2c       	mov	r14, r2
    15a4:	d2 2c       	mov	r13, r2
    15a6:	c2 2c       	mov	r12, r2
    15a8:	ff 90       	pop	r15
    15aa:	ef 90       	pop	r14
    15ac:	df 90       	pop	r13
    15ae:	cf 90       	pop	r12
    15b0:	b2 2c       	mov	r11, r2
    15b2:	a2 2c       	mov	r10, r2
    15b4:	92 2c       	mov	r9, r2
    15b6:	82 2c       	mov	r8, r2
    15b8:	bf 90       	pop	r11
    15ba:	af 90       	pop	r10
    15bc:	9f 90       	pop	r9
    15be:	8f 90       	pop	r8
    15c0:	72 2c       	mov	r7, r2
    15c2:	62 2c       	mov	r6, r2
    15c4:	52 2c       	mov	r5, r2
    15c6:	42 2c       	mov	r4, r2
    15c8:	7f 90       	pop	r7
    15ca:	6f 90       	pop	r6
    15cc:	5f 90       	pop	r5
    15ce:	4f 90       	pop	r4
    15d0:	32 2c       	mov	r3, r2
    15d2:	02 2c       	mov	r0, r2
    15d4:	3f 90       	pop	r3
    15d6:	2f 90       	pop	r2
    15d8:	1f 90       	pop	r1
    15da:	0f 90       	pop	r0
    15dc:	4f 9b       	sbis	0x09, 7	; 9
    15de:	08 95       	ret
    15e0:	4f 98       	cbi	0x09, 7	; 9
    15e2:	18 95       	reti

000015e4 <i2cSetBitrate>:
void i2cSetBitrate(uint16_t bitratekHz)
{
	uint8_t bitrate_div;
	// set i2c bitrate
	// Set Prescaler to one --> TWPS = 1
	TWSR =((0<<TWPS0)|(0<<TWPS1));
    15e4:	11 b8       	out	0x01, r1	; 1
	//calculate bitrate division	
	bitrate_div = (((float)F_CPU/1000.0)/(float)bitratekHz);
    15e6:	bc 01       	movw	r22, r24
    15e8:	80 e0       	ldi	r24, 0x00	; 0
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	0e 94 56 0d 	call	0x1aac	; 0x1aac <__floatunsisf>
    15f0:	9b 01       	movw	r18, r22
    15f2:	ac 01       	movw	r20, r24
    15f4:	60 e0       	ldi	r22, 0x00	; 0
    15f6:	70 e0       	ldi	r23, 0x00	; 0
    15f8:	8a e7       	ldi	r24, 0x7A	; 122
    15fa:	94 e4       	ldi	r25, 0x44	; 68
    15fc:	0e 94 bd 0c 	call	0x197a	; 0x197a <__divsf3>
    1600:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <__fixunssfsi>
	if(bitrate_div >= 16){
    1604:	60 31       	cpi	r22, 0x10	; 16
    1606:	b8 f0       	brcs	.+46     	; 0x1636 <i2cSetBitrate+0x52>
		bitrate_div = (float)(bitrate_div-16)/8;
    1608:	70 e0       	ldi	r23, 0x00	; 0
    160a:	60 51       	subi	r22, 0x10	; 16
    160c:	70 40       	sbci	r23, 0x00	; 0
    160e:	88 27       	eor	r24, r24
    1610:	77 fd       	sbrc	r23, 7
    1612:	80 95       	com	r24
    1614:	98 2f       	mov	r25, r24
    1616:	0e 94 58 0d 	call	0x1ab0	; 0x1ab0 <__floatsisf>
    161a:	20 e0       	ldi	r18, 0x00	; 0
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	40 e0       	ldi	r20, 0x00	; 0
    1620:	5e e3       	ldi	r21, 0x3E	; 62
    1622:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <__mulsf3>
    1626:	46 2f       	mov	r20, r22
    1628:	57 2f       	mov	r21, r23
    162a:	68 2f       	mov	r22, r24
    162c:	79 2f       	mov	r23, r25
    162e:	cb 01       	movw	r24, r22
    1630:	ba 01       	movw	r22, r20
    1632:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <__fixunssfsi>
	}
	//printf("DIV: %d \n",bitrate_div);
	TWBR=(uint8_t)bitrate_div;
    1636:	60 b9       	out	0x00, r22	; 0
	//TWBR=0; -> max speed
}
    1638:	08 95       	ret

0000163a <i2cSendStart>:
// 
//----------------------------------------
void i2cSendStart(void)
{
	// send start condition
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    163a:	84 ea       	ldi	r24, 0xA4	; 164
    163c:	86 bf       	out	0x36, r24	; 54
}
    163e:	08 95       	ret

00001640 <i2cSendStop>:
{
	
	uint8_t i = 0;		//time out variable
	uint8_t error_code=0;
	// transmit stop condition
    TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	
    1640:	84 e9       	ldi	r24, 0x94	; 148
    1642:	86 bf       	out	0x36, r24	; 54

	// wait until stop condition is executed and bus released
    while ((TWCR & (1<<TWSTO)) && (i < 90)){
    1644:	06 b6       	in	r0, 0x36	; 54
    1646:	04 fe       	sbrs	r0, 4
    1648:	0e c0       	rjmp	.+28     	; 0x1666 <i2cSendStop+0x26>
// 
//----------------------------------------
uint8_t i2cSendStop(void)
{
	
	uint8_t i = 0;		//time out variable
    164a:	80 e0       	ldi	r24, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    164c:	00 00       	nop
    TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	

	// wait until stop condition is executed and bus released
    while ((TWCR & (1<<TWSTO)) && (i < 90)){
		_delay_us(1);
		i++;
    164e:	8f 5f       	subi	r24, 0xFF	; 255
	uint8_t error_code=0;
	// transmit stop condition
    TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	

	// wait until stop condition is executed and bus released
    while ((TWCR & (1<<TWSTO)) && (i < 90)){
    1650:	06 b6       	in	r0, 0x36	; 54
    1652:	04 fe       	sbrs	r0, 4
    1654:	03 c0       	rjmp	.+6      	; 0x165c <i2cSendStop+0x1c>
    1656:	8a 35       	cpi	r24, 0x5A	; 90
    1658:	c9 f7       	brne	.-14     	; 0x164c <i2cSendStop+0xc>
    165a:	02 c0       	rjmp	.+4      	; 0x1660 <i2cSendStop+0x20>
		_delay_us(1);
		i++;
	}
	if (i>89){
    165c:	8a 35       	cpi	r24, 0x5A	; 90
    165e:	28 f0       	brcs	.+10     	; 0x166a <i2cSendStop+0x2a>
    1660:	00 00       	nop
		_delay_us(1);
		error_code=100;
    1662:	84 e6       	ldi	r24, 0x64	; 100
    1664:	08 95       	ret
//----------------------------------------
uint8_t i2cSendStop(void)
{
	
	uint8_t i = 0;		//time out variable
	uint8_t error_code=0;
    1666:	80 e0       	ldi	r24, 0x00	; 0
    1668:	08 95       	ret
    166a:	80 e0       	ldi	r24, 0x00	; 0
		_delay_us(1);
		error_code=100;

	}
	return error_code;
}
    166c:	08 95       	ret

0000166e <i2cSendByte>:
// 
//----------------------------------------
void i2cSendByte(unsigned char data)
{
	// save data to the TWDR
	TWDR = data;
    166e:	83 b9       	out	0x03, r24	; 3
	// begin send
	TWCR = (1<<TWINT)|(1<<TWEN);
    1670:	84 e8       	ldi	r24, 0x84	; 132
    1672:	86 bf       	out	0x36, r24	; 54
}
    1674:	08 95       	ret

00001676 <i2cReceiveByteACK>:
// 
//----------------------------------------
void i2cReceiveByteACK(void)
{

	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);
    1676:	84 ec       	ldi	r24, 0xC4	; 196
    1678:	86 bf       	out	0x36, r24	; 54
}
    167a:	08 95       	ret

0000167c <i2cReceiveByteNACK>:
// 
//----------------------------------------
void i2cReceiveByteNACK(void)
{

	TWCR = (1<<TWINT)|(1<<TWEN);
    167c:	84 e8       	ldi	r24, 0x84	; 132
    167e:	86 bf       	out	0x36, r24	; 54
}
    1680:	08 95       	ret

00001682 <i2cWaitForComplete>:
//----------------------------------------
// 
//----------------------------------------
uint8_t i2cWaitForComplete(void)
{
	uint8_t i = 0;		//time out variable
    1682:	80 e0       	ldi	r24, 0x00	; 0

	// wait for i2c interface to complete operation
	// -> wait for 90us to pass OR
	// -> wait for twiInterrupt flag to be set (flag == 0)
	//	  is set by hardware when the twi has finished its current job
    while ((!(TWCR & (1<<TWINT))) || (i < 90))
    1684:	02 c0       	rjmp	.+4      	; 0x168a <i2cWaitForComplete+0x8>
    1686:	00 00       	nop
	{
		_delay_us(1);
		i++;
    1688:	8f 5f       	subi	r24, 0xFF	; 255

	// wait for i2c interface to complete operation
	// -> wait for 90us to pass OR
	// -> wait for twiInterrupt flag to be set (flag == 0)
	//	  is set by hardware when the twi has finished its current job
    while ((!(TWCR & (1<<TWINT))) || (i < 90))
    168a:	06 b6       	in	r0, 0x36	; 54
    168c:	07 fe       	sbrs	r0, 7
    168e:	fb cf       	rjmp	.-10     	; 0x1686 <i2cWaitForComplete+0x4>
    1690:	8a 35       	cpi	r24, 0x5A	; 90
    1692:	c8 f3       	brcs	.-14     	; 0x1686 <i2cWaitForComplete+0x4>
    1694:	00 00       	nop
		_delay_us(1);
		error_code=100;

	}
	return error_code;
}
    1696:	84 e6       	ldi	r24, 0x64	; 100
    1698:	08 95       	ret

0000169a <i2cGetReceivedByte>:
// 
//----------------------------------------
uint8_t i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return (uint8_t)TWDR;
    169a:	83 b1       	in	r24, 0x03	; 3
}
    169c:	08 95       	ret

0000169e <checki2cReturnCode>:
uint8_t checki2cReturnCode(uint8_t expected_return_code)
{
	uint8_t error_code=0;
	uint8_t i=0;
	//while (error_code!=0 && i!=0 && i<3){
		if ((TWSR & 0xF8) != expected_return_code){
    169e:	21 b1       	in	r18, 0x01	; 1
    16a0:	30 e0       	ldi	r19, 0x00	; 0
    16a2:	28 7f       	andi	r18, 0xF8	; 248
    16a4:	30 70       	andi	r19, 0x00	; 0
    16a6:	90 e0       	ldi	r25, 0x00	; 0
    16a8:	28 17       	cp	r18, r24
    16aa:	39 07       	cpc	r19, r25
    16ac:	11 f4       	brne	.+4      	; 0x16b2 <checki2cReturnCode+0x14>
//----------------------------------------
// 
//----------------------------------------
uint8_t checki2cReturnCode(uint8_t expected_return_code)
{
	uint8_t error_code=0;
    16ae:	80 e0       	ldi	r24, 0x00	; 0
    16b0:	08 95       	ret
	uint8_t i=0;
	//while (error_code!=0 && i!=0 && i<3){
		if ((TWSR & 0xF8) != expected_return_code){
			error_code=10;
    16b2:	8a e0       	ldi	r24, 0x0A	; 10
		}
	i++;
//	}
	return error_code;
}
    16b4:	08 95       	ret

000016b6 <TWIM_Init>:

*******************************************************/
uint8_t TWIM_Init (void)
{	
	/* set prescaler to 1 */
	TWSR = ((0<<TWPS0)|(0<<TWPS1));
    16b6:	11 b8       	out	0x01, r1	; 1
	TWBR = 8;
    16b8:	88 e0       	ldi	r24, 0x08	; 8
    16ba:	80 b9       	out	0x00, r24	; 0

	return TRUE;
}
    16bc:	81 e0       	ldi	r24, 0x01	; 1
    16be:	08 95       	ret

000016c0 <TWIM_Start>:
{
	uint8_t		twst;
    /*
    ** Send START condition
	*/
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    16c0:	94 ea       	ldi	r25, 0xA4	; 164
    16c2:	96 bf       	out	0x36, r25	; 54
	/*
	** Wait until transmission completed
	*/
	while (!(TWCR & (1<<TWINT)));
    16c4:	06 b6       	in	r0, 0x36	; 54
    16c6:	07 fe       	sbrs	r0, 7
    16c8:	fd cf       	rjmp	.-6      	; 0x16c4 <TWIM_Start+0x4>
	/*
	** Check value of TWI Status Register. Mask prescaler bits.
	*/
	twst = TWSR & 0xF8;
    16ca:	91 b1       	in	r25, 0x01	; 1
    16cc:	98 7f       	andi	r25, 0xF8	; 248
	if ((twst != TWI_START) && (twst != TWI_REP_START)) return FALSE;
    16ce:	98 30       	cpi	r25, 0x08	; 8
    16d0:	11 f0       	breq	.+4      	; 0x16d6 <TWIM_Start+0x16>
    16d2:	90 31       	cpi	r25, 0x10	; 16
    16d4:	89 f4       	brne	.+34     	; 0x16f8 <TWIM_Start+0x38>
	/*
	** Send device address
	*/
	TWDR = (Address<<1) + TWIM_Type;
    16d6:	88 0f       	add	r24, r24
    16d8:	68 0f       	add	r22, r24
    16da:	63 b9       	out	0x03, r22	; 3
	TWCR = (1<<TWINT)|(1<<TWEN);
    16dc:	84 e8       	ldi	r24, 0x84	; 132
    16de:	86 bf       	out	0x36, r24	; 54
	/*
	** Wait until transmission completed and ACK/NACK has been received
	*/
	while (!(TWCR & (1<<TWINT)));
    16e0:	06 b6       	in	r0, 0x36	; 54
    16e2:	07 fe       	sbrs	r0, 7
    16e4:	fd cf       	rjmp	.-6      	; 0x16e0 <TWIM_Start+0x20>
	/*
	** Check value of TWI Status Register. Mask prescaler bits.
	*/
	twst = TWSR & 0xF8;
    16e6:	91 b1       	in	r25, 0x01	; 1
    16e8:	98 7f       	andi	r25, 0xF8	; 248
	if ((twst != TWI_MTX_ADR_ACK) && (twst != TWI_MRX_ADR_ACK)) return FALSE;
    16ea:	98 31       	cpi	r25, 0x18	; 24
    16ec:	39 f0       	breq	.+14     	; 0x16fc <TWIM_Start+0x3c>
 Return Value: uint8_t
  	- TRUE:		OK, TWI Master accessible
 	- FALSE:	Error in starting TWI Master

*******************************************************/
uint8_t TWIM_Start (uint8_t Address, uint8_t TWIM_Type)
    16ee:	81 e0       	ldi	r24, 0x01	; 1
    16f0:	90 34       	cpi	r25, 0x40	; 64
    16f2:	29 f0       	breq	.+10     	; 0x16fe <TWIM_Start+0x3e>
    16f4:	80 e0       	ldi	r24, 0x00	; 0
    16f6:	08 95       	ret
	while (!(TWCR & (1<<TWINT)));
	/*
	** Check value of TWI Status Register. Mask prescaler bits.
	*/
	twst = TWSR & 0xF8;
	if ((twst != TWI_START) && (twst != TWI_REP_START)) return FALSE;
    16f8:	80 e0       	ldi	r24, 0x00	; 0
    16fa:	08 95       	ret
	** Check value of TWI Status Register. Mask prescaler bits.
	*/
	twst = TWSR & 0xF8;
	if ((twst != TWI_MTX_ADR_ACK) && (twst != TWI_MRX_ADR_ACK)) return FALSE;

	return TRUE;
    16fc:	81 e0       	ldi	r24, 0x01	; 1
}
    16fe:	08 95       	ret

00001700 <TWIM_Stop>:
void TWIM_Stop (void)
{
	/*
	** Send stop condition
	*/
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
    1700:	84 e9       	ldi	r24, 0x94	; 148
    1702:	86 bf       	out	0x36, r24	; 54
	/*
	** Wait until stop condition is executed and bus released
	*/
	while (TWCR & (1<<TWINT));
    1704:	06 b6       	in	r0, 0x36	; 54
    1706:	07 fc       	sbrc	r0, 7
    1708:	fd cf       	rjmp	.-6      	; 0x1704 <TWIM_Stop+0x4>
}
    170a:	08 95       	ret

0000170c <TWIM_Write>:
{
	uint8_t   twst;
	/*
	** Send data to the previously addressed device
	*/
	TWDR = byte;
    170c:	83 b9       	out	0x03, r24	; 3
	TWCR = (1<<TWINT)|(1<<TWEN);
    170e:	84 e8       	ldi	r24, 0x84	; 132
    1710:	86 bf       	out	0x36, r24	; 54
	/*
	** Wait until transmission completed
	*/
	while (!(TWCR & (1<<TWINT)));
    1712:	06 b6       	in	r0, 0x36	; 54
    1714:	07 fe       	sbrs	r0, 7
    1716:	fd cf       	rjmp	.-6      	; 0x1712 <TWIM_Write+0x6>
	/*
	** Check value of TWI Status Register. Mask prescaler bits
	*/
	twst = TWSR & 0xF8;
    1718:	91 b1       	in	r25, 0x01	; 1
    171a:	98 7f       	andi	r25, 0xF8	; 248
	if (twst != TWI_MTX_DATA_ACK) return FALSE;
    171c:	81 e0       	ldi	r24, 0x01	; 1
    171e:	98 32       	cpi	r25, 0x28	; 40
    1720:	09 f0       	breq	.+2      	; 0x1724 <TWIM_Write+0x18>
    1722:	80 e0       	ldi	r24, 0x00	; 0

	return TRUE;
}
    1724:	08 95       	ret

00001726 <TWIM_ReadAck>:

*******************************************************/
uint8_t TWIM_ReadAck (void)
{
	
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);
    1726:	84 ec       	ldi	r24, 0xC4	; 196
    1728:	86 bf       	out	0x36, r24	; 54

	while (!(TWCR & (1<<TWINT)));    
    172a:	06 b6       	in	r0, 0x36	; 54
    172c:	07 fe       	sbrs	r0, 7
    172e:	fd cf       	rjmp	.-6      	; 0x172a <TWIM_ReadAck+0x4>

	return TWDR;
    1730:	83 b1       	in	r24, 0x03	; 3
}
    1732:	08 95       	ret

00001734 <TWIM_ReadNack>:
  	- uint8_t	Read byte

*******************************************************/
uint8_t TWIM_ReadNack (void)
{
	TWCR = (1<<TWINT)|(1<<TWEN);
    1734:	84 e8       	ldi	r24, 0x84	; 132
    1736:	86 bf       	out	0x36, r24	; 54

	while(!(TWCR & (1<<TWINT)));
    1738:	06 b6       	in	r0, 0x36	; 54
    173a:	07 fe       	sbrs	r0, 7
    173c:	fd cf       	rjmp	.-6      	; 0x1738 <TWIM_ReadNack+0x4>
	
	return TWDR;
    173e:	83 b1       	in	r24, 0x03	; 3
}
    1740:	08 95       	ret

00001742 <__vector_13>:
ISR (UART0_RECEIVE_INTERRUPT)	
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
    1742:	1f 92       	push	r1
    1744:	0f 92       	push	r0
    1746:	0f b6       	in	r0, 0x3f	; 63
    1748:	0f 92       	push	r0
    174a:	11 24       	eor	r1, r1
    174c:	2f 93       	push	r18
    174e:	3f 93       	push	r19
    1750:	8f 93       	push	r24
    1752:	9f 93       	push	r25
    1754:	ef 93       	push	r30
    1756:	ff 93       	push	r31
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    1758:	2b b1       	in	r18, 0x0b	; 11
    data = UART0_DATA;
    175a:	3c b1       	in	r19, 0x0c	; 12
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    175c:	80 91 d6 00 	lds	r24, 0x00D6
    1760:	8f 5f       	subi	r24, 0xFF	; 255
    1762:	8f 71       	andi	r24, 0x1F	; 31
    
    if ( tmphead == UART_RxTail ) {
    1764:	90 91 d5 00 	lds	r25, 0x00D5
    1768:	89 17       	cp	r24, r25
    176a:	49 f0       	breq	.+18     	; 0x177e <__vector_13+0x3c>
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
    176c:	28 71       	andi	r18, 0x18	; 24
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    }else{
        /* store new index */
        UART_RxHead = tmphead;
    176e:	80 93 d6 00 	sts	0x00D6, r24
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    1772:	e9 ed       	ldi	r30, 0xD9	; 217
    1774:	f0 e0       	ldi	r31, 0x00	; 0
    1776:	e8 0f       	add	r30, r24
    1778:	f1 1d       	adc	r31, r1
    177a:	30 83       	st	Z, r19
    177c:	01 c0       	rjmp	.+2      	; 0x1780 <__vector_13+0x3e>
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
    
    if ( tmphead == UART_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    177e:	22 e0       	ldi	r18, 0x02	; 2
        /* store new index */
        UART_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART_LastRxError |= lastRxError;   
    1780:	90 91 d4 00 	lds	r25, 0x00D4
    1784:	82 2f       	mov	r24, r18
    1786:	89 2b       	or	r24, r25
    1788:	80 93 d4 00 	sts	0x00D4, r24
}
    178c:	ff 91       	pop	r31
    178e:	ef 91       	pop	r30
    1790:	9f 91       	pop	r25
    1792:	8f 91       	pop	r24
    1794:	3f 91       	pop	r19
    1796:	2f 91       	pop	r18
    1798:	0f 90       	pop	r0
    179a:	0f be       	out	0x3f, r0	; 63
    179c:	0f 90       	pop	r0
    179e:	1f 90       	pop	r1
    17a0:	18 95       	reti

000017a2 <__vector_14>:
ISR (UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
    17a2:	1f 92       	push	r1
    17a4:	0f 92       	push	r0
    17a6:	0f b6       	in	r0, 0x3f	; 63
    17a8:	0f 92       	push	r0
    17aa:	11 24       	eor	r1, r1
    17ac:	8f 93       	push	r24
    17ae:	9f 93       	push	r25
    17b0:	ef 93       	push	r30
    17b2:	ff 93       	push	r31
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
    17b4:	90 91 d8 00 	lds	r25, 0x00D8
    17b8:	80 91 d7 00 	lds	r24, 0x00D7
    17bc:	98 17       	cp	r25, r24
    17be:	71 f0       	breq	.+28     	; 0x17dc <__vector_14+0x3a>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
    17c0:	80 91 d7 00 	lds	r24, 0x00D7
    17c4:	8f 5f       	subi	r24, 0xFF	; 255
    17c6:	8f 71       	andi	r24, 0x1F	; 31
        UART_TxTail = tmptail;
    17c8:	80 93 d7 00 	sts	0x00D7, r24
        /* get one byte from buffer and write it to UART */
        cli();
    17cc:	f8 94       	cli
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    17ce:	e9 ef       	ldi	r30, 0xF9	; 249
    17d0:	f0 e0       	ldi	r31, 0x00	; 0
    17d2:	e8 0f       	add	r30, r24
    17d4:	f1 1d       	adc	r31, r1
    17d6:	80 81       	ld	r24, Z
    17d8:	8c b9       	out	0x0c, r24	; 12
    17da:	01 c0       	rjmp	.+2      	; 0x17de <__vector_14+0x3c>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
    17dc:	55 98       	cbi	0x0a, 5	; 10
    }
}
    17de:	ff 91       	pop	r31
    17e0:	ef 91       	pop	r30
    17e2:	9f 91       	pop	r25
    17e4:	8f 91       	pop	r24
    17e6:	0f 90       	pop	r0
    17e8:	0f be       	out	0x3f, r0	; 63
    17ea:	0f 90       	pop	r0
    17ec:	1f 90       	pop	r1
    17ee:	18 95       	reti

000017f0 <uart_init>:
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
    UART_TxHead = 0;
    17f0:	10 92 d8 00 	sts	0x00D8, r1
    UART_TxTail = 0;
    17f4:	10 92 d7 00 	sts	0x00D7, r1
    UART_RxHead = 0;
    17f8:	10 92 d6 00 	sts	0x00D6, r1
    UART_RxTail = 0;
    17fc:	10 92 d5 00 	sts	0x00D5, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
    1800:	99 23       	and	r25, r25
    1802:	1c f4       	brge	.+6      	; 0x180a <uart_init+0x1a>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
    1804:	22 e0       	ldi	r18, 0x02	; 2
    1806:	2b b9       	out	0x0b, r18	; 11
    	 baudrate &= ~0x8000;
    1808:	9f 77       	andi	r25, 0x7F	; 127
    }
    UBRRH = (unsigned char)(baudrate>>8);
    180a:	90 bd       	out	0x20, r25	; 32
    UBRRL = (unsigned char) baudrate;
    180c:	89 b9       	out	0x09, r24	; 9
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
    180e:	88 e9       	ldi	r24, 0x98	; 152
    1810:	8a b9       	out	0x0a, r24	; 10
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
    1812:	86 e8       	ldi	r24, 0x86	; 134
    1814:	80 bd       	out	0x20, r24	; 32
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
    1816:	08 95       	ret

00001818 <uart_getc>:
{    
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
    1818:	90 91 d6 00 	lds	r25, 0x00D6
    181c:	80 91 d5 00 	lds	r24, 0x00D5
    1820:	98 17       	cp	r25, r24
    1822:	89 f0       	breq	.+34     	; 0x1846 <uart_getc+0x2e>
        return UART_NO_DATA;   /* no data available */
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
    1824:	80 91 d5 00 	lds	r24, 0x00D5
    1828:	8f 5f       	subi	r24, 0xFF	; 255
    182a:	8f 71       	andi	r24, 0x1F	; 31
    UART_RxTail = tmptail; 
    182c:	80 93 d5 00 	sts	0x00D5, r24
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    1830:	e9 ed       	ldi	r30, 0xD9	; 217
    1832:	f0 e0       	ldi	r31, 0x00	; 0
    1834:	e8 0f       	add	r30, r24
    1836:	f1 1d       	adc	r31, r1
    1838:	80 81       	ld	r24, Z
    
    data = (UART_LastRxError << 8) + data;
    183a:	90 91 d4 00 	lds	r25, 0x00D4
    UART_LastRxError = 0;
    183e:	10 92 d4 00 	sts	0x00D4, r1
    return data;
    1842:	90 e0       	ldi	r25, 0x00	; 0
    1844:	08 95       	ret
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
        return UART_NO_DATA;   /* no data available */
    1846:	80 e0       	ldi	r24, 0x00	; 0
    1848:	91 e0       	ldi	r25, 0x01	; 1
    
    data = (UART_LastRxError << 8) + data;
    UART_LastRxError = 0;
    return data;

}/* uart_getc */
    184a:	08 95       	ret

0000184c <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
    184c:	20 91 d8 00 	lds	r18, 0x00D8
    1850:	2f 5f       	subi	r18, 0xFF	; 255
    1852:	2f 71       	andi	r18, 0x1F	; 31
    
    while ( tmphead == UART_TxTail ){
    1854:	90 91 d7 00 	lds	r25, 0x00D7
    1858:	29 17       	cp	r18, r25
    185a:	e1 f3       	breq	.-8      	; 0x1854 <uart_putc+0x8>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
    185c:	e9 ef       	ldi	r30, 0xF9	; 249
    185e:	f0 e0       	ldi	r31, 0x00	; 0
    1860:	e2 0f       	add	r30, r18
    1862:	f1 1d       	adc	r31, r1
    1864:	80 83       	st	Z, r24
    UART_TxHead = tmphead;
    1866:	20 93 d8 00 	sts	0x00D8, r18

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
    186a:	55 9a       	sbi	0x0a, 5	; 10

}/* uart_putc */
    186c:	08 95       	ret

0000186e <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    186e:	cf 93       	push	r28
    1870:	df 93       	push	r29
    1872:	ec 01       	movw	r28, r24
    while (*s) 
    1874:	88 81       	ld	r24, Y
    1876:	88 23       	and	r24, r24
    1878:	31 f0       	breq	.+12     	; 0x1886 <uart_puts+0x18>
Function: uart_puts()
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
    187a:	21 96       	adiw	r28, 0x01	; 1
{
    while (*s) 
      uart_putc(*s++);
    187c:	0e 94 26 0c 	call	0x184c	; 0x184c <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
    1880:	89 91       	ld	r24, Y+
    1882:	88 23       	and	r24, r24
    1884:	d9 f7       	brne	.-10     	; 0x187c <uart_puts+0xe>
      uart_putc(*s++);

}/* uart_puts */
    1886:	df 91       	pop	r29
    1888:	cf 91       	pop	r28
    188a:	08 95       	ret

0000188c <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    188c:	cf 93       	push	r28
    188e:	df 93       	push	r29
    1890:	ec 01       	movw	r28, r24
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
    1892:	fc 01       	movw	r30, r24
    1894:	84 91       	lpm	r24, Z
    1896:	88 23       	and	r24, r24
    1898:	41 f0       	breq	.+16     	; 0x18aa <uart_puts_p+0x1e>
    189a:	21 96       	adiw	r28, 0x01	; 1
      uart_putc(c);
    189c:	0e 94 26 0c 	call	0x184c	; 0x184c <uart_putc>
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
    18a0:	fe 01       	movw	r30, r28
    18a2:	21 96       	adiw	r28, 0x01	; 1
    18a4:	84 91       	lpm	r24, Z
    18a6:	88 23       	and	r24, r24
    18a8:	c9 f7       	brne	.-14     	; 0x189c <uart_puts_p+0x10>
      uart_putc(c);

}/* uart_puts_p */
    18aa:	df 91       	pop	r29
    18ac:	cf 91       	pop	r28
    18ae:	08 95       	ret

000018b0 <__subsf3>:
    18b0:	50 58       	subi	r21, 0x80	; 128

000018b2 <__addsf3>:
    18b2:	bb 27       	eor	r27, r27
    18b4:	aa 27       	eor	r26, r26
    18b6:	0e d0       	rcall	.+28     	; 0x18d4 <__addsf3x>
    18b8:	4d c1       	rjmp	.+666    	; 0x1b54 <__fp_round>
    18ba:	3e d1       	rcall	.+636    	; 0x1b38 <__fp_pscA>
    18bc:	30 f0       	brcs	.+12     	; 0x18ca <__addsf3+0x18>
    18be:	43 d1       	rcall	.+646    	; 0x1b46 <__fp_pscB>
    18c0:	20 f0       	brcs	.+8      	; 0x18ca <__addsf3+0x18>
    18c2:	31 f4       	brne	.+12     	; 0x18d0 <__addsf3+0x1e>
    18c4:	9f 3f       	cpi	r25, 0xFF	; 255
    18c6:	11 f4       	brne	.+4      	; 0x18cc <__addsf3+0x1a>
    18c8:	1e f4       	brtc	.+6      	; 0x18d0 <__addsf3+0x1e>
    18ca:	33 c1       	rjmp	.+614    	; 0x1b32 <__fp_nan>
    18cc:	0e f4       	brtc	.+2      	; 0x18d0 <__addsf3+0x1e>
    18ce:	e0 95       	com	r30
    18d0:	e7 fb       	bst	r30, 7
    18d2:	29 c1       	rjmp	.+594    	; 0x1b26 <__fp_inf>

000018d4 <__addsf3x>:
    18d4:	e9 2f       	mov	r30, r25
    18d6:	4f d1       	rcall	.+670    	; 0x1b76 <__fp_split3>
    18d8:	80 f3       	brcs	.-32     	; 0x18ba <__addsf3+0x8>
    18da:	ba 17       	cp	r27, r26
    18dc:	62 07       	cpc	r22, r18
    18de:	73 07       	cpc	r23, r19
    18e0:	84 07       	cpc	r24, r20
    18e2:	95 07       	cpc	r25, r21
    18e4:	18 f0       	brcs	.+6      	; 0x18ec <__addsf3x+0x18>
    18e6:	71 f4       	brne	.+28     	; 0x1904 <__addsf3x+0x30>
    18e8:	9e f5       	brtc	.+102    	; 0x1950 <__addsf3x+0x7c>
    18ea:	67 c1       	rjmp	.+718    	; 0x1bba <__fp_zero>
    18ec:	0e f4       	brtc	.+2      	; 0x18f0 <__addsf3x+0x1c>
    18ee:	e0 95       	com	r30
    18f0:	0b 2e       	mov	r0, r27
    18f2:	ba 2f       	mov	r27, r26
    18f4:	a0 2d       	mov	r26, r0
    18f6:	0b 01       	movw	r0, r22
    18f8:	b9 01       	movw	r22, r18
    18fa:	90 01       	movw	r18, r0
    18fc:	0c 01       	movw	r0, r24
    18fe:	ca 01       	movw	r24, r20
    1900:	a0 01       	movw	r20, r0
    1902:	11 24       	eor	r1, r1
    1904:	ff 27       	eor	r31, r31
    1906:	59 1b       	sub	r21, r25
    1908:	99 f0       	breq	.+38     	; 0x1930 <__addsf3x+0x5c>
    190a:	59 3f       	cpi	r21, 0xF9	; 249
    190c:	50 f4       	brcc	.+20     	; 0x1922 <__addsf3x+0x4e>
    190e:	50 3e       	cpi	r21, 0xE0	; 224
    1910:	68 f1       	brcs	.+90     	; 0x196c <__addsf3x+0x98>
    1912:	1a 16       	cp	r1, r26
    1914:	f0 40       	sbci	r31, 0x00	; 0
    1916:	a2 2f       	mov	r26, r18
    1918:	23 2f       	mov	r18, r19
    191a:	34 2f       	mov	r19, r20
    191c:	44 27       	eor	r20, r20
    191e:	58 5f       	subi	r21, 0xF8	; 248
    1920:	f3 cf       	rjmp	.-26     	; 0x1908 <__addsf3x+0x34>
    1922:	46 95       	lsr	r20
    1924:	37 95       	ror	r19
    1926:	27 95       	ror	r18
    1928:	a7 95       	ror	r26
    192a:	f0 40       	sbci	r31, 0x00	; 0
    192c:	53 95       	inc	r21
    192e:	c9 f7       	brne	.-14     	; 0x1922 <__addsf3x+0x4e>
    1930:	7e f4       	brtc	.+30     	; 0x1950 <__addsf3x+0x7c>
    1932:	1f 16       	cp	r1, r31
    1934:	ba 0b       	sbc	r27, r26
    1936:	62 0b       	sbc	r22, r18
    1938:	73 0b       	sbc	r23, r19
    193a:	84 0b       	sbc	r24, r20
    193c:	ba f0       	brmi	.+46     	; 0x196c <__addsf3x+0x98>
    193e:	91 50       	subi	r25, 0x01	; 1
    1940:	a1 f0       	breq	.+40     	; 0x196a <__addsf3x+0x96>
    1942:	ff 0f       	add	r31, r31
    1944:	bb 1f       	adc	r27, r27
    1946:	66 1f       	adc	r22, r22
    1948:	77 1f       	adc	r23, r23
    194a:	88 1f       	adc	r24, r24
    194c:	c2 f7       	brpl	.-16     	; 0x193e <__addsf3x+0x6a>
    194e:	0e c0       	rjmp	.+28     	; 0x196c <__addsf3x+0x98>
    1950:	ba 0f       	add	r27, r26
    1952:	62 1f       	adc	r22, r18
    1954:	73 1f       	adc	r23, r19
    1956:	84 1f       	adc	r24, r20
    1958:	48 f4       	brcc	.+18     	; 0x196c <__addsf3x+0x98>
    195a:	87 95       	ror	r24
    195c:	77 95       	ror	r23
    195e:	67 95       	ror	r22
    1960:	b7 95       	ror	r27
    1962:	f7 95       	ror	r31
    1964:	9e 3f       	cpi	r25, 0xFE	; 254
    1966:	08 f0       	brcs	.+2      	; 0x196a <__addsf3x+0x96>
    1968:	b3 cf       	rjmp	.-154    	; 0x18d0 <__addsf3+0x1e>
    196a:	93 95       	inc	r25
    196c:	88 0f       	add	r24, r24
    196e:	08 f0       	brcs	.+2      	; 0x1972 <__addsf3x+0x9e>
    1970:	99 27       	eor	r25, r25
    1972:	ee 0f       	add	r30, r30
    1974:	97 95       	ror	r25
    1976:	87 95       	ror	r24
    1978:	08 95       	ret

0000197a <__divsf3>:
    197a:	0c d0       	rcall	.+24     	; 0x1994 <__divsf3x>
    197c:	eb c0       	rjmp	.+470    	; 0x1b54 <__fp_round>
    197e:	e3 d0       	rcall	.+454    	; 0x1b46 <__fp_pscB>
    1980:	40 f0       	brcs	.+16     	; 0x1992 <__divsf3+0x18>
    1982:	da d0       	rcall	.+436    	; 0x1b38 <__fp_pscA>
    1984:	30 f0       	brcs	.+12     	; 0x1992 <__divsf3+0x18>
    1986:	21 f4       	brne	.+8      	; 0x1990 <__divsf3+0x16>
    1988:	5f 3f       	cpi	r21, 0xFF	; 255
    198a:	19 f0       	breq	.+6      	; 0x1992 <__divsf3+0x18>
    198c:	cc c0       	rjmp	.+408    	; 0x1b26 <__fp_inf>
    198e:	51 11       	cpse	r21, r1
    1990:	15 c1       	rjmp	.+554    	; 0x1bbc <__fp_szero>
    1992:	cf c0       	rjmp	.+414    	; 0x1b32 <__fp_nan>

00001994 <__divsf3x>:
    1994:	f0 d0       	rcall	.+480    	; 0x1b76 <__fp_split3>
    1996:	98 f3       	brcs	.-26     	; 0x197e <__divsf3+0x4>

00001998 <__divsf3_pse>:
    1998:	99 23       	and	r25, r25
    199a:	c9 f3       	breq	.-14     	; 0x198e <__divsf3+0x14>
    199c:	55 23       	and	r21, r21
    199e:	b1 f3       	breq	.-20     	; 0x198c <__divsf3+0x12>
    19a0:	95 1b       	sub	r25, r21
    19a2:	55 0b       	sbc	r21, r21
    19a4:	bb 27       	eor	r27, r27
    19a6:	aa 27       	eor	r26, r26
    19a8:	62 17       	cp	r22, r18
    19aa:	73 07       	cpc	r23, r19
    19ac:	84 07       	cpc	r24, r20
    19ae:	38 f0       	brcs	.+14     	; 0x19be <__divsf3_pse+0x26>
    19b0:	9f 5f       	subi	r25, 0xFF	; 255
    19b2:	5f 4f       	sbci	r21, 0xFF	; 255
    19b4:	22 0f       	add	r18, r18
    19b6:	33 1f       	adc	r19, r19
    19b8:	44 1f       	adc	r20, r20
    19ba:	aa 1f       	adc	r26, r26
    19bc:	a9 f3       	breq	.-22     	; 0x19a8 <__divsf3_pse+0x10>
    19be:	33 d0       	rcall	.+102    	; 0x1a26 <__divsf3_pse+0x8e>
    19c0:	0e 2e       	mov	r0, r30
    19c2:	3a f0       	brmi	.+14     	; 0x19d2 <__divsf3_pse+0x3a>
    19c4:	e0 e8       	ldi	r30, 0x80	; 128
    19c6:	30 d0       	rcall	.+96     	; 0x1a28 <__divsf3_pse+0x90>
    19c8:	91 50       	subi	r25, 0x01	; 1
    19ca:	50 40       	sbci	r21, 0x00	; 0
    19cc:	e6 95       	lsr	r30
    19ce:	00 1c       	adc	r0, r0
    19d0:	ca f7       	brpl	.-14     	; 0x19c4 <__divsf3_pse+0x2c>
    19d2:	29 d0       	rcall	.+82     	; 0x1a26 <__divsf3_pse+0x8e>
    19d4:	fe 2f       	mov	r31, r30
    19d6:	27 d0       	rcall	.+78     	; 0x1a26 <__divsf3_pse+0x8e>
    19d8:	66 0f       	add	r22, r22
    19da:	77 1f       	adc	r23, r23
    19dc:	88 1f       	adc	r24, r24
    19de:	bb 1f       	adc	r27, r27
    19e0:	26 17       	cp	r18, r22
    19e2:	37 07       	cpc	r19, r23
    19e4:	48 07       	cpc	r20, r24
    19e6:	ab 07       	cpc	r26, r27
    19e8:	b0 e8       	ldi	r27, 0x80	; 128
    19ea:	09 f0       	breq	.+2      	; 0x19ee <__divsf3_pse+0x56>
    19ec:	bb 0b       	sbc	r27, r27
    19ee:	80 2d       	mov	r24, r0
    19f0:	bf 01       	movw	r22, r30
    19f2:	ff 27       	eor	r31, r31
    19f4:	93 58       	subi	r25, 0x83	; 131
    19f6:	5f 4f       	sbci	r21, 0xFF	; 255
    19f8:	2a f0       	brmi	.+10     	; 0x1a04 <__divsf3_pse+0x6c>
    19fa:	9e 3f       	cpi	r25, 0xFE	; 254
    19fc:	51 05       	cpc	r21, r1
    19fe:	68 f0       	brcs	.+26     	; 0x1a1a <__divsf3_pse+0x82>
    1a00:	92 c0       	rjmp	.+292    	; 0x1b26 <__fp_inf>
    1a02:	dc c0       	rjmp	.+440    	; 0x1bbc <__fp_szero>
    1a04:	5f 3f       	cpi	r21, 0xFF	; 255
    1a06:	ec f3       	brlt	.-6      	; 0x1a02 <__divsf3_pse+0x6a>
    1a08:	98 3e       	cpi	r25, 0xE8	; 232
    1a0a:	dc f3       	brlt	.-10     	; 0x1a02 <__divsf3_pse+0x6a>
    1a0c:	86 95       	lsr	r24
    1a0e:	77 95       	ror	r23
    1a10:	67 95       	ror	r22
    1a12:	b7 95       	ror	r27
    1a14:	f7 95       	ror	r31
    1a16:	9f 5f       	subi	r25, 0xFF	; 255
    1a18:	c9 f7       	brne	.-14     	; 0x1a0c <__divsf3_pse+0x74>
    1a1a:	88 0f       	add	r24, r24
    1a1c:	91 1d       	adc	r25, r1
    1a1e:	96 95       	lsr	r25
    1a20:	87 95       	ror	r24
    1a22:	97 f9       	bld	r25, 7
    1a24:	08 95       	ret
    1a26:	e1 e0       	ldi	r30, 0x01	; 1
    1a28:	66 0f       	add	r22, r22
    1a2a:	77 1f       	adc	r23, r23
    1a2c:	88 1f       	adc	r24, r24
    1a2e:	bb 1f       	adc	r27, r27
    1a30:	62 17       	cp	r22, r18
    1a32:	73 07       	cpc	r23, r19
    1a34:	84 07       	cpc	r24, r20
    1a36:	ba 07       	cpc	r27, r26
    1a38:	20 f0       	brcs	.+8      	; 0x1a42 <__divsf3_pse+0xaa>
    1a3a:	62 1b       	sub	r22, r18
    1a3c:	73 0b       	sbc	r23, r19
    1a3e:	84 0b       	sbc	r24, r20
    1a40:	ba 0b       	sbc	r27, r26
    1a42:	ee 1f       	adc	r30, r30
    1a44:	88 f7       	brcc	.-30     	; 0x1a28 <__divsf3_pse+0x90>
    1a46:	e0 95       	com	r30
    1a48:	08 95       	ret

00001a4a <__fixsfsi>:
    1a4a:	04 d0       	rcall	.+8      	; 0x1a54 <__fixunssfsi>
    1a4c:	68 94       	set
    1a4e:	b1 11       	cpse	r27, r1
    1a50:	b5 c0       	rjmp	.+362    	; 0x1bbc <__fp_szero>
    1a52:	08 95       	ret

00001a54 <__fixunssfsi>:
    1a54:	98 d0       	rcall	.+304    	; 0x1b86 <__fp_splitA>
    1a56:	88 f0       	brcs	.+34     	; 0x1a7a <__fixunssfsi+0x26>
    1a58:	9f 57       	subi	r25, 0x7F	; 127
    1a5a:	90 f0       	brcs	.+36     	; 0x1a80 <__fixunssfsi+0x2c>
    1a5c:	b9 2f       	mov	r27, r25
    1a5e:	99 27       	eor	r25, r25
    1a60:	b7 51       	subi	r27, 0x17	; 23
    1a62:	a0 f0       	brcs	.+40     	; 0x1a8c <__fixunssfsi+0x38>
    1a64:	d1 f0       	breq	.+52     	; 0x1a9a <__fixunssfsi+0x46>
    1a66:	66 0f       	add	r22, r22
    1a68:	77 1f       	adc	r23, r23
    1a6a:	88 1f       	adc	r24, r24
    1a6c:	99 1f       	adc	r25, r25
    1a6e:	1a f0       	brmi	.+6      	; 0x1a76 <__fixunssfsi+0x22>
    1a70:	ba 95       	dec	r27
    1a72:	c9 f7       	brne	.-14     	; 0x1a66 <__fixunssfsi+0x12>
    1a74:	12 c0       	rjmp	.+36     	; 0x1a9a <__fixunssfsi+0x46>
    1a76:	b1 30       	cpi	r27, 0x01	; 1
    1a78:	81 f0       	breq	.+32     	; 0x1a9a <__fixunssfsi+0x46>
    1a7a:	9f d0       	rcall	.+318    	; 0x1bba <__fp_zero>
    1a7c:	b1 e0       	ldi	r27, 0x01	; 1
    1a7e:	08 95       	ret
    1a80:	9c c0       	rjmp	.+312    	; 0x1bba <__fp_zero>
    1a82:	67 2f       	mov	r22, r23
    1a84:	78 2f       	mov	r23, r24
    1a86:	88 27       	eor	r24, r24
    1a88:	b8 5f       	subi	r27, 0xF8	; 248
    1a8a:	39 f0       	breq	.+14     	; 0x1a9a <__fixunssfsi+0x46>
    1a8c:	b9 3f       	cpi	r27, 0xF9	; 249
    1a8e:	cc f3       	brlt	.-14     	; 0x1a82 <__fixunssfsi+0x2e>
    1a90:	86 95       	lsr	r24
    1a92:	77 95       	ror	r23
    1a94:	67 95       	ror	r22
    1a96:	b3 95       	inc	r27
    1a98:	d9 f7       	brne	.-10     	; 0x1a90 <__fixunssfsi+0x3c>
    1a9a:	3e f4       	brtc	.+14     	; 0x1aaa <__fixunssfsi+0x56>
    1a9c:	90 95       	com	r25
    1a9e:	80 95       	com	r24
    1aa0:	70 95       	com	r23
    1aa2:	61 95       	neg	r22
    1aa4:	7f 4f       	sbci	r23, 0xFF	; 255
    1aa6:	8f 4f       	sbci	r24, 0xFF	; 255
    1aa8:	9f 4f       	sbci	r25, 0xFF	; 255
    1aaa:	08 95       	ret

00001aac <__floatunsisf>:
    1aac:	e8 94       	clt
    1aae:	09 c0       	rjmp	.+18     	; 0x1ac2 <__floatsisf+0x12>

00001ab0 <__floatsisf>:
    1ab0:	97 fb       	bst	r25, 7
    1ab2:	3e f4       	brtc	.+14     	; 0x1ac2 <__floatsisf+0x12>
    1ab4:	90 95       	com	r25
    1ab6:	80 95       	com	r24
    1ab8:	70 95       	com	r23
    1aba:	61 95       	neg	r22
    1abc:	7f 4f       	sbci	r23, 0xFF	; 255
    1abe:	8f 4f       	sbci	r24, 0xFF	; 255
    1ac0:	9f 4f       	sbci	r25, 0xFF	; 255
    1ac2:	99 23       	and	r25, r25
    1ac4:	a9 f0       	breq	.+42     	; 0x1af0 <__floatsisf+0x40>
    1ac6:	f9 2f       	mov	r31, r25
    1ac8:	96 e9       	ldi	r25, 0x96	; 150
    1aca:	bb 27       	eor	r27, r27
    1acc:	93 95       	inc	r25
    1ace:	f6 95       	lsr	r31
    1ad0:	87 95       	ror	r24
    1ad2:	77 95       	ror	r23
    1ad4:	67 95       	ror	r22
    1ad6:	b7 95       	ror	r27
    1ad8:	f1 11       	cpse	r31, r1
    1ada:	f8 cf       	rjmp	.-16     	; 0x1acc <__floatsisf+0x1c>
    1adc:	fa f4       	brpl	.+62     	; 0x1b1c <__floatsisf+0x6c>
    1ade:	bb 0f       	add	r27, r27
    1ae0:	11 f4       	brne	.+4      	; 0x1ae6 <__floatsisf+0x36>
    1ae2:	60 ff       	sbrs	r22, 0
    1ae4:	1b c0       	rjmp	.+54     	; 0x1b1c <__floatsisf+0x6c>
    1ae6:	6f 5f       	subi	r22, 0xFF	; 255
    1ae8:	7f 4f       	sbci	r23, 0xFF	; 255
    1aea:	8f 4f       	sbci	r24, 0xFF	; 255
    1aec:	9f 4f       	sbci	r25, 0xFF	; 255
    1aee:	16 c0       	rjmp	.+44     	; 0x1b1c <__floatsisf+0x6c>
    1af0:	88 23       	and	r24, r24
    1af2:	11 f0       	breq	.+4      	; 0x1af8 <__floatsisf+0x48>
    1af4:	96 e9       	ldi	r25, 0x96	; 150
    1af6:	11 c0       	rjmp	.+34     	; 0x1b1a <__floatsisf+0x6a>
    1af8:	77 23       	and	r23, r23
    1afa:	21 f0       	breq	.+8      	; 0x1b04 <__floatsisf+0x54>
    1afc:	9e e8       	ldi	r25, 0x8E	; 142
    1afe:	87 2f       	mov	r24, r23
    1b00:	76 2f       	mov	r23, r22
    1b02:	05 c0       	rjmp	.+10     	; 0x1b0e <__floatsisf+0x5e>
    1b04:	66 23       	and	r22, r22
    1b06:	71 f0       	breq	.+28     	; 0x1b24 <__floatsisf+0x74>
    1b08:	96 e8       	ldi	r25, 0x86	; 134
    1b0a:	86 2f       	mov	r24, r22
    1b0c:	70 e0       	ldi	r23, 0x00	; 0
    1b0e:	60 e0       	ldi	r22, 0x00	; 0
    1b10:	2a f0       	brmi	.+10     	; 0x1b1c <__floatsisf+0x6c>
    1b12:	9a 95       	dec	r25
    1b14:	66 0f       	add	r22, r22
    1b16:	77 1f       	adc	r23, r23
    1b18:	88 1f       	adc	r24, r24
    1b1a:	da f7       	brpl	.-10     	; 0x1b12 <__floatsisf+0x62>
    1b1c:	88 0f       	add	r24, r24
    1b1e:	96 95       	lsr	r25
    1b20:	87 95       	ror	r24
    1b22:	97 f9       	bld	r25, 7
    1b24:	08 95       	ret

00001b26 <__fp_inf>:
    1b26:	97 f9       	bld	r25, 7
    1b28:	9f 67       	ori	r25, 0x7F	; 127
    1b2a:	80 e8       	ldi	r24, 0x80	; 128
    1b2c:	70 e0       	ldi	r23, 0x00	; 0
    1b2e:	60 e0       	ldi	r22, 0x00	; 0
    1b30:	08 95       	ret

00001b32 <__fp_nan>:
    1b32:	9f ef       	ldi	r25, 0xFF	; 255
    1b34:	80 ec       	ldi	r24, 0xC0	; 192
    1b36:	08 95       	ret

00001b38 <__fp_pscA>:
    1b38:	00 24       	eor	r0, r0
    1b3a:	0a 94       	dec	r0
    1b3c:	16 16       	cp	r1, r22
    1b3e:	17 06       	cpc	r1, r23
    1b40:	18 06       	cpc	r1, r24
    1b42:	09 06       	cpc	r0, r25
    1b44:	08 95       	ret

00001b46 <__fp_pscB>:
    1b46:	00 24       	eor	r0, r0
    1b48:	0a 94       	dec	r0
    1b4a:	12 16       	cp	r1, r18
    1b4c:	13 06       	cpc	r1, r19
    1b4e:	14 06       	cpc	r1, r20
    1b50:	05 06       	cpc	r0, r21
    1b52:	08 95       	ret

00001b54 <__fp_round>:
    1b54:	09 2e       	mov	r0, r25
    1b56:	03 94       	inc	r0
    1b58:	00 0c       	add	r0, r0
    1b5a:	11 f4       	brne	.+4      	; 0x1b60 <__fp_round+0xc>
    1b5c:	88 23       	and	r24, r24
    1b5e:	52 f0       	brmi	.+20     	; 0x1b74 <__fp_round+0x20>
    1b60:	bb 0f       	add	r27, r27
    1b62:	40 f4       	brcc	.+16     	; 0x1b74 <__fp_round+0x20>
    1b64:	bf 2b       	or	r27, r31
    1b66:	11 f4       	brne	.+4      	; 0x1b6c <__fp_round+0x18>
    1b68:	60 ff       	sbrs	r22, 0
    1b6a:	04 c0       	rjmp	.+8      	; 0x1b74 <__fp_round+0x20>
    1b6c:	6f 5f       	subi	r22, 0xFF	; 255
    1b6e:	7f 4f       	sbci	r23, 0xFF	; 255
    1b70:	8f 4f       	sbci	r24, 0xFF	; 255
    1b72:	9f 4f       	sbci	r25, 0xFF	; 255
    1b74:	08 95       	ret

00001b76 <__fp_split3>:
    1b76:	57 fd       	sbrc	r21, 7
    1b78:	90 58       	subi	r25, 0x80	; 128
    1b7a:	44 0f       	add	r20, r20
    1b7c:	55 1f       	adc	r21, r21
    1b7e:	59 f0       	breq	.+22     	; 0x1b96 <__fp_splitA+0x10>
    1b80:	5f 3f       	cpi	r21, 0xFF	; 255
    1b82:	71 f0       	breq	.+28     	; 0x1ba0 <__fp_splitA+0x1a>
    1b84:	47 95       	ror	r20

00001b86 <__fp_splitA>:
    1b86:	88 0f       	add	r24, r24
    1b88:	97 fb       	bst	r25, 7
    1b8a:	99 1f       	adc	r25, r25
    1b8c:	61 f0       	breq	.+24     	; 0x1ba6 <__fp_splitA+0x20>
    1b8e:	9f 3f       	cpi	r25, 0xFF	; 255
    1b90:	79 f0       	breq	.+30     	; 0x1bb0 <__fp_splitA+0x2a>
    1b92:	87 95       	ror	r24
    1b94:	08 95       	ret
    1b96:	12 16       	cp	r1, r18
    1b98:	13 06       	cpc	r1, r19
    1b9a:	14 06       	cpc	r1, r20
    1b9c:	55 1f       	adc	r21, r21
    1b9e:	f2 cf       	rjmp	.-28     	; 0x1b84 <__fp_split3+0xe>
    1ba0:	46 95       	lsr	r20
    1ba2:	f1 df       	rcall	.-30     	; 0x1b86 <__fp_splitA>
    1ba4:	08 c0       	rjmp	.+16     	; 0x1bb6 <__fp_splitA+0x30>
    1ba6:	16 16       	cp	r1, r22
    1ba8:	17 06       	cpc	r1, r23
    1baa:	18 06       	cpc	r1, r24
    1bac:	99 1f       	adc	r25, r25
    1bae:	f1 cf       	rjmp	.-30     	; 0x1b92 <__fp_splitA+0xc>
    1bb0:	86 95       	lsr	r24
    1bb2:	71 05       	cpc	r23, r1
    1bb4:	61 05       	cpc	r22, r1
    1bb6:	08 94       	sec
    1bb8:	08 95       	ret

00001bba <__fp_zero>:
    1bba:	e8 94       	clt

00001bbc <__fp_szero>:
    1bbc:	bb 27       	eor	r27, r27
    1bbe:	66 27       	eor	r22, r22
    1bc0:	77 27       	eor	r23, r23
    1bc2:	cb 01       	movw	r24, r22
    1bc4:	97 f9       	bld	r25, 7
    1bc6:	08 95       	ret

00001bc8 <__mulsf3>:
    1bc8:	0b d0       	rcall	.+22     	; 0x1be0 <__mulsf3x>
    1bca:	c4 cf       	rjmp	.-120    	; 0x1b54 <__fp_round>
    1bcc:	b5 df       	rcall	.-150    	; 0x1b38 <__fp_pscA>
    1bce:	28 f0       	brcs	.+10     	; 0x1bda <__mulsf3+0x12>
    1bd0:	ba df       	rcall	.-140    	; 0x1b46 <__fp_pscB>
    1bd2:	18 f0       	brcs	.+6      	; 0x1bda <__mulsf3+0x12>
    1bd4:	95 23       	and	r25, r21
    1bd6:	09 f0       	breq	.+2      	; 0x1bda <__mulsf3+0x12>
    1bd8:	a6 cf       	rjmp	.-180    	; 0x1b26 <__fp_inf>
    1bda:	ab cf       	rjmp	.-170    	; 0x1b32 <__fp_nan>
    1bdc:	11 24       	eor	r1, r1
    1bde:	ee cf       	rjmp	.-36     	; 0x1bbc <__fp_szero>

00001be0 <__mulsf3x>:
    1be0:	ca df       	rcall	.-108    	; 0x1b76 <__fp_split3>
    1be2:	a0 f3       	brcs	.-24     	; 0x1bcc <__mulsf3+0x4>

00001be4 <__mulsf3_pse>:
    1be4:	95 9f       	mul	r25, r21
    1be6:	d1 f3       	breq	.-12     	; 0x1bdc <__mulsf3+0x14>
    1be8:	95 0f       	add	r25, r21
    1bea:	50 e0       	ldi	r21, 0x00	; 0
    1bec:	55 1f       	adc	r21, r21
    1bee:	62 9f       	mul	r22, r18
    1bf0:	f0 01       	movw	r30, r0
    1bf2:	72 9f       	mul	r23, r18
    1bf4:	bb 27       	eor	r27, r27
    1bf6:	f0 0d       	add	r31, r0
    1bf8:	b1 1d       	adc	r27, r1
    1bfa:	63 9f       	mul	r22, r19
    1bfc:	aa 27       	eor	r26, r26
    1bfe:	f0 0d       	add	r31, r0
    1c00:	b1 1d       	adc	r27, r1
    1c02:	aa 1f       	adc	r26, r26
    1c04:	64 9f       	mul	r22, r20
    1c06:	66 27       	eor	r22, r22
    1c08:	b0 0d       	add	r27, r0
    1c0a:	a1 1d       	adc	r26, r1
    1c0c:	66 1f       	adc	r22, r22
    1c0e:	82 9f       	mul	r24, r18
    1c10:	22 27       	eor	r18, r18
    1c12:	b0 0d       	add	r27, r0
    1c14:	a1 1d       	adc	r26, r1
    1c16:	62 1f       	adc	r22, r18
    1c18:	73 9f       	mul	r23, r19
    1c1a:	b0 0d       	add	r27, r0
    1c1c:	a1 1d       	adc	r26, r1
    1c1e:	62 1f       	adc	r22, r18
    1c20:	83 9f       	mul	r24, r19
    1c22:	a0 0d       	add	r26, r0
    1c24:	61 1d       	adc	r22, r1
    1c26:	22 1f       	adc	r18, r18
    1c28:	74 9f       	mul	r23, r20
    1c2a:	33 27       	eor	r19, r19
    1c2c:	a0 0d       	add	r26, r0
    1c2e:	61 1d       	adc	r22, r1
    1c30:	23 1f       	adc	r18, r19
    1c32:	84 9f       	mul	r24, r20
    1c34:	60 0d       	add	r22, r0
    1c36:	21 1d       	adc	r18, r1
    1c38:	82 2f       	mov	r24, r18
    1c3a:	76 2f       	mov	r23, r22
    1c3c:	6a 2f       	mov	r22, r26
    1c3e:	11 24       	eor	r1, r1
    1c40:	9f 57       	subi	r25, 0x7F	; 127
    1c42:	50 40       	sbci	r21, 0x00	; 0
    1c44:	8a f0       	brmi	.+34     	; 0x1c68 <__mulsf3_pse+0x84>
    1c46:	e1 f0       	breq	.+56     	; 0x1c80 <__mulsf3_pse+0x9c>
    1c48:	88 23       	and	r24, r24
    1c4a:	4a f0       	brmi	.+18     	; 0x1c5e <__mulsf3_pse+0x7a>
    1c4c:	ee 0f       	add	r30, r30
    1c4e:	ff 1f       	adc	r31, r31
    1c50:	bb 1f       	adc	r27, r27
    1c52:	66 1f       	adc	r22, r22
    1c54:	77 1f       	adc	r23, r23
    1c56:	88 1f       	adc	r24, r24
    1c58:	91 50       	subi	r25, 0x01	; 1
    1c5a:	50 40       	sbci	r21, 0x00	; 0
    1c5c:	a9 f7       	brne	.-22     	; 0x1c48 <__mulsf3_pse+0x64>
    1c5e:	9e 3f       	cpi	r25, 0xFE	; 254
    1c60:	51 05       	cpc	r21, r1
    1c62:	70 f0       	brcs	.+28     	; 0x1c80 <__mulsf3_pse+0x9c>
    1c64:	60 cf       	rjmp	.-320    	; 0x1b26 <__fp_inf>
    1c66:	aa cf       	rjmp	.-172    	; 0x1bbc <__fp_szero>
    1c68:	5f 3f       	cpi	r21, 0xFF	; 255
    1c6a:	ec f3       	brlt	.-6      	; 0x1c66 <__mulsf3_pse+0x82>
    1c6c:	98 3e       	cpi	r25, 0xE8	; 232
    1c6e:	dc f3       	brlt	.-10     	; 0x1c66 <__mulsf3_pse+0x82>
    1c70:	86 95       	lsr	r24
    1c72:	77 95       	ror	r23
    1c74:	67 95       	ror	r22
    1c76:	b7 95       	ror	r27
    1c78:	f7 95       	ror	r31
    1c7a:	e7 95       	ror	r30
    1c7c:	9f 5f       	subi	r25, 0xFF	; 255
    1c7e:	c1 f7       	brne	.-16     	; 0x1c70 <__mulsf3_pse+0x8c>
    1c80:	fe 2b       	or	r31, r30
    1c82:	88 0f       	add	r24, r24
    1c84:	91 1d       	adc	r25, r1
    1c86:	96 95       	lsr	r25
    1c88:	87 95       	ror	r24
    1c8a:	97 f9       	bld	r25, 7
    1c8c:	08 95       	ret

00001c8e <pow>:
    1c8e:	fa 01       	movw	r30, r20
    1c90:	ee 0f       	add	r30, r30
    1c92:	ff 1f       	adc	r31, r31
    1c94:	30 96       	adiw	r30, 0x00	; 0
    1c96:	21 05       	cpc	r18, r1
    1c98:	31 05       	cpc	r19, r1
    1c9a:	99 f1       	breq	.+102    	; 0x1d02 <pow+0x74>
    1c9c:	61 15       	cp	r22, r1
    1c9e:	71 05       	cpc	r23, r1
    1ca0:	61 f4       	brne	.+24     	; 0x1cba <pow+0x2c>
    1ca2:	80 38       	cpi	r24, 0x80	; 128
    1ca4:	bf e3       	ldi	r27, 0x3F	; 63
    1ca6:	9b 07       	cpc	r25, r27
    1ca8:	49 f1       	breq	.+82     	; 0x1cfc <pow+0x6e>
    1caa:	68 94       	set
    1cac:	90 38       	cpi	r25, 0x80	; 128
    1cae:	81 05       	cpc	r24, r1
    1cb0:	61 f0       	breq	.+24     	; 0x1cca <pow+0x3c>
    1cb2:	80 38       	cpi	r24, 0x80	; 128
    1cb4:	bf ef       	ldi	r27, 0xFF	; 255
    1cb6:	9b 07       	cpc	r25, r27
    1cb8:	41 f0       	breq	.+16     	; 0x1cca <pow+0x3c>
    1cba:	99 23       	and	r25, r25
    1cbc:	42 f5       	brpl	.+80     	; 0x1d0e <pow+0x80>
    1cbe:	ff 3f       	cpi	r31, 0xFF	; 255
    1cc0:	e1 05       	cpc	r30, r1
    1cc2:	31 05       	cpc	r19, r1
    1cc4:	21 05       	cpc	r18, r1
    1cc6:	11 f1       	breq	.+68     	; 0x1d0c <pow+0x7e>
    1cc8:	e8 94       	clt
    1cca:	08 94       	sec
    1ccc:	e7 95       	ror	r30
    1cce:	d9 01       	movw	r26, r18
    1cd0:	aa 23       	and	r26, r26
    1cd2:	29 f4       	brne	.+10     	; 0x1cde <pow+0x50>
    1cd4:	ab 2f       	mov	r26, r27
    1cd6:	be 2f       	mov	r27, r30
    1cd8:	f8 5f       	subi	r31, 0xF8	; 248
    1cda:	d0 f3       	brcs	.-12     	; 0x1cd0 <pow+0x42>
    1cdc:	10 c0       	rjmp	.+32     	; 0x1cfe <pow+0x70>
    1cde:	ff 5f       	subi	r31, 0xFF	; 255
    1ce0:	70 f4       	brcc	.+28     	; 0x1cfe <pow+0x70>
    1ce2:	a6 95       	lsr	r26
    1ce4:	e0 f7       	brcc	.-8      	; 0x1cde <pow+0x50>
    1ce6:	f7 39       	cpi	r31, 0x97	; 151
    1ce8:	50 f0       	brcs	.+20     	; 0x1cfe <pow+0x70>
    1cea:	19 f0       	breq	.+6      	; 0x1cf2 <pow+0x64>
    1cec:	ff 3a       	cpi	r31, 0xAF	; 175
    1cee:	38 f4       	brcc	.+14     	; 0x1cfe <pow+0x70>
    1cf0:	9f 77       	andi	r25, 0x7F	; 127
    1cf2:	9f 93       	push	r25
    1cf4:	0c d0       	rcall	.+24     	; 0x1d0e <pow+0x80>
    1cf6:	0f 90       	pop	r0
    1cf8:	07 fc       	sbrc	r0, 7
    1cfa:	90 58       	subi	r25, 0x80	; 128
    1cfc:	08 95       	ret
    1cfe:	3e f0       	brts	.+14     	; 0x1d0e <pow+0x80>
    1d00:	18 cf       	rjmp	.-464    	; 0x1b32 <__fp_nan>
    1d02:	60 e0       	ldi	r22, 0x00	; 0
    1d04:	70 e0       	ldi	r23, 0x00	; 0
    1d06:	80 e8       	ldi	r24, 0x80	; 128
    1d08:	9f e3       	ldi	r25, 0x3F	; 63
    1d0a:	08 95       	ret
    1d0c:	4f e7       	ldi	r20, 0x7F	; 127
    1d0e:	9f 77       	andi	r25, 0x7F	; 127
    1d10:	5f 93       	push	r21
    1d12:	4f 93       	push	r20
    1d14:	3f 93       	push	r19
    1d16:	2f 93       	push	r18
    1d18:	e7 d0       	rcall	.+462    	; 0x1ee8 <log>
    1d1a:	2f 91       	pop	r18
    1d1c:	3f 91       	pop	r19
    1d1e:	4f 91       	pop	r20
    1d20:	5f 91       	pop	r21
    1d22:	52 df       	rcall	.-348    	; 0x1bc8 <__mulsf3>
    1d24:	25 c0       	rjmp	.+74     	; 0x1d70 <exp>

00001d26 <round>:
    1d26:	2f df       	rcall	.-418    	; 0x1b86 <__fp_splitA>
    1d28:	e0 f0       	brcs	.+56     	; 0x1d62 <round+0x3c>
    1d2a:	9e 37       	cpi	r25, 0x7E	; 126
    1d2c:	d8 f0       	brcs	.+54     	; 0x1d64 <round+0x3e>
    1d2e:	96 39       	cpi	r25, 0x96	; 150
    1d30:	b8 f4       	brcc	.+46     	; 0x1d60 <round+0x3a>
    1d32:	9e 38       	cpi	r25, 0x8E	; 142
    1d34:	48 f4       	brcc	.+18     	; 0x1d48 <round+0x22>
    1d36:	67 2f       	mov	r22, r23
    1d38:	78 2f       	mov	r23, r24
    1d3a:	88 27       	eor	r24, r24
    1d3c:	98 5f       	subi	r25, 0xF8	; 248
    1d3e:	f9 cf       	rjmp	.-14     	; 0x1d32 <round+0xc>
    1d40:	86 95       	lsr	r24
    1d42:	77 95       	ror	r23
    1d44:	67 95       	ror	r22
    1d46:	93 95       	inc	r25
    1d48:	95 39       	cpi	r25, 0x95	; 149
    1d4a:	d0 f3       	brcs	.-12     	; 0x1d40 <round+0x1a>
    1d4c:	b6 2f       	mov	r27, r22
    1d4e:	b1 70       	andi	r27, 0x01	; 1
    1d50:	6b 0f       	add	r22, r27
    1d52:	71 1d       	adc	r23, r1
    1d54:	81 1d       	adc	r24, r1
    1d56:	20 f4       	brcc	.+8      	; 0x1d60 <round+0x3a>
    1d58:	87 95       	ror	r24
    1d5a:	77 95       	ror	r23
    1d5c:	67 95       	ror	r22
    1d5e:	93 95       	inc	r25
    1d60:	33 c0       	rjmp	.+102    	; 0x1dc8 <__fp_mintl>
    1d62:	4d c0       	rjmp	.+154    	; 0x1dfe <__fp_mpack>
    1d64:	2b cf       	rjmp	.-426    	; 0x1bbc <__fp_szero>
    1d66:	19 f4       	brne	.+6      	; 0x1d6e <round+0x48>
    1d68:	0e f0       	brts	.+2      	; 0x1d6c <round+0x46>
    1d6a:	dd ce       	rjmp	.-582    	; 0x1b26 <__fp_inf>
    1d6c:	26 cf       	rjmp	.-436    	; 0x1bba <__fp_zero>
    1d6e:	e1 ce       	rjmp	.-574    	; 0x1b32 <__fp_nan>

00001d70 <exp>:
    1d70:	0a df       	rcall	.-492    	; 0x1b86 <__fp_splitA>
    1d72:	c8 f3       	brcs	.-14     	; 0x1d66 <round+0x40>
    1d74:	96 38       	cpi	r25, 0x86	; 134
    1d76:	c0 f7       	brcc	.-16     	; 0x1d68 <round+0x42>
    1d78:	07 f8       	bld	r0, 7
    1d7a:	0f 92       	push	r0
    1d7c:	e8 94       	clt
    1d7e:	2b e3       	ldi	r18, 0x3B	; 59
    1d80:	3a ea       	ldi	r19, 0xAA	; 170
    1d82:	48 eb       	ldi	r20, 0xB8	; 184
    1d84:	5f e7       	ldi	r21, 0x7F	; 127
    1d86:	2e df       	rcall	.-420    	; 0x1be4 <__mulsf3_pse>
    1d88:	0f 92       	push	r0
    1d8a:	0f 92       	push	r0
    1d8c:	0f 92       	push	r0
    1d8e:	4d b7       	in	r20, 0x3d	; 61
    1d90:	5e b7       	in	r21, 0x3e	; 62
    1d92:	0f 92       	push	r0
    1d94:	e9 d0       	rcall	.+466    	; 0x1f68 <modf>
    1d96:	e4 e5       	ldi	r30, 0x54	; 84
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	3f d0       	rcall	.+126    	; 0x1e1a <__fp_powser>
    1d9c:	4f 91       	pop	r20
    1d9e:	5f 91       	pop	r21
    1da0:	ef 91       	pop	r30
    1da2:	ff 91       	pop	r31
    1da4:	e5 95       	asr	r30
    1da6:	ee 1f       	adc	r30, r30
    1da8:	ff 1f       	adc	r31, r31
    1daa:	49 f0       	breq	.+18     	; 0x1dbe <exp+0x4e>
    1dac:	fe 57       	subi	r31, 0x7E	; 126
    1dae:	e0 68       	ori	r30, 0x80	; 128
    1db0:	44 27       	eor	r20, r20
    1db2:	ee 0f       	add	r30, r30
    1db4:	44 1f       	adc	r20, r20
    1db6:	fa 95       	dec	r31
    1db8:	e1 f7       	brne	.-8      	; 0x1db2 <exp+0x42>
    1dba:	41 95       	neg	r20
    1dbc:	55 0b       	sbc	r21, r21
    1dbe:	5b d0       	rcall	.+182    	; 0x1e76 <ldexp>
    1dc0:	0f 90       	pop	r0
    1dc2:	07 fe       	sbrs	r0, 7
    1dc4:	4f c0       	rjmp	.+158    	; 0x1e64 <inverse>
    1dc6:	08 95       	ret

00001dc8 <__fp_mintl>:
    1dc8:	88 23       	and	r24, r24
    1dca:	71 f4       	brne	.+28     	; 0x1de8 <__fp_mintl+0x20>
    1dcc:	77 23       	and	r23, r23
    1dce:	21 f0       	breq	.+8      	; 0x1dd8 <__fp_mintl+0x10>
    1dd0:	98 50       	subi	r25, 0x08	; 8
    1dd2:	87 2b       	or	r24, r23
    1dd4:	76 2f       	mov	r23, r22
    1dd6:	07 c0       	rjmp	.+14     	; 0x1de6 <__fp_mintl+0x1e>
    1dd8:	66 23       	and	r22, r22
    1dda:	11 f4       	brne	.+4      	; 0x1de0 <__fp_mintl+0x18>
    1ddc:	99 27       	eor	r25, r25
    1dde:	0d c0       	rjmp	.+26     	; 0x1dfa <__fp_mintl+0x32>
    1de0:	90 51       	subi	r25, 0x10	; 16
    1de2:	86 2b       	or	r24, r22
    1de4:	70 e0       	ldi	r23, 0x00	; 0
    1de6:	60 e0       	ldi	r22, 0x00	; 0
    1de8:	2a f0       	brmi	.+10     	; 0x1df4 <__fp_mintl+0x2c>
    1dea:	9a 95       	dec	r25
    1dec:	66 0f       	add	r22, r22
    1dee:	77 1f       	adc	r23, r23
    1df0:	88 1f       	adc	r24, r24
    1df2:	da f7       	brpl	.-10     	; 0x1dea <__fp_mintl+0x22>
    1df4:	88 0f       	add	r24, r24
    1df6:	96 95       	lsr	r25
    1df8:	87 95       	ror	r24
    1dfa:	97 f9       	bld	r25, 7
    1dfc:	08 95       	ret

00001dfe <__fp_mpack>:
    1dfe:	9f 3f       	cpi	r25, 0xFF	; 255
    1e00:	31 f0       	breq	.+12     	; 0x1e0e <__fp_mpack_finite+0xc>

00001e02 <__fp_mpack_finite>:
    1e02:	91 50       	subi	r25, 0x01	; 1
    1e04:	20 f4       	brcc	.+8      	; 0x1e0e <__fp_mpack_finite+0xc>
    1e06:	87 95       	ror	r24
    1e08:	77 95       	ror	r23
    1e0a:	67 95       	ror	r22
    1e0c:	b7 95       	ror	r27
    1e0e:	88 0f       	add	r24, r24
    1e10:	91 1d       	adc	r25, r1
    1e12:	96 95       	lsr	r25
    1e14:	87 95       	ror	r24
    1e16:	97 f9       	bld	r25, 7
    1e18:	08 95       	ret

00001e1a <__fp_powser>:
    1e1a:	df 93       	push	r29
    1e1c:	cf 93       	push	r28
    1e1e:	1f 93       	push	r17
    1e20:	0f 93       	push	r16
    1e22:	ff 92       	push	r15
    1e24:	ef 92       	push	r14
    1e26:	df 92       	push	r13
    1e28:	7b 01       	movw	r14, r22
    1e2a:	8c 01       	movw	r16, r24
    1e2c:	68 94       	set
    1e2e:	05 c0       	rjmp	.+10     	; 0x1e3a <__fp_powser+0x20>
    1e30:	da 2e       	mov	r13, r26
    1e32:	ef 01       	movw	r28, r30
    1e34:	d5 de       	rcall	.-598    	; 0x1be0 <__mulsf3x>
    1e36:	fe 01       	movw	r30, r28
    1e38:	e8 94       	clt
    1e3a:	a5 91       	lpm	r26, Z+
    1e3c:	25 91       	lpm	r18, Z+
    1e3e:	35 91       	lpm	r19, Z+
    1e40:	45 91       	lpm	r20, Z+
    1e42:	55 91       	lpm	r21, Z+
    1e44:	ae f3       	brts	.-22     	; 0x1e30 <__fp_powser+0x16>
    1e46:	ef 01       	movw	r28, r30
    1e48:	45 dd       	rcall	.-1398   	; 0x18d4 <__addsf3x>
    1e4a:	fe 01       	movw	r30, r28
    1e4c:	97 01       	movw	r18, r14
    1e4e:	a8 01       	movw	r20, r16
    1e50:	da 94       	dec	r13
    1e52:	79 f7       	brne	.-34     	; 0x1e32 <__fp_powser+0x18>
    1e54:	df 90       	pop	r13
    1e56:	ef 90       	pop	r14
    1e58:	ff 90       	pop	r15
    1e5a:	0f 91       	pop	r16
    1e5c:	1f 91       	pop	r17
    1e5e:	cf 91       	pop	r28
    1e60:	df 91       	pop	r29
    1e62:	08 95       	ret

00001e64 <inverse>:
    1e64:	9b 01       	movw	r18, r22
    1e66:	ac 01       	movw	r20, r24
    1e68:	60 e0       	ldi	r22, 0x00	; 0
    1e6a:	70 e0       	ldi	r23, 0x00	; 0
    1e6c:	80 e8       	ldi	r24, 0x80	; 128
    1e6e:	9f e3       	ldi	r25, 0x3F	; 63
    1e70:	84 cd       	rjmp	.-1272   	; 0x197a <__divsf3>
    1e72:	59 ce       	rjmp	.-846    	; 0x1b26 <__fp_inf>
    1e74:	c4 cf       	rjmp	.-120    	; 0x1dfe <__fp_mpack>

00001e76 <ldexp>:
    1e76:	87 de       	rcall	.-754    	; 0x1b86 <__fp_splitA>
    1e78:	e8 f3       	brcs	.-6      	; 0x1e74 <inverse+0x10>
    1e7a:	99 23       	and	r25, r25
    1e7c:	d9 f3       	breq	.-10     	; 0x1e74 <inverse+0x10>
    1e7e:	94 0f       	add	r25, r20
    1e80:	51 1d       	adc	r21, r1
    1e82:	bb f3       	brvs	.-18     	; 0x1e72 <inverse+0xe>
    1e84:	91 50       	subi	r25, 0x01	; 1
    1e86:	50 40       	sbci	r21, 0x00	; 0
    1e88:	94 f0       	brlt	.+36     	; 0x1eae <ldexp+0x38>
    1e8a:	59 f0       	breq	.+22     	; 0x1ea2 <ldexp+0x2c>
    1e8c:	88 23       	and	r24, r24
    1e8e:	32 f0       	brmi	.+12     	; 0x1e9c <ldexp+0x26>
    1e90:	66 0f       	add	r22, r22
    1e92:	77 1f       	adc	r23, r23
    1e94:	88 1f       	adc	r24, r24
    1e96:	91 50       	subi	r25, 0x01	; 1
    1e98:	50 40       	sbci	r21, 0x00	; 0
    1e9a:	c1 f7       	brne	.-16     	; 0x1e8c <ldexp+0x16>
    1e9c:	9e 3f       	cpi	r25, 0xFE	; 254
    1e9e:	51 05       	cpc	r21, r1
    1ea0:	44 f7       	brge	.-48     	; 0x1e72 <inverse+0xe>
    1ea2:	88 0f       	add	r24, r24
    1ea4:	91 1d       	adc	r25, r1
    1ea6:	96 95       	lsr	r25
    1ea8:	87 95       	ror	r24
    1eaa:	97 f9       	bld	r25, 7
    1eac:	08 95       	ret
    1eae:	5f 3f       	cpi	r21, 0xFF	; 255
    1eb0:	ac f0       	brlt	.+42     	; 0x1edc <ldexp+0x66>
    1eb2:	98 3e       	cpi	r25, 0xE8	; 232
    1eb4:	9c f0       	brlt	.+38     	; 0x1edc <ldexp+0x66>
    1eb6:	bb 27       	eor	r27, r27
    1eb8:	86 95       	lsr	r24
    1eba:	77 95       	ror	r23
    1ebc:	67 95       	ror	r22
    1ebe:	b7 95       	ror	r27
    1ec0:	08 f4       	brcc	.+2      	; 0x1ec4 <ldexp+0x4e>
    1ec2:	b1 60       	ori	r27, 0x01	; 1
    1ec4:	93 95       	inc	r25
    1ec6:	c1 f7       	brne	.-16     	; 0x1eb8 <ldexp+0x42>
    1ec8:	bb 0f       	add	r27, r27
    1eca:	58 f7       	brcc	.-42     	; 0x1ea2 <ldexp+0x2c>
    1ecc:	11 f4       	brne	.+4      	; 0x1ed2 <ldexp+0x5c>
    1ece:	60 ff       	sbrs	r22, 0
    1ed0:	e8 cf       	rjmp	.-48     	; 0x1ea2 <ldexp+0x2c>
    1ed2:	6f 5f       	subi	r22, 0xFF	; 255
    1ed4:	7f 4f       	sbci	r23, 0xFF	; 255
    1ed6:	8f 4f       	sbci	r24, 0xFF	; 255
    1ed8:	9f 4f       	sbci	r25, 0xFF	; 255
    1eda:	e3 cf       	rjmp	.-58     	; 0x1ea2 <ldexp+0x2c>
    1edc:	6f ce       	rjmp	.-802    	; 0x1bbc <__fp_szero>
    1ede:	0e f0       	brts	.+2      	; 0x1ee2 <ldexp+0x6c>
    1ee0:	8e cf       	rjmp	.-228    	; 0x1dfe <__fp_mpack>
    1ee2:	27 ce       	rjmp	.-946    	; 0x1b32 <__fp_nan>
    1ee4:	68 94       	set
    1ee6:	1f ce       	rjmp	.-962    	; 0x1b26 <__fp_inf>

00001ee8 <log>:
    1ee8:	4e de       	rcall	.-868    	; 0x1b86 <__fp_splitA>
    1eea:	c8 f3       	brcs	.-14     	; 0x1ede <ldexp+0x68>
    1eec:	99 23       	and	r25, r25
    1eee:	d1 f3       	breq	.-12     	; 0x1ee4 <ldexp+0x6e>
    1ef0:	c6 f3       	brts	.-16     	; 0x1ee2 <ldexp+0x6c>
    1ef2:	df 93       	push	r29
    1ef4:	cf 93       	push	r28
    1ef6:	1f 93       	push	r17
    1ef8:	0f 93       	push	r16
    1efa:	ff 92       	push	r15
    1efc:	c9 2f       	mov	r28, r25
    1efe:	dd 27       	eor	r29, r29
    1f00:	88 23       	and	r24, r24
    1f02:	2a f0       	brmi	.+10     	; 0x1f0e <log+0x26>
    1f04:	21 97       	sbiw	r28, 0x01	; 1
    1f06:	66 0f       	add	r22, r22
    1f08:	77 1f       	adc	r23, r23
    1f0a:	88 1f       	adc	r24, r24
    1f0c:	da f7       	brpl	.-10     	; 0x1f04 <log+0x1c>
    1f0e:	20 e0       	ldi	r18, 0x00	; 0
    1f10:	30 e0       	ldi	r19, 0x00	; 0
    1f12:	40 e8       	ldi	r20, 0x80	; 128
    1f14:	5f eb       	ldi	r21, 0xBF	; 191
    1f16:	9f e3       	ldi	r25, 0x3F	; 63
    1f18:	88 39       	cpi	r24, 0x98	; 152
    1f1a:	20 f0       	brcs	.+8      	; 0x1f24 <log+0x3c>
    1f1c:	80 3e       	cpi	r24, 0xE0	; 224
    1f1e:	30 f0       	brcs	.+12     	; 0x1f2c <log+0x44>
    1f20:	21 96       	adiw	r28, 0x01	; 1
    1f22:	8f 77       	andi	r24, 0x7F	; 127
    1f24:	c6 dc       	rcall	.-1652   	; 0x18b2 <__addsf3>
    1f26:	ec e7       	ldi	r30, 0x7C	; 124
    1f28:	f0 e0       	ldi	r31, 0x00	; 0
    1f2a:	03 c0       	rjmp	.+6      	; 0x1f32 <log+0x4a>
    1f2c:	c2 dc       	rcall	.-1660   	; 0x18b2 <__addsf3>
    1f2e:	e9 ea       	ldi	r30, 0xA9	; 169
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	73 df       	rcall	.-282    	; 0x1e1a <__fp_powser>
    1f34:	8b 01       	movw	r16, r22
    1f36:	be 01       	movw	r22, r28
    1f38:	ec 01       	movw	r28, r24
    1f3a:	fb 2e       	mov	r15, r27
    1f3c:	6f 57       	subi	r22, 0x7F	; 127
    1f3e:	71 09       	sbc	r23, r1
    1f40:	75 95       	asr	r23
    1f42:	77 1f       	adc	r23, r23
    1f44:	88 0b       	sbc	r24, r24
    1f46:	99 0b       	sbc	r25, r25
    1f48:	b3 dd       	rcall	.-1178   	; 0x1ab0 <__floatsisf>
    1f4a:	28 e1       	ldi	r18, 0x18	; 24
    1f4c:	32 e7       	ldi	r19, 0x72	; 114
    1f4e:	41 e3       	ldi	r20, 0x31	; 49
    1f50:	5f e3       	ldi	r21, 0x3F	; 63
    1f52:	46 de       	rcall	.-884    	; 0x1be0 <__mulsf3x>
    1f54:	af 2d       	mov	r26, r15
    1f56:	98 01       	movw	r18, r16
    1f58:	ae 01       	movw	r20, r28
    1f5a:	ff 90       	pop	r15
    1f5c:	0f 91       	pop	r16
    1f5e:	1f 91       	pop	r17
    1f60:	cf 91       	pop	r28
    1f62:	df 91       	pop	r29
    1f64:	b7 dc       	rcall	.-1682   	; 0x18d4 <__addsf3x>
    1f66:	f6 cd       	rjmp	.-1044   	; 0x1b54 <__fp_round>

00001f68 <modf>:
    1f68:	fa 01       	movw	r30, r20
    1f6a:	dc 01       	movw	r26, r24
    1f6c:	aa 0f       	add	r26, r26
    1f6e:	bb 1f       	adc	r27, r27
    1f70:	9b 01       	movw	r18, r22
    1f72:	ac 01       	movw	r20, r24
    1f74:	bf 57       	subi	r27, 0x7F	; 127
    1f76:	28 f4       	brcc	.+10     	; 0x1f82 <modf+0x1a>
    1f78:	22 27       	eor	r18, r18
    1f7a:	33 27       	eor	r19, r19
    1f7c:	44 27       	eor	r20, r20
    1f7e:	50 78       	andi	r21, 0x80	; 128
    1f80:	1f c0       	rjmp	.+62     	; 0x1fc0 <modf+0x58>
    1f82:	b7 51       	subi	r27, 0x17	; 23
    1f84:	88 f4       	brcc	.+34     	; 0x1fa8 <modf+0x40>
    1f86:	ab 2f       	mov	r26, r27
    1f88:	00 24       	eor	r0, r0
    1f8a:	46 95       	lsr	r20
    1f8c:	37 95       	ror	r19
    1f8e:	27 95       	ror	r18
    1f90:	01 1c       	adc	r0, r1
    1f92:	a3 95       	inc	r26
    1f94:	d2 f3       	brmi	.-12     	; 0x1f8a <modf+0x22>
    1f96:	00 20       	and	r0, r0
    1f98:	69 f0       	breq	.+26     	; 0x1fb4 <modf+0x4c>
    1f9a:	22 0f       	add	r18, r18
    1f9c:	33 1f       	adc	r19, r19
    1f9e:	44 1f       	adc	r20, r20
    1fa0:	b3 95       	inc	r27
    1fa2:	da f3       	brmi	.-10     	; 0x1f9a <modf+0x32>
    1fa4:	0d d0       	rcall	.+26     	; 0x1fc0 <modf+0x58>
    1fa6:	84 cc       	rjmp	.-1784   	; 0x18b0 <__subsf3>
    1fa8:	61 30       	cpi	r22, 0x01	; 1
    1faa:	71 05       	cpc	r23, r1
    1fac:	a0 e8       	ldi	r26, 0x80	; 128
    1fae:	8a 07       	cpc	r24, r26
    1fb0:	b9 46       	sbci	r27, 0x69	; 105
    1fb2:	30 f4       	brcc	.+12     	; 0x1fc0 <modf+0x58>
    1fb4:	9b 01       	movw	r18, r22
    1fb6:	ac 01       	movw	r20, r24
    1fb8:	66 27       	eor	r22, r22
    1fba:	77 27       	eor	r23, r23
    1fbc:	88 27       	eor	r24, r24
    1fbe:	90 78       	andi	r25, 0x80	; 128
    1fc0:	30 96       	adiw	r30, 0x00	; 0
    1fc2:	21 f0       	breq	.+8      	; 0x1fcc <modf+0x64>
    1fc4:	20 83       	st	Z, r18
    1fc6:	31 83       	std	Z+1, r19	; 0x01
    1fc8:	42 83       	std	Z+2, r20	; 0x02
    1fca:	53 83       	std	Z+3, r21	; 0x03
    1fcc:	08 95       	ret

00001fce <__mulsi3>:
    1fce:	62 9f       	mul	r22, r18
    1fd0:	d0 01       	movw	r26, r0
    1fd2:	73 9f       	mul	r23, r19
    1fd4:	f0 01       	movw	r30, r0
    1fd6:	82 9f       	mul	r24, r18
    1fd8:	e0 0d       	add	r30, r0
    1fda:	f1 1d       	adc	r31, r1
    1fdc:	64 9f       	mul	r22, r20
    1fde:	e0 0d       	add	r30, r0
    1fe0:	f1 1d       	adc	r31, r1
    1fe2:	92 9f       	mul	r25, r18
    1fe4:	f0 0d       	add	r31, r0
    1fe6:	83 9f       	mul	r24, r19
    1fe8:	f0 0d       	add	r31, r0
    1fea:	74 9f       	mul	r23, r20
    1fec:	f0 0d       	add	r31, r0
    1fee:	65 9f       	mul	r22, r21
    1ff0:	f0 0d       	add	r31, r0
    1ff2:	99 27       	eor	r25, r25
    1ff4:	72 9f       	mul	r23, r18
    1ff6:	b0 0d       	add	r27, r0
    1ff8:	e1 1d       	adc	r30, r1
    1ffa:	f9 1f       	adc	r31, r25
    1ffc:	63 9f       	mul	r22, r19
    1ffe:	b0 0d       	add	r27, r0
    2000:	e1 1d       	adc	r30, r1
    2002:	f9 1f       	adc	r31, r25
    2004:	bd 01       	movw	r22, r26
    2006:	cf 01       	movw	r24, r30
    2008:	11 24       	eor	r1, r1
    200a:	08 95       	ret

0000200c <__udivmodhi4>:
    200c:	aa 1b       	sub	r26, r26
    200e:	bb 1b       	sub	r27, r27
    2010:	51 e1       	ldi	r21, 0x11	; 17
    2012:	07 c0       	rjmp	.+14     	; 0x2022 <__udivmodhi4_ep>

00002014 <__udivmodhi4_loop>:
    2014:	aa 1f       	adc	r26, r26
    2016:	bb 1f       	adc	r27, r27
    2018:	a6 17       	cp	r26, r22
    201a:	b7 07       	cpc	r27, r23
    201c:	10 f0       	brcs	.+4      	; 0x2022 <__udivmodhi4_ep>
    201e:	a6 1b       	sub	r26, r22
    2020:	b7 0b       	sbc	r27, r23

00002022 <__udivmodhi4_ep>:
    2022:	88 1f       	adc	r24, r24
    2024:	99 1f       	adc	r25, r25
    2026:	5a 95       	dec	r21
    2028:	a9 f7       	brne	.-22     	; 0x2014 <__udivmodhi4_loop>
    202a:	80 95       	com	r24
    202c:	90 95       	com	r25
    202e:	bc 01       	movw	r22, r24
    2030:	cd 01       	movw	r24, r26
    2032:	08 95       	ret

00002034 <__udivmodsi4>:
    2034:	a1 e2       	ldi	r26, 0x21	; 33
    2036:	1a 2e       	mov	r1, r26
    2038:	aa 1b       	sub	r26, r26
    203a:	bb 1b       	sub	r27, r27
    203c:	fd 01       	movw	r30, r26
    203e:	0d c0       	rjmp	.+26     	; 0x205a <__udivmodsi4_ep>

00002040 <__udivmodsi4_loop>:
    2040:	aa 1f       	adc	r26, r26
    2042:	bb 1f       	adc	r27, r27
    2044:	ee 1f       	adc	r30, r30
    2046:	ff 1f       	adc	r31, r31
    2048:	a2 17       	cp	r26, r18
    204a:	b3 07       	cpc	r27, r19
    204c:	e4 07       	cpc	r30, r20
    204e:	f5 07       	cpc	r31, r21
    2050:	20 f0       	brcs	.+8      	; 0x205a <__udivmodsi4_ep>
    2052:	a2 1b       	sub	r26, r18
    2054:	b3 0b       	sbc	r27, r19
    2056:	e4 0b       	sbc	r30, r20
    2058:	f5 0b       	sbc	r31, r21

0000205a <__udivmodsi4_ep>:
    205a:	66 1f       	adc	r22, r22
    205c:	77 1f       	adc	r23, r23
    205e:	88 1f       	adc	r24, r24
    2060:	99 1f       	adc	r25, r25
    2062:	1a 94       	dec	r1
    2064:	69 f7       	brne	.-38     	; 0x2040 <__udivmodsi4_loop>
    2066:	60 95       	com	r22
    2068:	70 95       	com	r23
    206a:	80 95       	com	r24
    206c:	90 95       	com	r25
    206e:	9b 01       	movw	r18, r22
    2070:	ac 01       	movw	r20, r24
    2072:	bd 01       	movw	r22, r26
    2074:	cf 01       	movw	r24, r30
    2076:	08 95       	ret

00002078 <__divmodsi4>:
    2078:	97 fb       	bst	r25, 7
    207a:	09 2e       	mov	r0, r25
    207c:	05 26       	eor	r0, r21
    207e:	0e d0       	rcall	.+28     	; 0x209c <__divmodsi4_neg1>
    2080:	57 fd       	sbrc	r21, 7
    2082:	04 d0       	rcall	.+8      	; 0x208c <__divmodsi4_neg2>
    2084:	d7 df       	rcall	.-82     	; 0x2034 <__udivmodsi4>
    2086:	0a d0       	rcall	.+20     	; 0x209c <__divmodsi4_neg1>
    2088:	00 1c       	adc	r0, r0
    208a:	38 f4       	brcc	.+14     	; 0x209a <__divmodsi4_exit>

0000208c <__divmodsi4_neg2>:
    208c:	50 95       	com	r21
    208e:	40 95       	com	r20
    2090:	30 95       	com	r19
    2092:	21 95       	neg	r18
    2094:	3f 4f       	sbci	r19, 0xFF	; 255
    2096:	4f 4f       	sbci	r20, 0xFF	; 255
    2098:	5f 4f       	sbci	r21, 0xFF	; 255

0000209a <__divmodsi4_exit>:
    209a:	08 95       	ret

0000209c <__divmodsi4_neg1>:
    209c:	f6 f7       	brtc	.-4      	; 0x209a <__divmodsi4_exit>
    209e:	90 95       	com	r25
    20a0:	80 95       	com	r24
    20a2:	70 95       	com	r23
    20a4:	61 95       	neg	r22
    20a6:	7f 4f       	sbci	r23, 0xFF	; 255
    20a8:	8f 4f       	sbci	r24, 0xFF	; 255
    20aa:	9f 4f       	sbci	r25, 0xFF	; 255
    20ac:	08 95       	ret

000020ae <_exit>:
    20ae:	f8 94       	cli

000020b0 <__stop_program>:
    20b0:	ff cf       	rjmp	.-2      	; 0x20b0 <__stop_program>
