{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581278476929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581278476937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 16:31:16 2020 " "Processing started: Sun Feb 09 16:31:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581278476937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581278476937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16mux -c 16mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16mux -c 16mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581278476937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581278477310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581278477310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16mux.vhd 16 8 " "Found 16 design units, including 8 entities, in source file 16mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-design_and_2 " "Found design unit 1: and_2-design_and_2" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_4-design_and_4 " "Found design unit 2: and_4-design_and_4" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 or_2-design_or_2 " "Found design unit 3: or_2-design_or_2" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 or_8-design_or_8 " "Found design unit 4: or_8-design_or_8" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 inv-design_inv " "Found design unit 5: inv-design_inv" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux8-design_mux8 " "Found design unit 6: mux8-design_mux8" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux2-design_mux2 " "Found design unit 7: mux2-design_mux2" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 mux16-design_mux16 " "Found design unit 8: mux16-design_mux16" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_4 " "Found entity 2: and_4" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_2 " "Found entity 3: or_2" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_8 " "Found entity 4: or_8" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_ENTITY_NAME" "5 inv " "Found entity 5: inv" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux8 " "Found entity 6: mux8" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2 " "Found entity 7: mux2" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux16 " "Found entity 8: mux16" {  } { { "16mux.vhd" "" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581278487409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581278487409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux16 " "Elaborating entity \"mux16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581278487530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:mux8_1 " "Elaborating entity \"mux8\" for hierarchy \"mux8:mux8_1\"" {  } { { "16mux.vhd" "mux8_1" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278487993 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not inv0 " "LMF mapping record INV -> not is missing the \"inv0\" port mapping(s) for node \"inv0\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i1 " "Invalid port name \"i1\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1581278487994 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "F_inv " "Invalid port name \"F_inv\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1581278487994 ""}  } { { "16mux.vhd" "inv0" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 95 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278487994 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not inv1 " "LMF mapping record INV -> not is missing the \"inv1\" port mapping(s) for node \"inv1\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i1 " "Invalid port name \"i1\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1581278487994 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "F_inv " "Invalid port name \"F_inv\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1581278487994 ""}  } { { "16mux.vhd" "inv1" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 96 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278487994 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not inv2 " "LMF mapping record INV -> not is missing the \"inv2\" port mapping(s) for node \"inv2\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i1 " "Invalid port name \"i1\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1581278487995 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "F_inv " "Invalid port name \"F_inv\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1581278487995 ""}  } { { "16mux.vhd" "inv2" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 97 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278487995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv mux8:mux8_1\|inv:inv0 " "Elaborating entity \"inv\" for hierarchy \"mux8:mux8_1\|inv:inv0\"" {  } { { "16mux.vhd" "inv0" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278488001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4 mux8:mux8_1\|and_4:A1 " "Elaborating entity \"and_4\" for hierarchy \"mux8:mux8_1\|and_4:A1\"" {  } { { "16mux.vhd" "A1" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278488007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8 mux8:mux8_1\|or_8:O1 " "Elaborating entity \"or_8\" for hierarchy \"mux8:mux8_1\|or_8:O1\"" {  } { { "16mux.vhd" "O1" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278488014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2_1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2_1\"" {  } { { "16mux.vhd" "mux2_1" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278488024 ""}
{ "Warning" "WSGN_LMF_INVALID_PORT_TOP" "INV not inv0 " "LMF mapping record INV -> not is missing the \"inv0\" port mapping(s) for node \"inv0\"" { { "Warning" "WSGN_LMF_INVALID_PORT" "i1 " "Invalid port name \"i1\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1581278488024 ""} { "Warning" "WSGN_LMF_INVALID_PORT" "F_inv " "Invalid port name \"F_inv\"" {  } {  } 0 12032 "Invalid port name \"%1!s!\"" 0 0 "Design Software" 0 -1 1581278488024 ""}  } { { "16mux.vhd" "inv0" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 142 0 0 } }  } 0 12031 "LMF mapping record %1!s! -> %2!s! is missing the \"%3!s!\" port mapping(s) for node \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278488024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 mux2:mux2_1\|and_2:A1 " "Elaborating entity \"and_2\" for hierarchy \"mux2:mux2_1\|and_2:A1\"" {  } { { "16mux.vhd" "A1" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278488030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 mux2:mux2_1\|or_2:O1 " "Elaborating entity \"or_2\" for hierarchy \"mux2:mux2_1\|or_2:O1\"" {  } { { "16mux.vhd" "O1" { Text "D:/intelFPGA_lite/A1_Task3/16mux.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278488036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581278491253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581278492834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581278492834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581278494755 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581278494755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581278494755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581278494755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581278494768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 16:31:34 2020 " "Processing ended: Sun Feb 09 16:31:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581278494768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581278494768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581278494768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581278494768 ""}
