Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Jul 07 16:08:42 2017
| Host         : D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_postroute_physopted.rpt -rpx top_timing_summary_postroute_physopted.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: processor/ALUFun_2_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: processor/ALUFun_2_reg[1]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: processor/peripheral/baud/baud_clk_16_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.507        0.000                      0                 4136        0.109        0.000                      0                 4136        3.750        0.000                       0                  1629  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.507        0.000                      0                 4136        0.109        0.000                      0                 4136        3.750        0.000                       0                  1629  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 processor/ALUIn1_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC4_1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 2.467ns (30.034%)  route 5.747ns (69.966%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.552     5.073    processor/sysclk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  processor/ALUIn1_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  processor/ALUIn1_2_reg[3]/Q
                         net (fo=131, routed)         1.327     6.918    processor/ALUIn1_2[3]
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  processor/ALUOut_3[0]_i_27/O
                         net (fo=1, routed)           0.702     7.744    processor/ALUOut_3[0]_i_27_n_1
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.868 r  processor/ALUOut_3[0]_i_19/O
                         net (fo=1, routed)           0.000     7.868    processor/ALUOut_3[0]_i_19_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.418 r  processor/ALUOut_3_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.418    processor/ALUOut_3_reg[0]_i_10_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  processor/ALUOut_3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.532    processor/ALUOut_3_reg[0]_i_6_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.760 r  processor/ALUOut_3_reg[0]_i_5/CO[2]
                         net (fo=1, routed)           0.434     9.194    processor/ALUOut_3_reg[0]_i_5_n_2
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.313     9.507 r  processor/ALUOut_3[0]_i_2/O
                         net (fo=1, routed)           0.401     9.908    processor/ALU_mod/shift/ALUFun_2_reg[3]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.032 r  processor/ALU_mod/shift/ALUOut_3[0]_i_1/O
                         net (fo=4, routed)           0.725    10.757    processor/ALU_mod/shift/ALUOut_3_reg[31][0]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.124    10.881 r  processor/ALU_mod/shift/PC4_2[31]_i_2/O
                         net (fo=9, routed)           0.481    11.362    processor/ALU_mod/shift/p_15_in
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.124    11.486 r  processor/ALU_mod/shift/PC_0[30]_i_5/O
                         net (fo=99, routed)          0.611    12.097    processor/ALU_mod/shift/PC4_1_reg[31]
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.124    12.221 r  processor/ALU_mod/shift/PC4_1[31]_i_1/O
                         net (fo=32, routed)          1.066    13.287    processor/ALU_mod_n_6
    SLICE_X9Y24          FDCE                                         r  processor/PC4_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.433    14.774    processor/sysclk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  processor/PC4_1_reg[4]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.794    processor/PC4_1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 processor/ALUIn1_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC4_1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 2.467ns (30.034%)  route 5.747ns (69.966%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.552     5.073    processor/sysclk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  processor/ALUIn1_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  processor/ALUIn1_2_reg[3]/Q
                         net (fo=131, routed)         1.327     6.918    processor/ALUIn1_2[3]
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  processor/ALUOut_3[0]_i_27/O
                         net (fo=1, routed)           0.702     7.744    processor/ALUOut_3[0]_i_27_n_1
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.868 r  processor/ALUOut_3[0]_i_19/O
                         net (fo=1, routed)           0.000     7.868    processor/ALUOut_3[0]_i_19_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.418 r  processor/ALUOut_3_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.418    processor/ALUOut_3_reg[0]_i_10_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  processor/ALUOut_3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.532    processor/ALUOut_3_reg[0]_i_6_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.760 r  processor/ALUOut_3_reg[0]_i_5/CO[2]
                         net (fo=1, routed)           0.434     9.194    processor/ALUOut_3_reg[0]_i_5_n_2
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.313     9.507 r  processor/ALUOut_3[0]_i_2/O
                         net (fo=1, routed)           0.401     9.908    processor/ALU_mod/shift/ALUFun_2_reg[3]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.032 r  processor/ALU_mod/shift/ALUOut_3[0]_i_1/O
                         net (fo=4, routed)           0.725    10.757    processor/ALU_mod/shift/ALUOut_3_reg[31][0]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.124    10.881 r  processor/ALU_mod/shift/PC4_2[31]_i_2/O
                         net (fo=9, routed)           0.481    11.362    processor/ALU_mod/shift/p_15_in
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.124    11.486 r  processor/ALU_mod/shift/PC_0[30]_i_5/O
                         net (fo=99, routed)          0.611    12.097    processor/ALU_mod/shift/PC4_1_reg[31]
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.124    12.221 r  processor/ALU_mod/shift/PC4_1[31]_i_1/O
                         net (fo=32, routed)          1.066    13.287    processor/ALU_mod_n_6
    SLICE_X9Y24          FDCE                                         r  processor/PC4_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.433    14.774    processor/sysclk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  processor/PC4_1_reg[7]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.794    processor/PC4_1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 processor/ALUOut_3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.452ns  (logic 1.696ns (20.067%)  route 6.756ns (79.933%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.549     5.070    processor/sysclk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  processor/ALUOut_3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.456     5.526 f  processor/ALUOut_3_reg[11]/Q
                         net (fo=3, routed)           0.980     6.507    processor/peripheral/Q[11]
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.631 f  processor/peripheral/UART_CON[3]_i_9/O
                         net (fo=2, routed)           0.828     7.459    processor/peripheral/UART_CON[3]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  processor/peripheral/UART_CON[3]_i_4/O
                         net (fo=2, routed)           0.566     8.148    processor/peripheral/UART_CON[3]_i_4_n_1
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.272 r  processor/peripheral/TCON[1]_i_2/O
                         net (fo=8, routed)           0.455     8.727    processor/register_file/ALUOut_3_reg[31]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.851 f  processor/register_file/RF_DATA[31][31]_i_7/O
                         net (fo=3, routed)           0.424     9.275    processor/register_file/RF_DATA_reg[27][31]_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.399 f  processor/register_file/RF_DATA[31][11]_i_3/O
                         net (fo=4, routed)           0.911    10.311    processor/peripheral/ALUOut_3_reg[3]
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.435 r  processor/peripheral/RF_DATA[31][8]_i_2/O
                         net (fo=1, routed)           0.405    10.840    processor/peripheral/RF_DATA[31][8]_i_2_n_1
    SLICE_X9Y21          LUT3 (Prop_lut3_I1_O)        0.124    10.964 r  processor/peripheral/RF_DATA[31][8]_i_1/O
                         net (fo=33, routed)          0.634    11.598    processor/ALU_mod/shift/PC4_3_reg[31][7]
    SLICE_X13Y21         LUT5 (Prop_lut5_I1_O)        0.124    11.722 r  processor/ALU_mod/shift/ALUIn1_2[8]_i_2/O
                         net (fo=2, routed)           0.841    12.564    processor/ALU_mod/shift/DatabusA_ID[8]
    SLICE_X7Y23          LUT5 (Prop_lut5_I0_O)        0.124    12.688 r  processor/ALU_mod/shift/PC_0[8]_i_3/O
                         net (fo=1, routed)           0.710    13.398    processor/ALU_mod/shift/PC_0[8]_i_3_n_1
    SLICE_X7Y26          LUT5 (Prop_lut5_I2_O)        0.124    13.522 r  processor/ALU_mod/shift/PC_0[8]_i_1/O
                         net (fo=1, routed)           0.000    13.522    processor/p_0_in1_in[8]
    SLICE_X7Y26          FDCE                                         r  processor/PC_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.502    14.843    processor/sysclk_IBUF_BUFG
    SLICE_X7Y26          FDCE                                         r  processor/PC_0_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)        0.029    15.097    processor/PC_0_reg[8]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 processor/ALUOut_3_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 1.696ns (20.272%)  route 6.670ns (79.728%))
  Logic Levels:           10  (LUT5=5 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.552     5.073    processor/sysclk_IBUF_BUFG
    SLICE_X11Y22         FDCE                                         r  processor/ALUOut_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  processor/ALUOut_3_reg[8]/Q
                         net (fo=195, routed)         1.195     6.725    processor/register_file/Q[5]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124     6.849 r  processor/register_file/RF_DATA[31][31]_i_12/O
                         net (fo=1, routed)           0.292     7.141    processor/register_file/RF_DATA[31][31]_i_12_n_1
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124     7.265 r  processor/register_file/RF_DATA[31][31]_i_11/O
                         net (fo=1, routed)           0.475     7.741    processor/register_file/RF_DATA[31][31]_i_11_n_1
    SLICE_X9Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.865 r  processor/register_file/RF_DATA[31][31]_i_10/O
                         net (fo=1, routed)           0.556     8.420    processor/register_file/RF_DATA[31][31]_i_10_n_1
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     8.544 r  processor/register_file/RF_DATA[31][31]_i_9/O
                         net (fo=3, routed)           0.446     8.991    processor/register_file/RF_DATA_reg[27][31]_2
    SLICE_X0Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.115 r  processor/register_file/RF_DATA[31][30]_i_4/O
                         net (fo=31, routed)          0.903    10.018    processor/peripheral/ALUOut_3_reg[29]
    SLICE_X1Y23          LUT5 (Prop_lut5_I4_O)        0.124    10.142 r  processor/peripheral/RF_DATA[31][6]_i_2/O
                         net (fo=1, routed)           0.566    10.707    processor/peripheral/ReadData[6]
    SLICE_X7Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.831 r  processor/peripheral/RF_DATA[31][6]_i_1/O
                         net (fo=33, routed)          0.778    11.609    processor/ALU_mod/shift/PC4_3_reg[31][5]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.124    11.733 r  processor/ALU_mod/shift/ALUIn1_2[6]_i_2/O
                         net (fo=2, routed)           0.867    12.600    processor/ALU_mod/shift/DatabusA_ID[6]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.724 r  processor/ALU_mod/shift/PC_0[6]_i_2/O
                         net (fo=1, routed)           0.592    13.316    processor/ALU_mod/shift/PC_0[6]_i_2_n_1
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.124    13.440 r  processor/ALU_mod/shift/PC_0[6]_i_1/O
                         net (fo=1, routed)           0.000    13.440    processor/p_0_in1_in[6]
    SLICE_X4Y24          FDCE                                         r  processor/PC_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.500    14.841    processor/sysclk_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  processor/PC_0_reg[6]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_D)        0.031    15.097    processor/PC_0_reg[6]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 processor/ALUIn1_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC4_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.467ns (30.354%)  route 5.660ns (69.646%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.552     5.073    processor/sysclk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  processor/ALUIn1_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  processor/ALUIn1_2_reg[3]/Q
                         net (fo=131, routed)         1.327     6.918    processor/ALUIn1_2[3]
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  processor/ALUOut_3[0]_i_27/O
                         net (fo=1, routed)           0.702     7.744    processor/ALUOut_3[0]_i_27_n_1
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.868 r  processor/ALUOut_3[0]_i_19/O
                         net (fo=1, routed)           0.000     7.868    processor/ALUOut_3[0]_i_19_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.418 r  processor/ALUOut_3_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.418    processor/ALUOut_3_reg[0]_i_10_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  processor/ALUOut_3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.532    processor/ALUOut_3_reg[0]_i_6_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.760 r  processor/ALUOut_3_reg[0]_i_5/CO[2]
                         net (fo=1, routed)           0.434     9.194    processor/ALUOut_3_reg[0]_i_5_n_2
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.313     9.507 r  processor/ALUOut_3[0]_i_2/O
                         net (fo=1, routed)           0.401     9.908    processor/ALU_mod/shift/ALUFun_2_reg[3]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.032 r  processor/ALU_mod/shift/ALUOut_3[0]_i_1/O
                         net (fo=4, routed)           0.725    10.757    processor/ALU_mod/shift/ALUOut_3_reg[31][0]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.124    10.881 r  processor/ALU_mod/shift/PC4_2[31]_i_2/O
                         net (fo=9, routed)           0.481    11.362    processor/ALU_mod/shift/p_15_in
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.124    11.486 r  processor/ALU_mod/shift/PC_0[30]_i_5/O
                         net (fo=99, routed)          0.611    12.097    processor/ALU_mod/shift/PC4_1_reg[31]
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.124    12.221 r  processor/ALU_mod/shift/PC4_1[31]_i_1/O
                         net (fo=32, routed)          0.980    13.201    processor/ALU_mod_n_6
    SLICE_X7Y23          FDCE                                         r  processor/PC4_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.502    14.843    processor/sysclk_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  processor/PC4_1_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y23          FDCE (Setup_fdce_C_CE)      -0.205    14.863    processor/PC4_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 processor/ALUIn1_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC4_1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 2.467ns (30.354%)  route 5.660ns (69.646%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.552     5.073    processor/sysclk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  processor/ALUIn1_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  processor/ALUIn1_2_reg[3]/Q
                         net (fo=131, routed)         1.327     6.918    processor/ALUIn1_2[3]
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  processor/ALUOut_3[0]_i_27/O
                         net (fo=1, routed)           0.702     7.744    processor/ALUOut_3[0]_i_27_n_1
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.868 r  processor/ALUOut_3[0]_i_19/O
                         net (fo=1, routed)           0.000     7.868    processor/ALUOut_3[0]_i_19_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.418 r  processor/ALUOut_3_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.418    processor/ALUOut_3_reg[0]_i_10_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  processor/ALUOut_3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.532    processor/ALUOut_3_reg[0]_i_6_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.760 r  processor/ALUOut_3_reg[0]_i_5/CO[2]
                         net (fo=1, routed)           0.434     9.194    processor/ALUOut_3_reg[0]_i_5_n_2
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.313     9.507 r  processor/ALUOut_3[0]_i_2/O
                         net (fo=1, routed)           0.401     9.908    processor/ALU_mod/shift/ALUFun_2_reg[3]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.032 r  processor/ALU_mod/shift/ALUOut_3[0]_i_1/O
                         net (fo=4, routed)           0.725    10.757    processor/ALU_mod/shift/ALUOut_3_reg[31][0]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.124    10.881 r  processor/ALU_mod/shift/PC4_2[31]_i_2/O
                         net (fo=9, routed)           0.481    11.362    processor/ALU_mod/shift/p_15_in
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.124    11.486 r  processor/ALU_mod/shift/PC_0[30]_i_5/O
                         net (fo=99, routed)          0.611    12.097    processor/ALU_mod/shift/PC4_1_reg[31]
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.124    12.221 r  processor/ALU_mod/shift/PC4_1[31]_i_1/O
                         net (fo=32, routed)          0.980    13.201    processor/ALU_mod_n_6
    SLICE_X7Y23          FDCE                                         r  processor/PC4_1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.502    14.843    processor/sysclk_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  processor/PC4_1_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X7Y23          FDCE (Setup_fdce_C_CE)      -0.205    14.863    processor/PC4_1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 processor/ALUIn1_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC4_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 2.467ns (30.679%)  route 5.574ns (69.321%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.552     5.073    processor/sysclk_IBUF_BUFG
    SLICE_X12Y22         FDCE                                         r  processor/ALUIn1_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  processor/ALUIn1_2_reg[3]/Q
                         net (fo=131, routed)         1.327     6.918    processor/ALUIn1_2[3]
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.042 r  processor/ALUOut_3[0]_i_27/O
                         net (fo=1, routed)           0.702     7.744    processor/ALUOut_3[0]_i_27_n_1
    SLICE_X13Y29         LUT5 (Prop_lut5_I4_O)        0.124     7.868 r  processor/ALUOut_3[0]_i_19/O
                         net (fo=1, routed)           0.000     7.868    processor/ALUOut_3[0]_i_19_n_1
    SLICE_X13Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.418 r  processor/ALUOut_3_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.418    processor/ALUOut_3_reg[0]_i_10_n_1
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.532 r  processor/ALUOut_3_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.532    processor/ALUOut_3_reg[0]_i_6_n_1
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.760 r  processor/ALUOut_3_reg[0]_i_5/CO[2]
                         net (fo=1, routed)           0.434     9.194    processor/ALUOut_3_reg[0]_i_5_n_2
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.313     9.507 r  processor/ALUOut_3[0]_i_2/O
                         net (fo=1, routed)           0.401     9.908    processor/ALU_mod/shift/ALUFun_2_reg[3]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.032 r  processor/ALU_mod/shift/ALUOut_3[0]_i_1/O
                         net (fo=4, routed)           0.725    10.757    processor/ALU_mod/shift/ALUOut_3_reg[31][0]
    SLICE_X5Y35          LUT3 (Prop_lut3_I1_O)        0.124    10.881 r  processor/ALU_mod/shift/PC4_2[31]_i_2/O
                         net (fo=9, routed)           0.481    11.362    processor/ALU_mod/shift/p_15_in
    SLICE_X5Y35          LUT3 (Prop_lut3_I0_O)        0.124    11.486 r  processor/ALU_mod/shift/PC_0[30]_i_5/O
                         net (fo=99, routed)          0.611    12.097    processor/ALU_mod/shift/PC4_1_reg[31]
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.124    12.221 r  processor/ALU_mod/shift/PC4_1[31]_i_1/O
                         net (fo=32, routed)          0.894    13.115    processor/ALU_mod_n_6
    SLICE_X9Y26          FDCE                                         r  processor/PC4_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.435    14.776    processor/sysclk_IBUF_BUFG
    SLICE_X9Y26          FDCE                                         r  processor/PC4_1_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y26          FDCE (Setup_fdce_C_CE)      -0.205    14.796    processor/PC4_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 processor/ALUOut_3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/register_file/RF_DATA_reg[11][10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.134ns  (logic 1.324ns (16.277%)  route 6.810ns (83.723%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.549     5.070    processor/sysclk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  processor/ALUOut_3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.456     5.526 f  processor/ALUOut_3_reg[11]/Q
                         net (fo=3, routed)           0.980     6.507    processor/peripheral/Q[11]
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.631 f  processor/peripheral/UART_CON[3]_i_9/O
                         net (fo=2, routed)           0.828     7.459    processor/peripheral/UART_CON[3]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  processor/peripheral/UART_CON[3]_i_4/O
                         net (fo=2, routed)           0.566     8.148    processor/peripheral/UART_CON[3]_i_4_n_1
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.272 r  processor/peripheral/TCON[1]_i_2/O
                         net (fo=8, routed)           0.455     8.727    processor/register_file/ALUOut_3_reg[31]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.851 f  processor/register_file/RF_DATA[31][31]_i_7/O
                         net (fo=3, routed)           0.424     9.275    processor/register_file/RF_DATA_reg[27][31]_0
    SLICE_X1Y27          LUT5 (Prop_lut5_I4_O)        0.124     9.399 f  processor/register_file/RF_DATA[31][11]_i_3/O
                         net (fo=4, routed)           0.951    10.350    processor/peripheral/ALUOut_3_reg[3]
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124    10.474 r  processor/peripheral/RF_DATA[31][10]_i_2/O
                         net (fo=1, routed)           0.713    11.187    processor/peripheral/RF_DATA[31][10]_i_2_n_1
    SLICE_X8Y31          LUT3 (Prop_lut3_I1_O)        0.124    11.311 r  processor/peripheral/RF_DATA[31][10]_i_1/O
                         net (fo=33, routed)          1.894    13.204    processor/register_file/D[10]
    SLICE_X32Y28         FDCE                                         r  processor/register_file/RF_DATA_reg[11][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.433    14.774    processor/register_file/sysclk_IBUF_BUFG
    SLICE_X32Y28         FDCE                                         r  processor/register_file/RF_DATA_reg[11][10]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y28         FDCE (Setup_fdce_C_D)       -0.105    14.894    processor/register_file/RF_DATA_reg[11][10]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                         -13.204    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 processor/ALUOut_3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC_0_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 1.696ns (20.337%)  route 6.643ns (79.663%))
  Logic Levels:           10  (LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.549     5.070    processor/sysclk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  processor/ALUOut_3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.456     5.526 f  processor/ALUOut_3_reg[11]/Q
                         net (fo=3, routed)           0.980     6.507    processor/peripheral/Q[11]
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.631 f  processor/peripheral/UART_CON[3]_i_9/O
                         net (fo=2, routed)           0.828     7.459    processor/peripheral/UART_CON[3]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.583 r  processor/peripheral/UART_CON[3]_i_4/O
                         net (fo=2, routed)           0.566     8.148    processor/peripheral/UART_CON[3]_i_4_n_1
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.272 r  processor/peripheral/TCON[1]_i_2/O
                         net (fo=8, routed)           0.455     8.727    processor/register_file/ALUOut_3_reg[31]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.851 f  processor/register_file/RF_DATA[31][31]_i_7/O
                         net (fo=3, routed)           0.437     9.288    processor/register_file/RF_DATA_reg[27][31]_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.412 f  processor/register_file/RF_DATA[31][30]_i_3/O
                         net (fo=19, routed)          0.673    10.085    processor/peripheral/ALUOut_3_reg[4]
    SLICE_X5Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.209 r  processor/peripheral/RF_DATA[31][18]_i_2/O
                         net (fo=1, routed)           0.484    10.693    processor/peripheral/ReadData[18]
    SLICE_X7Y32          LUT5 (Prop_lut5_I1_O)        0.124    10.817 r  processor/peripheral/RF_DATA[31][18]_i_1/O
                         net (fo=33, routed)          0.751    11.568    processor/ALU_mod/shift/PC4_3_reg[31][17]
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124    11.692 r  processor/ALU_mod/shift/ALUIn1_2[18]_i_2/O
                         net (fo=2, routed)           0.701    12.393    processor/ALU_mod/shift/DatabusA_ID[18]
    SLICE_X7Y33          LUT5 (Prop_lut5_I0_O)        0.124    12.517 r  processor/ALU_mod/shift/PC_0[18]_i_2/O
                         net (fo=1, routed)           0.769    13.286    processor/ALU_mod/shift/PC_0[18]_i_2_n_1
    SLICE_X7Y31          LUT5 (Prop_lut5_I2_O)        0.124    13.410 r  processor/ALU_mod/shift/PC_0[18]_i_1/O
                         net (fo=1, routed)           0.000    13.410    processor/p_0_in1_in[18]
    SLICE_X7Y31          FDCE                                         r  processor/PC_0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.507    14.848    processor/sysclk_IBUF_BUFG
    SLICE_X7Y31          FDCE                                         r  processor/PC_0_reg[18]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X7Y31          FDCE (Setup_fdce_C_D)        0.031    15.104    processor/PC_0_reg[18]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 processor/ALUOut_3_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/PC_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 1.696ns (20.411%)  route 6.613ns (79.589%))
  Logic Levels:           10  (LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.549     5.070    processor/sysclk_IBUF_BUFG
    SLICE_X9Y25          FDCE                                         r  processor/ALUOut_3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.456     5.526 r  processor/ALUOut_3_reg[11]/Q
                         net (fo=3, routed)           0.980     6.507    processor/peripheral/Q[11]
    SLICE_X9Y30          LUT4 (Prop_lut4_I0_O)        0.124     6.631 r  processor/peripheral/UART_CON[3]_i_9/O
                         net (fo=2, routed)           0.828     7.459    processor/peripheral/UART_CON[3]_i_9_n_1
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.583 f  processor/peripheral/UART_CON[3]_i_4/O
                         net (fo=2, routed)           0.566     8.148    processor/peripheral/UART_CON[3]_i_4_n_1
    SLICE_X1Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.272 f  processor/peripheral/TCON[1]_i_2/O
                         net (fo=8, routed)           0.455     8.727    processor/register_file/ALUOut_3_reg[31]
    SLICE_X0Y29          LUT4 (Prop_lut4_I3_O)        0.124     8.851 r  processor/register_file/RF_DATA[31][31]_i_7/O
                         net (fo=3, routed)           0.308     9.159    processor/peripheral/ALUOut_3_reg[31]
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.124     9.283 f  processor/peripheral/RF_DATA[31][31]_i_4/O
                         net (fo=1, routed)           0.593     9.877    processor/peripheral/rdata1[31]
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.001 f  processor/peripheral/RF_DATA[31][31]_i_2/O
                         net (fo=33, routed)          0.831    10.832    processor/ALU_mod/shift/PC4_3_reg[31][30]
    SLICE_X8Y35          LUT5 (Prop_lut5_I1_O)        0.124    10.956 f  processor/ALU_mod/shift/ALUIn1_2[31]_i_2/O
                         net (fo=2, routed)           0.556    11.512    processor/ALU_mod/shift/DatabusA_ID[31]
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.124    11.636 f  processor/ALU_mod/shift/core_hazard_i_2/O
                         net (fo=3, routed)           0.429    12.065    processor/ALU_mod/shift/core_hazard_i_2_n_1
    SLICE_X3Y35          LUT6 (Prop_lut6_I4_O)        0.124    12.189 f  processor/ALU_mod/shift/PC_0[30]_i_2/O
                         net (fo=31, routed)          1.067    13.256    processor/ALU_mod/shift/PC_02
    SLICE_X7Y25          LUT5 (Prop_lut5_I0_O)        0.124    13.380 r  processor/ALU_mod/shift/PC_0[4]_i_1/O
                         net (fo=1, routed)           0.000    13.380    processor/p_0_in1_in[4]
    SLICE_X7Y25          FDCE                                         r  processor/PC_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        1.500    14.841    processor/sysclk_IBUF_BUFG
    SLICE_X7Y25          FDCE                                         r  processor/PC_0_reg[4]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)        0.029    15.095    processor/PC_0_reg[4]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -13.380    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 processor/DatabusB_3_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.586     1.469    processor/sysclk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  processor/DatabusB_3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  processor/DatabusB_3_reg[26]/Q
                         net (fo=6, routed)           0.125     1.735    processor/data_memory/RAMDATA_reg_0_255_26_26/D
    SLICE_X2Y28          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.854     1.981    processor/data_memory/RAMDATA_reg_0_255_26_26/WCLK
    SLICE_X2Y28          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.626    processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 processor/DatabusB_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.299%)  route 0.127ns (43.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.557     1.440    processor/sysclk_IBUF_BUFG
    SLICE_X10Y20         FDCE                                         r  processor/DatabusB_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  processor/DatabusB_3_reg[1]/Q
                         net (fo=11, routed)          0.127     1.731    processor/data_memory/RAMDATA_reg_0_255_1_1/D
    SLICE_X8Y20          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.825     1.952    processor/data_memory/RAMDATA_reg_0_255_1_1/WCLK
    SLICE_X8Y20          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X8Y20          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.618    processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/DatabusB_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_memory/RAMDATA_reg_0_255_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.557     1.440    processor/sysclk_IBUF_BUFG
    SLICE_X10Y20         FDCE                                         r  processor/DatabusB_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  processor/DatabusB_3_reg[4]/Q
                         net (fo=9, routed)           0.124     1.728    processor/data_memory/RAMDATA_reg_0_255_4_4/D
    SLICE_X10Y21         RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.824     1.951    processor/data_memory/RAMDATA_reg_0_255_4_4/WCLK
    SLICE_X10Y21         RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.453    
    SLICE_X10Y21         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.597    processor/data_memory/RAMDATA_reg_0_255_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 processor/MemWr_2_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/MemWr_3_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.586     1.469    processor/sysclk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  processor/MemWr_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  processor/MemWr_2_reg/Q
                         net (fo=1, routed)           0.065     1.675    processor/MemWr_2_reg_n_1
    SLICE_X4Y18          FDCE                                         r  processor/MemWr_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.855     1.982    processor/sysclk_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  processor/MemWr_3_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.075     1.544    processor/MemWr_3_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 processor/DatabusB_3_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.586     1.469    processor/sysclk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  processor/DatabusB_3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  processor/DatabusB_3_reg[26]/Q
                         net (fo=6, routed)           0.125     1.735    processor/data_memory/RAMDATA_reg_0_255_26_26/D
    SLICE_X2Y28          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.854     1.981    processor/data_memory/RAMDATA_reg_0_255_26_26/WCLK
    SLICE_X2Y28          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.587    processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 processor/DatabusB_3_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_memory/RAMDATA_reg_0_255_20_20/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.995%)  route 0.166ns (54.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.582     1.465    processor/sysclk_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  processor/DatabusB_3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  processor/DatabusB_3_reg[20]/Q
                         net (fo=6, routed)           0.166     1.772    processor/data_memory/RAMDATA_reg_0_255_20_20/D
    SLICE_X2Y25          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_20_20/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.850     1.977    processor/data_memory/RAMDATA_reg_0_255_20_20/WCLK
    SLICE_X2Y25          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_20_20/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.622    processor/data_memory/RAMDATA_reg_0_255_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 processor/DatabusB_3_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.953%)  route 0.125ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.586     1.469    processor/sysclk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  processor/DatabusB_3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  processor/DatabusB_3_reg[26]/Q
                         net (fo=6, routed)           0.125     1.735    processor/data_memory/RAMDATA_reg_0_255_26_26/D
    SLICE_X2Y28          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.854     1.981    processor/data_memory/RAMDATA_reg_0_255_26_26/WCLK
    SLICE_X2Y28          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.583    processor/data_memory/RAMDATA_reg_0_255_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 processor/DatabusB_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.299%)  route 0.127ns (43.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.557     1.440    processor/sysclk_IBUF_BUFG
    SLICE_X10Y20         FDCE                                         r  processor/DatabusB_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  processor/DatabusB_3_reg[1]/Q
                         net (fo=11, routed)          0.127     1.731    processor/data_memory/RAMDATA_reg_0_255_1_1/D
    SLICE_X8Y20          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.825     1.952    processor/data_memory/RAMDATA_reg_0_255_1_1/WCLK
    SLICE_X8Y20          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X8Y20          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.579    processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 processor/peripheral/TH_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/peripheral/TL_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.581     1.464    processor/peripheral/sysclk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  processor/peripheral/TH_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  processor/peripheral/TH_reg[15]/Q
                         net (fo=2, routed)           0.071     1.676    processor/peripheral/TH_reg_n_1_[15]
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.045     1.721 r  processor/peripheral/TL[15]_i_1/O
                         net (fo=1, routed)           0.000     1.721    processor/peripheral/TL[15]_i_1_n_1
    SLICE_X4Y26          FDCE                                         r  processor/peripheral/TL_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.849     1.976    processor/peripheral/sysclk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  processor/peripheral/TL_reg[15]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.091     1.568    processor/peripheral/TL_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 processor/DatabusB_3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.299%)  route 0.127ns (43.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.557     1.440    processor/sysclk_IBUF_BUFG
    SLICE_X10Y20         FDCE                                         r  processor/DatabusB_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  processor/DatabusB_3_reg[1]/Q
                         net (fo=11, routed)          0.127     1.731    processor/data_memory/RAMDATA_reg_0_255_1_1/D
    SLICE_X8Y20          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1628, routed)        0.825     1.952    processor/data_memory/RAMDATA_reg_0_255_1_1/WCLK
    SLICE_X8Y20          RAMS64E                                      r  processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X8Y20          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.575    processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y32    processor/PC4_2_reg[21]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y32    processor/PC4_2_reg[22]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y32    processor/PC4_2_reg[23]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y32    processor/PC4_2_reg[24]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y32    processor/PC4_2_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y32    processor/PC4_2_reg[26]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y32    processor/PC4_2_reg[27]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y32    processor/PC4_2_reg[28]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y32    processor/PC4_2_reg[29]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/data_memory/RAMDATA_reg_0_255_17_17/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/data_memory/RAMDATA_reg_0_255_17_17/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/data_memory/RAMDATA_reg_0_255_17_17/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y28    processor/data_memory/RAMDATA_reg_0_255_17_17/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    processor/data_memory/RAMDATA_reg_0_255_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    processor/data_memory/RAMDATA_reg_0_255_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y29    processor/data_memory/RAMDATA_reg_0_255_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    processor/data_memory/RAMDATA_reg_0_255_31_31/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    processor/data_memory/RAMDATA_reg_0_255_31_31/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y31    processor/data_memory/RAMDATA_reg_0_255_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    processor/data_memory/RAMDATA_reg_0_255_18_18/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    processor/data_memory/RAMDATA_reg_0_255_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    processor/data_memory/RAMDATA_reg_0_255_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y26    processor/data_memory/RAMDATA_reg_0_255_18_18/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20    processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20    processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20    processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y20    processor/data_memory/RAMDATA_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    processor/data_memory/RAMDATA_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y25    processor/data_memory/RAMDATA_reg_0_255_20_20/RAMS64E_B/CLK



