{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 22:21:30 2018 " "Info: Processing started: Wed Oct 03 22:21:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CombinedBlocks -c CombinedBlocks --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CombinedBlocks -c CombinedBlocks --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74191:inst1\|f74191:sub\|18 74191:inst1\|f74191:sub\|19 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"74191:inst1\|f74191:sub\|18\" and destination register \"74191:inst1\|f74191:sub\|19\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.826 ns + Longest register register " "Info: + Longest register to register delay is 0.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74191:inst1\|f74191:sub\|18 1 REG LCFF_X19_Y13_N23 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N23; Fanout = 18; REG Node = '74191:inst1\|f74191:sub\|18'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|18 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.346 ns) 0.671 ns 74191:inst1\|f74191:sub\|19~0 2 COMB LCCOMB_X19_Y13_N2 1 " "Info: 2: + IC(0.325 ns) + CELL(0.346 ns) = 0.671 ns; Loc. = LCCOMB_X19_Y13_N2; Fanout = 1; COMB Node = '74191:inst1\|f74191:sub\|19~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { 74191:inst1|f74191:sub|18 74191:inst1|f74191:sub|19~0 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.826 ns 74191:inst1\|f74191:sub\|19 3 REG LCFF_X19_Y13_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.826 ns; Loc. = LCFF_X19_Y13_N3; Fanout = 4; REG Node = '74191:inst1\|f74191:sub\|19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 74191:inst1|f74191:sub|19~0 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 60.65 % ) " "Info: Total cell delay = 0.501 ns ( 60.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.325 ns ( 39.35 % ) " "Info: Total interconnect delay = 0.325 ns ( 39.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { 74191:inst1|f74191:sub|18 74191:inst1|f74191:sub|19~0 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.826 ns" { 74191:inst1|f74191:sub|18 {} 74191:inst1|f74191:sub|19~0 {} 74191:inst1|f74191:sub|19 {} } { 0.000ns 0.325ns 0.000ns } { 0.000ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.470 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns 74191:inst1\|f74191:sub\|19 3 REG LCFF_X19_Y13_N3 4 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N3; Fanout = 4; REG Node = '74191:inst1\|f74191:sub\|19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clk~clkctrl 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} 74191:inst1|f74191:sub|19 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.470 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns 74191:inst1\|f74191:sub\|18 3 REG LCFF_X19_Y13_N23 18 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N23; Fanout = 18; REG Node = '74191:inst1\|f74191:sub\|18'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clk~clkctrl 74191:inst1|f74191:sub|18 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl 74191:inst1|f74191:sub|18 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} 74191:inst1|f74191:sub|18 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} 74191:inst1|f74191:sub|19 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl 74191:inst1|f74191:sub|18 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} 74191:inst1|f74191:sub|18 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { 74191:inst1|f74191:sub|18 74191:inst1|f74191:sub|19~0 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "0.826 ns" { 74191:inst1|f74191:sub|18 {} 74191:inst1|f74191:sub|19~0 {} 74191:inst1|f74191:sub|19 {} } { 0.000ns 0.325ns 0.000ns } { 0.000ns 0.346ns 0.155ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} 74191:inst1|f74191:sub|19 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl 74191:inst1|f74191:sub|18 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} 74191:inst1|f74191:sub|18 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|19 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { 74191:inst1|f74191:sub|19 {} } {  } {  } "" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DCa\[1\] 74191:inst1\|f74191:sub\|17 7.756 ns register " "Info: tco from clock \"clk\" to destination pin \"DCa\[1\]\" through register \"74191:inst1\|f74191:sub\|17\" is 7.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.470 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 784 432 600 800 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns 74191:inst1\|f74191:sub\|17 3 REG LCFF_X19_Y13_N11 16 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X19_Y13_N11; Fanout = 16; REG Node = '74191:inst1\|f74191:sub\|17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { clk~clkctrl 74191:inst1|f74191:sub|17 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl 74191:inst1|f74191:sub|17 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} 74191:inst1|f74191:sub|17 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.192 ns + Longest register pin " "Info: + Longest register to pin delay is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74191:inst1\|f74191:sub\|17 1 REG LCFF_X19_Y13_N11 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N11; Fanout = 16; REG Node = '74191:inst1\|f74191:sub\|17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|17 } "NODE_NAME" } } { "f74191.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.366 ns) 0.802 ns 16dmux:inst4\|33~2 2 COMB LCCOMB_X19_Y13_N26 4 " "Info: 2: + IC(0.436 ns) + CELL(0.366 ns) = 0.802 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 4; COMB Node = '16dmux:inst4\|33~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { 74191:inst1|f74191:sub|17 16dmux:inst4|33~2 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.346 ns) 2.345 ns inst3\[1\] 3 COMB LCCOMB_X19_Y4_N10 1 " "Info: 3: + IC(1.197 ns) + CELL(0.346 ns) = 2.345 ns; Loc. = LCCOMB_X19_Y4_N10; Fanout = 1; COMB Node = 'inst3\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { 16dmux:inst4|33~2 inst3[1] } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 808 1360 1424 856 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(1.998 ns) 5.192 ns DCa\[1\] 4 PIN PIN_AA11 0 " "Info: 4: + IC(0.849 ns) + CELL(1.998 ns) = 5.192 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'DCa\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { inst3[1] DCa[1] } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.710 ns ( 52.20 % ) " "Info: Total cell delay = 2.710 ns ( 52.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.482 ns ( 47.80 % ) " "Info: Total interconnect delay = 2.482 ns ( 47.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { 74191:inst1|f74191:sub|17 16dmux:inst4|33~2 inst3[1] DCa[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { 74191:inst1|f74191:sub|17 {} 16dmux:inst4|33~2 {} inst3[1] {} DCa[1] {} } { 0.000ns 0.436ns 1.197ns 0.849ns } { 0.000ns 0.366ns 0.346ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk clk~clkctrl 74191:inst1|f74191:sub|17 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clk {} clk~combout {} clk~clkctrl {} 74191:inst1|f74191:sub|17 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { 74191:inst1|f74191:sub|17 16dmux:inst4|33~2 inst3[1] DCa[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { 74191:inst1|f74191:sub|17 {} 16dmux:inst4|33~2 {} inst3[1] {} DCa[1] {} } { 0.000ns 0.436ns 1.197ns 0.849ns } { 0.000ns 0.366ns 0.346ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mod\[0\] DCa\[1\] 9.775 ns Longest " "Info: Longest tpd from source pin \"mod\[0\]\" to destination pin \"DCa\[1\]\" is 9.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns mod\[0\] 1 PIN PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'mod\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod[0] } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 904 504 672 920 "mod\[1..0\]" "" } { 872 704 960 888 "mod\[0\]" "" } { 896 704 1344 912 "mod\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.361 ns) + CELL(0.225 ns) 5.385 ns 16dmux:inst4\|33~2 2 COMB LCCOMB_X19_Y13_N26 4 " "Info: 2: + IC(4.361 ns) + CELL(0.225 ns) = 5.385 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 4; COMB Node = '16dmux:inst4\|33~2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { mod[0] 16dmux:inst4|33~2 } "NODE_NAME" } } { "16dmux.bdf" "" { Schematic "c:/quartus/quartus/libraries/others/maxplus2/16dmux.bdf" { { 1120 464 528 1192 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.346 ns) 6.928 ns inst3\[1\] 3 COMB LCCOMB_X19_Y4_N10 1 " "Info: 3: + IC(1.197 ns) + CELL(0.346 ns) = 6.928 ns; Loc. = LCCOMB_X19_Y4_N10; Fanout = 1; COMB Node = 'inst3\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { 16dmux:inst4|33~2 inst3[1] } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 808 1360 1424 856 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(1.998 ns) 9.775 ns DCa\[1\] 4 PIN PIN_AA11 0 " "Info: 4: + IC(0.849 ns) + CELL(1.998 ns) = 9.775 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'DCa\[1\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { inst3[1] DCa[1] } "NODE_NAME" } } { "CombinedBlocks.bdf" "" { Schematic "C:/Quartus/lab2/CombinedBlocks.bdf" { { 824 1472 1648 840 "DCa\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.368 ns ( 34.46 % ) " "Info: Total cell delay = 3.368 ns ( 34.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.407 ns ( 65.54 % ) " "Info: Total interconnect delay = 6.407 ns ( 65.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.775 ns" { mod[0] 16dmux:inst4|33~2 inst3[1] DCa[1] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.775 ns" { mod[0] {} mod[0]~combout {} 16dmux:inst4|33~2 {} inst3[1] {} DCa[1] {} } { 0.000ns 0.000ns 4.361ns 1.197ns 0.849ns } { 0.000ns 0.799ns 0.225ns 0.346ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 03 22:21:30 2018 " "Info: Processing ended: Wed Oct 03 22:21:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
