git clone --depth 1 --no-tags https://github.com/ytl0623/1091-Experiments-Of-Digital-Logic-Design-Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382106310
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-Banda_Asamblare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382110629
git clone --depth 1 --no-tags https://github.com/solale427/dsd_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383813990
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Clock-Frequency-Divider-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383795764
git clone --depth 1 --no-tags https://github.com/huantsai/simple-RISCV-CS4100-NTHU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383370077
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/ARM32-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379761640
git clone --depth 1 --no-tags https://github.com/jrblair52/297-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383964351
git clone --depth 1 --no-tags https://github.com/AhmedSherif-12/rep2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384757015
git clone --depth 1 --no-tags https://github.com/AleksandarLilic/ama-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374893128
git clone --depth 1 --no-tags https://github.com/ColkAssaignmentRepos/logics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379454365
git clone --depth 1 --no-tags https://github.com/lou296A/Arm-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376094929
git clone --depth 1 --no-tags https://github.com/tishi43/dsp48e1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378005828
git clone --depth 1 --no-tags https://github.com/shubhi704/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378464651
git clone --depth 1 --no-tags https://github.com/raj9anand/sail.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378583882
git clone --depth 1 --no-tags https://github.com/RoyArch/buptsee_verilog_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375252195
git clone --depth 1 --no-tags https://github.com/Ananth864/FPGA-Design-of-Floating-Point-Addition-Multiplication-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375080463
git clone --depth 1 --no-tags https://github.com/jiru1997/Double-ported-memory-block.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378771914
git clone --depth 1 --no-tags https://github.com/RookieLT/IL2203-verilog-ver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379722668
git clone --depth 1 --no-tags https://github.com/kostascc/HW2-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379558487
git clone --depth 1 --no-tags https://github.com/FADEDATE/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376786272
git clone --depth 1 --no-tags https://github.com/hadlow/litefury-vivado-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376316824
git clone --depth 1 --no-tags https://github.com/THRMAT007/EEE4120F_Yoda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376547338
git clone --depth 1 --no-tags https://github.com/y38y38/entropy_encode_dc_coefficients.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377484807
git clone --depth 1 --no-tags https://github.com/lub8881/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383722401
git clone --depth 1 --no-tags https://github.com/NCKUMaxSnake/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384370380
git clone --depth 1 --no-tags https://github.com/Samarth901/carry-skip-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384445938
git clone --depth 1 --no-tags https://github.com/GoWest279/Sparc_t1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376692076
git clone --depth 1 --no-tags https://github.com/rogerpease/PYNQFrameGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374826635
git clone --depth 1 --no-tags https://github.com/arturoverdin/DustBunnyFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375584872
git clone --depth 1 --no-tags https://github.com/Deepesh368/Verilog_Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383385334
git clone --depth 1 --no-tags https://github.com/mehta-nitin/SNOW-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384534227
git clone --depth 1 --no-tags https://github.com/elbin98/elbin98.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380671474
git clone --depth 1 --no-tags https://github.com/Lycheenut/SE358-Digital-Component-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380231634
git clone --depth 1 --no-tags https://github.com/BryantSuen/ultrasonic_distance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380652794
git clone --depth 1 --no-tags https://github.com/etalian/mensa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382140187
git clone --depth 1 --no-tags https://github.com/TharushiSuwaris/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382532781
git clone --depth 1 --no-tags https://github.com/Bhargav-962/4-bit_Register-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382538722
git clone --depth 1 --no-tags https://github.com/aktgb31/Risc-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380993810
git clone --depth 1 --no-tags https://github.com/gorkemozgul/CPUDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380602979
git clone --depth 1 --no-tags https://github.com/sudamkalpage/CPU-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378240466
git clone --depth 1 --no-tags https://github.com/zzfd97/M3SOC_GPIO_UART_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375326785
git clone --depth 1 --no-tags https://github.com/ShrinivasK337/MAC-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377255893
git clone --depth 1 --no-tags https://github.com/plusagainH/2021_ICD_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380277581
git clone --depth 1 --no-tags https://github.com/Po-Shun/Computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382264300
git clone --depth 1 --no-tags https://github.com/erivanpaiva/artix7-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382997092
git clone --depth 1 --no-tags https://github.com/tristayunsub/CS-STUDY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383047562
git clone --depth 1 --no-tags https://github.com/shengwenyuan/mipslite_byModelsimVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382573988
git clone --depth 1 --no-tags https://github.com/pikamonvvs/PikaCPU-old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382819247
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381024549
git clone --depth 1 --no-tags https://github.com/sh619/Songyu_Huang-Chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381558149
git clone --depth 1 --no-tags https://github.com/chenzhuoyu/vga-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383769977
git clone --depth 1 --no-tags https://github.com/ChealyKim-Engr/ADC-Voltage-Divider-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379400366
git clone --depth 1 --no-tags https://github.com/pluto-ljc/IC-code-easy-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379263628
git clone --depth 1 --no-tags https://github.com/tharakarehan/Multi-Core-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379276003
git clone --depth 1 --no-tags https://github.com/NetFPGA/NRG-live.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382930062
git clone --depth 1 --no-tags https://github.com/amanuel1271/CompArchLab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382920789
git clone --depth 1 --no-tags https://github.com/sathirafdo/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378722798
git clone --depth 1 --no-tags https://github.com/y38y38/entropy_encode_ac_level_coefficients.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380254000
git clone --depth 1 --no-tags https://github.com/lakshita14/Car-Alarm-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379638811
git clone --depth 1 --no-tags https://github.com/Gseung/Microprocessor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380470184
git clone --depth 1 --no-tags https://github.com/luisrodriguez17/Proyecto_Microelectronica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380021149
git clone --depth 1 --no-tags https://github.com/TimWu0111/Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380353574
git clone --depth 1 --no-tags https://github.com/Amulek1416/Basys3_VGA_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382090279
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-mux-4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382090283
git clone --depth 1 --no-tags https://github.com/henryzhang1996/test0630.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381583513
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381024375
git clone --depth 1 --no-tags https://github.com/ChenWendi2001/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384856992
git clone --depth 1 --no-tags https://github.com/cs980407/Digital_Thermometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384901700
git clone --depth 1 --no-tags https://github.com/NoSuchProcess/zet86.svn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374612980
git clone --depth 1 --no-tags https://github.com/TQuach04/ELEN608_TAP_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374973415
git clone --depth 1 --no-tags https://github.com/embelon/wb_hyperram_gate_level_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375146793
git clone --depth 1 --no-tags https://github.com/cpxqgg/HDLbits-cpxqgg_Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376153105
git clone --depth 1 --no-tags https://github.com/hvgh88/iverilog-even-sequence-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377026178
git clone --depth 1 --no-tags https://github.com/aw13422/Vending-machine-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375894985
git clone --depth 1 --no-tags https://github.com/kymmt80/MIPS_Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376597921
git clone --depth 1 --no-tags https://github.com/harshit19980/NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375480712
git clone --depth 1 --no-tags https://github.com/Fan-01/CPU16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378298959
git clone --depth 1 --no-tags https://github.com/marwahmh/Digital-Alarm-Clock-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377988831
git clone --depth 1 --no-tags https://github.com/KevinYoung23/Group19_MarsRover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378125448
git clone --depth 1 --no-tags https://github.com/arka84/Morse_translate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378028002
git clone --depth 1 --no-tags https://github.com/manncodes/native-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377376769
git clone --depth 1 --no-tags https://github.com/PAN-YI-HSUAN/2021_EDAC_analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380705330
git clone --depth 1 --no-tags https://github.com/zzfd97/h265enc_v1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375326622
git clone --depth 1 --no-tags https://github.com/zzfd97/sdram_ov5640_an430_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375326755
git clone --depth 1 --no-tags https://github.com/ismailcemunver-old/VerySimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377179194
git clone --depth 1 --no-tags https://github.com/chmousset/wrapped_newmot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375692572
git clone --depth 1 --no-tags https://github.com/dsanchezlo/Planti-Inador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376135929
git clone --depth 1 --no-tags https://github.com/h20200177/RISCV_ResearchPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376607975
git clone --depth 1 --no-tags https://github.com/karentp/StateMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377365203
git clone --depth 1 --no-tags https://github.com/Antonio-Colonna/Lab3ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375403035
git clone --depth 1 --no-tags https://github.com/digantrastogi/Intelligent-Traffic-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379529517
git clone --depth 1 --no-tags https://github.com/kavishranawella/Sem_5-Matrix_Muliplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378467177
git clone --depth 1 --no-tags https://github.com/RookieLT/Two-Neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378236856
git clone --depth 1 --no-tags https://github.com/TanmayD23/Car-alarm-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384934405
git clone --depth 1 --no-tags https://github.com/majeedullah/Stop_watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385048154
git clone --depth 1 --no-tags https://github.com/OmPrakashSahoo416/VHDL-and-Verilog-code-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384346193
git clone --depth 1 --no-tags https://github.com/IamDestruction/DualPortSynchronousRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384548235
git clone --depth 1 --no-tags https://github.com/jirayupeetakul-jay/fpgaMEMC_forCVS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384836050
git clone --depth 1 --no-tags https://github.com/antonyctyung/AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381005218
