#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002023069db50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000202306a4620 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_00000202306be710 .functor NOT 1, L_0000020230718810, C4<0>, C4<0>, C4<0>;
L_00000202306be6a0 .functor XOR 4, L_0000020230719530, L_0000020230717c30, C4<0000>, C4<0000>;
L_00000202306bd910 .functor XOR 4, L_00000202306be6a0, L_00000202307181d0, C4<0000>, C4<0000>;
v0000020230716610_0 .net *"_ivl_10", 3 0, L_00000202307181d0;  1 drivers
v00000202307166b0_0 .net *"_ivl_12", 3 0, L_00000202306bd910;  1 drivers
v0000020230716750_0 .net *"_ivl_2", 3 0, L_0000020230719710;  1 drivers
v0000020230717cd0_0 .net *"_ivl_4", 3 0, L_0000020230719530;  1 drivers
v00000202307192b0_0 .net *"_ivl_6", 3 0, L_0000020230717c30;  1 drivers
v00000202307195d0_0 .net *"_ivl_8", 3 0, L_00000202306be6a0;  1 drivers
v0000020230717d70_0 .var "clk", 0 0;
v0000020230718e50_0 .net "data0", 3 0, v00000202307162f0_0;  1 drivers
v0000020230719350_0 .net "data1", 3 0, v0000020230715ad0_0;  1 drivers
v0000020230718950_0 .net "data2", 3 0, v0000020230716070_0;  1 drivers
v0000020230718450_0 .net "data3", 3 0, v00000202307164d0_0;  1 drivers
v0000020230719170_0 .net "data4", 3 0, v0000020230716250_0;  1 drivers
v0000020230718db0_0 .net "data5", 3 0, v0000020230716110_0;  1 drivers
v0000020230717ff0_0 .net "out_dut", 3 0, v0000020230716570_0;  1 drivers
v0000020230717af0_0 .net "out_ref", 3 0, v0000020230715a30_0;  1 drivers
v00000202307193f0_0 .net "sel", 2 0, v00000202307158f0_0;  1 drivers
v0000020230718090_0 .var/2u "stats1", 159 0;
v0000020230719210_0 .var/2u "strobe", 0 0;
v0000020230718130_0 .net "tb_match", 0 0, L_0000020230718810;  1 drivers
v0000020230719490_0 .net "tb_mismatch", 0 0, L_00000202306be710;  1 drivers
v0000020230718270_0 .net "wavedrom_enable", 0 0, v0000020230715cb0_0;  1 drivers
v0000020230717b90_0 .net "wavedrom_title", 511 0, v0000020230715990_0;  1 drivers
L_0000020230719710 .concat [ 4 0 0 0], v0000020230715a30_0;
L_0000020230719530 .concat [ 4 0 0 0], v0000020230715a30_0;
L_0000020230717c30 .concat [ 4 0 0 0], v0000020230716570_0;
L_00000202307181d0 .concat [ 4 0 0 0], v0000020230715a30_0;
L_0000020230718810 .cmp/eeq 4, L_0000020230719710, L_00000202306bd910;
S_00000202306a47b0 .scope module, "good1" "RefModule" 3 105, 4 2 0, S_00000202306a4620;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 4 "data0";
    .port_info 2 /INPUT 4 "data1";
    .port_info 3 /INPUT 4 "data2";
    .port_info 4 /INPUT 4 "data3";
    .port_info 5 /INPUT 4 "data4";
    .port_info 6 /INPUT 4 "data5";
    .port_info 7 /OUTPUT 4 "out";
v00000202303ac2c0_0 .net "data0", 3 0, v00000202307162f0_0;  alias, 1 drivers
v0000020230673760_0 .net "data1", 3 0, v0000020230715ad0_0;  alias, 1 drivers
v00000202306b0220_0 .net "data2", 3 0, v0000020230716070_0;  alias, 1 drivers
v00000202306a1840_0 .net "data3", 3 0, v00000202307164d0_0;  alias, 1 drivers
v00000202306a1d90_0 .net "data4", 3 0, v0000020230716250_0;  alias, 1 drivers
v0000020230715fd0_0 .net "data5", 3 0, v0000020230716110_0;  alias, 1 drivers
v0000020230715a30_0 .var "out", 3 0;
v0000020230716390_0 .net "sel", 2 0, v00000202307158f0_0;  alias, 1 drivers
E_000002023069e6f0/0 .event edge, v0000020230716390_0, v00000202303ac2c0_0, v0000020230673760_0, v00000202306b0220_0;
E_000002023069e6f0/1 .event edge, v00000202306a1840_0, v00000202306a1d90_0, v0000020230715fd0_0;
E_000002023069e6f0 .event/or E_000002023069e6f0/0, E_000002023069e6f0/1;
S_00000202303ae7d0 .scope module, "stim1" "stimulus_gen" 3 95, 3 6 0, S_00000202306a4620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "sel";
    .port_info 2 /OUTPUT 4 "data0";
    .port_info 3 /OUTPUT 4 "data1";
    .port_info 4 /OUTPUT 4 "data2";
    .port_info 5 /OUTPUT 4 "data3";
    .port_info 6 /OUTPUT 4 "data4";
    .port_info 7 /OUTPUT 4 "data5";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
v0000020230715d50_0 .net "clk", 0 0, v0000020230717d70_0;  1 drivers
v00000202307162f0_0 .var "data0", 3 0;
v0000020230715ad0_0 .var "data1", 3 0;
v0000020230716070_0 .var "data2", 3 0;
v00000202307164d0_0 .var "data3", 3 0;
v0000020230716250_0 .var "data4", 3 0;
v0000020230716110_0 .var "data5", 3 0;
v00000202307158f0_0 .var "sel", 2 0;
v0000020230715cb0_0 .var "wavedrom_enable", 0 0;
v0000020230715990_0 .var "wavedrom_title", 511 0;
E_000002023069e7b0/0 .event negedge, v0000020230715d50_0;
E_000002023069e7b0/1 .event posedge, v0000020230715d50_0;
E_000002023069e7b0 .event/or E_000002023069e7b0/0, E_000002023069e7b0/1;
E_000002023069f130 .event negedge, v0000020230715d50_0;
E_000002023069f330 .event posedge, v0000020230715d50_0;
S_00000202303ae960 .scope task, "wavedrom_start" "wavedrom_start" 3 24, 3 24 0, S_00000202303ae7d0;
 .timescale -12 -12;
v00000202307167f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000202303aeaf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 27, 3 27 0, S_00000202303ae7d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000202306bbaf0 .scope module, "top_module1" "TopModule" 3 115, 5 3 0, S_00000202306a4620;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 4 "data0";
    .port_info 2 /INPUT 4 "data1";
    .port_info 3 /INPUT 4 "data2";
    .port_info 4 /INPUT 4 "data3";
    .port_info 5 /INPUT 4 "data4";
    .port_info 6 /INPUT 4 "data5";
    .port_info 7 /OUTPUT 4 "out";
v0000020230715b70_0 .net "data0", 3 0, v00000202307162f0_0;  alias, 1 drivers
v00000202307161b0_0 .net "data1", 3 0, v0000020230715ad0_0;  alias, 1 drivers
v0000020230715df0_0 .net "data2", 3 0, v0000020230716070_0;  alias, 1 drivers
v0000020230715e90_0 .net "data3", 3 0, v00000202307164d0_0;  alias, 1 drivers
v0000020230715c10_0 .net "data4", 3 0, v0000020230716250_0;  alias, 1 drivers
v0000020230716430_0 .net "data5", 3 0, v0000020230716110_0;  alias, 1 drivers
v0000020230716570_0 .var "out", 3 0;
v0000020230715f30_0 .net "sel", 2 0, v00000202307158f0_0;  alias, 1 drivers
S_00000202306bbc80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 127, 3 127 0, S_00000202306a4620;
 .timescale -12 -12;
E_000002023069ecf0 .event edge, v0000020230719210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000020230719210_0;
    %nor/r;
    %assign/vec4 v0000020230719210_0, 0;
    %wait E_000002023069ecf0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000202303ae7d0;
T_3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000202307162f0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000020230715ad0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000020230716070_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000202307164d0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000020230716250_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000020230716110_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000202307158f0_0, 0;
    %wait E_000002023069f130;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002023069f330;
    %load/vec4 v00000202307158f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000202307158f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000002023069f130;
    %fork TD_tb.stim1.wavedrom_stop, S_00000202303aeaf0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002023069e7b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %split/vec4 4;
    %assign/vec4 v00000202307164d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020230716070_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020230715ad0_0, 0;
    %assign/vec4 v00000202307162f0_0, 0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 11;
    %split/vec4 3;
    %assign/vec4 v00000202307158f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020230716110_0, 0;
    %assign/vec4 v0000020230716250_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000202306a47b0;
T_4 ;
    %wait E_000002023069e6f0;
    %load/vec4 v0000020230716390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020230715a30_0, 0, 4;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v00000202303ac2c0_0;
    %store/vec4 v0000020230715a30_0, 0, 4;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0000020230673760_0;
    %store/vec4 v0000020230715a30_0, 0, 4;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v00000202306b0220_0;
    %store/vec4 v0000020230715a30_0, 0, 4;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v00000202306a1840_0;
    %store/vec4 v0000020230715a30_0, 0, 4;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v00000202306a1d90_0;
    %store/vec4 v0000020230715a30_0, 0, 4;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0000020230715fd0_0;
    %store/vec4 v0000020230715a30_0, 0, 4;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000202306bbaf0;
T_5 ;
    %wait E_000002023069e6f0;
    %load/vec4 v0000020230715f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020230716570_0, 0, 4;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0000020230715b70_0;
    %store/vec4 v0000020230716570_0, 0, 4;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v00000202307161b0_0;
    %store/vec4 v0000020230716570_0, 0, 4;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0000020230715df0_0;
    %store/vec4 v0000020230716570_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0000020230715e90_0;
    %store/vec4 v0000020230716570_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0000020230715c10_0;
    %store/vec4 v0000020230716570_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0000020230716430_0;
    %store/vec4 v0000020230716570_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000202306a4620;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020230717d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020230719210_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_00000202306a4620;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000020230717d70_0;
    %inv;
    %store/vec4 v0000020230717d70_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000202306a4620;
T_8 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0000020230715d50_0, v0000020230719490_0, v00000202307193f0_0, v0000020230718e50_0, v0000020230719350_0, v0000020230718950_0, v0000020230718450_0, v0000020230719170_0, v0000020230718db0_0, v0000020230717af0_0, v0000020230717ff0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000202306a4620;
T_9 ;
    %load/vec4 v0000020230718090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000020230718090_0, 64, 32>, &PV<v0000020230718090_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 139 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000020230718090_0, 128, 32>, &PV<v0000020230718090_0, 0, 32> {0 0 0};
    %vpi_call/w 3 140 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 141 "$display", "Mismatches: %1d in %1d samples", &PV<v0000020230718090_0, 128, 32>, &PV<v0000020230718090_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_00000202306a4620;
T_10 ;
    %wait E_000002023069e7b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020230718090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020230718090_0, 4, 32;
    %load/vec4 v0000020230718130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000020230718090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020230718090_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020230718090_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020230718090_0, 4, 32;
T_10.0 ;
    %load/vec4 v0000020230717af0_0;
    %load/vec4 v0000020230717af0_0;
    %load/vec4 v0000020230717ff0_0;
    %xor;
    %load/vec4 v0000020230717af0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0000020230718090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 156 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020230718090_0, 4, 32;
T_10.6 ;
    %load/vec4 v0000020230718090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020230718090_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000202306a4620;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 164 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 165 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob076_always_case_test.sv";
    "dataset_code-complete-iccad2023/Prob076_always_case_ref.sv";
    "results\deepseek-r1_14b_0shot_temp0.0\Prob076_always_case/Prob076_always_case_sample01.sv";
