\section{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}
\label{group__TIM__Output__Compare__Preload__State}\index{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}(S\+T\+A\+TE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\label{group__TIM__Output__Compare__Preload__State_ga48cc07c5e87b5fd7549b7668f1598ab5}} 
\index{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}!I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}}
\index{I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE@{I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}!T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}}
\subsubsection{I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+T\+I\+M\+\_\+\+O\+C\+P\+R\+E\+L\+O\+A\+D\+\_\+\+S\+T\+A\+TE(\begin{DoxyParamCaption}\item[{}]{S\+T\+A\+TE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((STATE) == TIM_OCPreload_Enable) || \(\backslash\)
                                       ((STATE) == TIM_OCPreload_Disable))
\end{DoxyCode}


Definition at line \textbf{ 826} of file \textbf{ stm32f4xx\+\_\+tim.\+h}.

\mbox{\label{group__TIM__Output__Compare__Preload__State_ga0cbcc3c4d90d61d85550db2173737ed6}} 
\index{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}!T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable@{T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable}}
\index{T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable@{T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable}!T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}}
\subsubsection{T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Disable~((uint16\+\_\+t)0x0000)}



Definition at line \textbf{ 825} of file \textbf{ stm32f4xx\+\_\+tim.\+h}.

\mbox{\label{group__TIM__Output__Compare__Preload__State_gad647db2e7a89bd6db3c787680afccf8f}} 
\index{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}!T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable@{T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable}}
\index{T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable@{T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable}!T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State@{T\+I\+M\+\_\+\+Output\+\_\+\+Compare\+\_\+\+Preload\+\_\+\+State}}
\subsubsection{T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+Preload\+\_\+\+Enable~((uint16\+\_\+t)0x0008)}



Definition at line \textbf{ 824} of file \textbf{ stm32f4xx\+\_\+tim.\+h}.

