

================================================================
== Vitis HLS Report for 'threshold'
================================================================
* Date:           Tue Jul 25 10:20:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      263|      263|  1.315 us|  1.315 us|  263|  263|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_threshold_Pipeline_VITIS_LOOP_16_1_fu_61  |threshold_Pipeline_VITIS_LOOP_16_1  |      260|      260|  1.300 us|  1.300 us|  260|  260|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      50|    129|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     75|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      56|    208|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |grp_threshold_Pipeline_VITIS_LOOP_16_1_fu_61  |threshold_Pipeline_VITIS_LOOP_16_1  |        0|   0|  50|  129|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                         |                                    |        0|   0|  50|  129|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  25|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    |in_r_blk_n         |   9|          2|    1|          2|
    |in_r_ce0           |   9|          2|    1|          2|
    |in_r_read          |  14|          3|    1|          3|
    |out_r_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  75|         16|    6|         16|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |grp_threshold_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  6|   0|    6|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     threshold|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     threshold|  return value|
|in_r_empty_n   |   in|    1|  ap_ctrl_hs|     threshold|  return value|
|in_r_read      |  out|    1|  ap_ctrl_hs|     threshold|  return value|
|in_r_address0  |  out|    8|    mem_fifo|          in_r|         array|
|in_r_ce0       |  out|    1|    mem_fifo|          in_r|         array|
|in_r_q0        |   in|   16|    mem_fifo|          in_r|         array|
|out_r_TDATA    |  out|    8|        axis|         out_r|       pointer|
|out_r_TVALID   |  out|    1|        axis|         out_r|       pointer|
|out_r_TREADY   |   in|    1|        axis|         out_r|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

