IF IN MANUFACTURE MODE
======================
*** G-cache parity error: CAUSE 00030000
Reason for entering POD mode: POD mode switch set or POD key pressed.
POD 0b/00> Gcache TAG ADDR test for sets 0, 1, 2 PASSED
Gcache TAG DATA test for sets 0, 1, 2 PASSED
Gcache RAM DATA test for sets 0, 1, 2 PASSED
Gcache TAG ADDR test for set 3 PASSED
Gcache TAG DATA test for set 3 PASSED
Gcache RAM DATA test for set 3 PASSED
Dcache tag test pass 

Welcome to Everest manufacturing mode.
Initializing master IO4...
Testing master IA chip registers (slot 0c)...
Testing map RAM in master IO4's IA chip (slot 0c)...
Testing master EPC (slot 0c, adap 01)...
Initializing EPC UART...


IP21 PROM (BE) SGI Version 5  built 04:22:15 PM Jul 20, 1994
 -- USING SYS. CTLR. UART -- 
 --   POD MODE ENABLED    -- 
Initializing hardware inventory...              ...done.
    CPU 11/00 is bootmaster
Testing and clearing bus tags...                ...passed.
Configuring memory...
    Using standard interleave algorithm.
Running built-in memory test... 10
                                                ...passed.
Writing cfginfo to memory
Initializing MPCONF blocks
Checking CC Join...                             ...passed. 
Checking CC Write Gatherer...                   ...passed. 
Checking EAROM...                               ...passed.

Checking slave processor diag results...
Checking FPU...                                ... passed. 
    Enabled 64 Megabytes of main memory
    Enabled 2 processors

Entering POD mode.
Reason for entering POD mode: POD mode switch set or POD key pressed.
.......


IP21 PROM (BE) SGI Version 5  built 10:47:48 AM Jul 21, 1994
Initializing hardware inventory...              ...done.
    CPU 11/00 is bootmaster
Testing and clearing bus tags...                ...passed.
Configuring memory...
    Using standard interleave algorithm.
Running built-in memory test... 10
                                                ...passed.
Writing cfginfo to memory
Initializing MPCONF blocks
Checking CC Join...                             ...passed. 
Checking CC Write Gatherer...                   ...passed. 
Checking EAROM...                               ...passed.
Checking slave processor diag results...
Checking FPU...                                ... passed. 
    Enabled 64 Megabytes of main memory
    Enabled 2 processors
Downloading PROM header information...
Downloading PROM code...
Jumping into IO4 PROM.

PROM Segment Loader SGI Version 1.0 Rev A MIPS3,   Jun  6, 1994
Loading and executing R8000 boot prom image...

IO4 PROM Monitor SGI Version 3.01 Rev A IP21,   Jun  6, 1994 (BE64)
Sizing caches...
Initializing exception vectors.
Initializing IO4 subsystems.
Fixing vpids...
Initializing environment
Initializing software and devices.
Initializing write-gatherer...
Initializing write-gatherer...
Initializing write-gatherer...
All initialization and diagnostics completed.
Bootmaster processor already started.
Starting processor #1
Comparing EAROM checksums...
Checking hardware inventory...


System Maintenance Menu

1) Start System
2) Install System Software
3) Run Diagnostics
4) Recover System
5) Enter Command Monitor

Option? 


During POD MODE:

POD 0b/00> help
All numerical inputs should be in hex with or without 0x preceding them.
Commands may be separated by semicolons, and loops may be nested.
     Write byte:       wb ADDRESS NUMBER
     Write halfword:   wh ADDRESS NUMBER
     Write word:       ww ADDRESS NUMBER
     Write double:     wd ADDRESS NUMBER
     Display byte:     db ADDRESS
     Display halfword: dh ADDRESS
     Display word:     dw ADDRESS
     Display double:   dd ADDRESS
     Display niblet master debug buffer:   dm NUMBER
     Display niblet slave debug buffer:   ds NUMBER
     Display register: dr <sr || sp || all>
     Write register:   wr < sr >
     'scope loop:      sloop (COMMAND)
     Finite loop:      loop TIMES (COMMAND)
     Slot contents:    info
     Mem diagnostic:   mem LOADDR HIADDR
     Jump to address:  j ADDRESS
     Jump to address:  j1 ADDRESS PARAM1
     Jump to address:  j2 ADDRESS PARAM1 PARAM2
     Disp. config reg: dc SLOT REGNUM
     Write config reg: wc SLOT REGNUM VALUE
     Disp mem bd regs: dmc SLOT
     Disp io brd regs: dio SLOT
     Reset the system: reset
     Run Niblet:       niblet <0 - 9>
     Send interrupt:   si SLOT CPU LEVEL
     Clear TLB:        flusht
     Dump TLB:         td <index | all>
     Clear State:      clear
     Decode Address:   decode PHYSADDR
     Walk a bit:       walk <loaddr> <hiaddr> <cont on fails>
     Dump dcache tag:  dtag addr 
     Dump scache tag:  stag PHYSADDR 
     Dump scache tags: staga state_mask
     Dump dcache tags: dtaga state_mask
     Goto slave mode:  slave
     Set Page Size:    setpg PAGESIZE
     Show Page Size:   showpg
     Download IO PROM: io
     Why are we here?: why
     Disable unit:     disable SLOT UNIT
     Enable unit:      enable SLOT UNIT
     Force disable:    fdisable SLOT UNIT
     Force enable:     fenable SLOT UNIT
     Display config:   devc SLOT | all
     Reinit inventory: zap
     Display MPCONF:   dmpc VPID
     Fix EAROM cksum:  fixcksum
     Show EAROM cksum: cksum
     G$ Parity Range:  gparity_r LOADDR HIADDR
     G$ Parity:        gparity
D 0b/00> info
System physical configuration:
  Slot 01:      Empty
  Slot 02:      Empty
  Slot 03:      Empty
  Slot 04:      Empty
  Slot 05:      Empty
  Slot 06:      Empty
  Slot 07:      Empty
  Slot 08:      Empty
  Slot 09:      Empty
  Slot 0a:      Memory board
  Slot 0b:      CPU board
  Slot 0c:      I/O board
This processor is slot 0b, cpu 00.
POD 0b/00> devc all
Memory size: 64 M
Bus clock frequency: 47 MHz
Virtual dip switches: 0x00001400
Slot 0x01: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x02: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x03: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x04: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x05: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x06: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x07: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x08: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x09: Type = 0x00, Name = EMPTY
   Rev: 0       Inventory: 0x00000000    Diag Value: 0x00000000, Enabled
Slot 0x0a: Type = 0x31, Name = MC3
   Rev: 16      Inventory: 0x00000031    Diag Value: 0x00000000, Enabled
        Bank 0: IP 0, IF 0, SIMM type 1, Bloc 0x00000000
                Inventory 0x01, DiagVal 0x00, Enabled
        Bank 1: Not populated.
        Bank 2: Not populated.
        Bank 3: Not populated.
        Bank 4: Not populated.
        Bank 5: Not populated.
        Bank 6: Not populated.
        Bank 7: Not populated.
Slot 0x0b: Type = 0x12, Name = IP21
   Rev: 3       Inventory: 0x00000012    Diag Value: 0x00000000, Enabled
        CPU 0: Inventory 0x00, DiagVal 0x00, Info 0x00
               Virt. #0, Speed 75 MHz, Cache Size 4096 kB, Prom rev 5, Enabled
        CPU 1: Inventory 0x00, DiagVal 0x00, Info 0x00
               Virt. #1, Speed 75 MHz, Cache Size 4096 kB, Prom rev 5, Enabled
Slot 0x0c: Type = 0x21, Name = IO4
   Rev: 2       Inventory: 0x00000021    Diag Value: 0x00000000, Enabled
  Window Number: 1
        PADAP 1: EPC (0x0e), Inventory 0x0e, DiagVal 0x00, VirtID 0, Enabled
        PADAP 2: F   (0x0f), Inventory 0x0f, DiagVal 0x00, VirtID 0, Enabled
        PADAP 3: F   (0x0f), Inventory 0x0f, DiagVal 0x00, VirtID 0, Enabled
        PADAP 4: S1  (0x0d), Inventory 0x0d, DiagVal 0x00, VirtID 0, Enabled
        PADAP 5: Not populated.
 (0x00), Inventory 0x00, DiagVal 0x00, VirtID 0, Enabled
        PADAP 6: Not populated.
 (0x00), Inventory 0x00, DiagVal 0x00, VirtID 0, Enabled
        PADAP 7: Not populated.
 (0x00), Inventory 0x00, DiagVal 0x00, VirtID 0, Enabled
POD 0b/00> dr all
r00: 0000000000000000  r01: 0000000008000000  r02: 0000000000000000  
r03: 0000000000000000  r04: 00000000000000dc  r05: 0000000000000000  
r06: 0000000000000000  r07: 800000041fc2f940  r08: ffffffffffff8008  
r09: a80000000186efa5  r10: a80000000181eb20  r11: a80000000186e8e8  
r12: a800000001802470  r13: 0000000000000000  r14: 0000000000000146  
r15: 0000000000000000  r16: a800000001800998  r17: 0000000000000000  
r18: a8000000018bd6a8  r19: a8000000018bd688  r20: a800000001967be0  
r21: a800000001967ed0  r22: 128889416c4318d4  r23: a8000000018d1d98  
r24: a80000000186efb4  r25: 0000000000000054  r26: 9000000000000400  
r27: 0000000000000000  r28: 0000000000000008  r29: a800000001967a30  
r30: a8000000018d1dc0  r31: a800000001812140  BVA: a8000000000ffff0
EPC: a800000001812190   SR: 0000002224077c00
Cause: 0000000008030800  ( INT:----4--- )
POD 0b/00> dr sr
SR: 0000002224077c00
POD 0b/00> dr sp
SP: a8000000000ff928
POD 0b/00> sloop (dr sp)
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
SP: a8000000000ff698
POD 0b/00> wb 9000000000090000 1
9000000000090000: 01 
9000000000090001: 2
9000000000090001: 02 
9000000000090002: 3
9000000000090002: 03 
9000000000090003: 4
9000000000090003: 04 
9000000000090004: n
POD 0b/00> db 9000000000090000 1
9000000000090000: 01 
9000000000090001: 02 
9000000000090002: 03 
9000000000090003: 04 
9000000000090004: 00 n
*** Invalid POD command: '1'
POD 0b/00> wh 9000000000700000 2
9000000000700000: 0002 
9000000000700002: 4
9000000000700002: 0004 
9000000000700004: 6
9000000000700004: 0006 
9000000000700006: 8
9000000000700006: 0008 
9000000000700008: n
POD 0b/00> dh 0x9000000000700000
9000000000700000: 0002 
9000000000700002: 0004 
9000000000700004: 0006 
9000000000700006: 0008 
9000000000700008: 0000 n
POD 0b/00> ww 9000000000700080 10
9000000000700080: 00000010 
9000000000700084: 20
9000000000700084: 00000020 
9000000000700088: 100
9000000000700088: 00000100 
900000000070008c: 1000
900000000070008c: 00001000 
9000000000700090: n
POD 0b/00> dw 9000000000700080
9000000000700080: 00000010 
9000000000700084: 00000020 n

D 0b/00> wr sr 0
POD 0b/00> dr sr
SR: 0000000000000000
POD 0b/00> loop 2 (dr sr)
SR: 0000000000000000
SR: 0000000000000000
POD 0b/00> mem 9000000000600000 900000000060f000
Walking address...      Passed!
Read/Write Test......   Passed!
Addr Pattern Test...    Passed!
POD 0b/00> dc b 0
Slot 0b, Reg 00: 000000000000000f
POD 0b/00> dc b 1
Slot 0b, Reg 01: 0000000000000001
POD 0b/00> dc b 2
Slot 0b, Reg 02: 0000000000000003
POD 0b/00> dmc a
Configuration of the memory board in slot 0a
 EBus Error:   00000000
 Leaf Enable:  0000000f
 Bank Enable:  00000001
 BIST Result:  00000000
 Leaf 0:
  BIST = 00014000, Error = 00000000, ErrAddrHi = 00000000, ErrAddrLo = 00000000
  Syndrome 0: 0000, Syndrome 1: 0000, Syndrome 2: 0000, Syndrome 3: 0000
  Bank 0: Size = 00000001, Base = 00000000, IF = 00000000, IP = 00000000
  Bank 1: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
  Bank 2: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
  Bank 3: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
 Leaf 1:
  BIST = 00000000, Error = 00000000, ErrAddrHi = 00000000, ErrAddrLo = 00000000
  Syndrome 0: 0000, Syndrome 1: 0000, Syndrome 2: 0000, Syndrome 3: 0000
  Bank 0: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
  Bank 1: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
  Bank 2: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
  Bank 3: Size = 00000007, Base = 00000000, IF = 00000000, IP = 00000000
POD 0b/00> reset


IP21 PROM (BE) SGI Version 5  built 10:47:48 AM Jul 21, 1994
 --   POD MODE ENABLED    -- 
Initializing hardware inventory...              ...done.
    CPU 11/00 is bootmaster
Testing and clearing bus tags...                ...passed.
Configuring memory...
    Using standard interleave algorithm.
Running built-in memory test... 10
                                                ...passed.
Writing cfginfo to memory
Initializing MPCONF blocks
Checking CC Join...                             ...passed. 
Checking CC Write Gatherer...                   ...passed. 
Checking EAROM...                               ...passed.
Checking slave processor diag results...
Checking FPU...                                ... passed. 
    Enabled 64 Megabytes of main memory
    Enabled 2 processors

Entering POD mode.
Reason for entering POD mode: POD mode switch set or POD key pressed.
POD 0b/00> si 2 1 1
POD 0b/00> td 1
01/00: hi c000000000400000 lo 00000000 <PID 00000000 V c000000000404000 P 00000000    Uncached CPU>
01/01: hi c000000000200000 lo 00000000 <PID 00000000 V c000000000204000 P 00000000    Uncached CPU>
01/02: hi c000000000000000 lo 00000000 <PID 00000000 V c000000000004000 P 00000000    Uncached CPU>
POD 0b/00> clear
Cleared CPU error state.
  Cleared memory board 0a's error registers
Cleared memory error state.
  Cleared IO board 0c's error registers
Cleared IO error state.
POD 0b/00>  decode 0x7ffffffff000
7ffffffff000 decodes to slot 0x0a, leaf 0, bank 0 (A)
POD 0b/00> decode 8
00000008 decodes to slot 0x0a, leaf 0, bank 0 (A)
POD 0b/00> decode 0x99800
00099800 decodes to slot 0x0a, leaf 0, bank 0 (A)
POD 0b/00> walk 0x100 0x3ff0 1
Converting to uncached, unmapped addresses (9000000000000100 to 9000000000003ff0)
Test Passed.               
POD 0b/00> dtag 9000000001880000
virtual addr at == 9000000001880000
Tag == 000000fc
Valid bits == 00000000
POD 0b/00> walk 0x100 0x3ff0 1
Converting to uncached, unmapped addresses (9000000000000100 to 9000000000003ff0)
Test Passed.               
POD 0b/00> dtag 9000000001880000
virtual addr at == 9000000001880000
Tag == 000000fc
Valid bits == 00000000
POD 0b/00>  slave
Invalidating I and D Caches
Jumping to 800000041fc03748
 slave
Invalidating I and D Caches
Jumping to 800000041fc03748

POD 0b/00> showpg
Page size: 00004000 bytes
POD 0b/00> why
Reason for entering POD mode: POD mode switch set or POD key pressed.
POD 0b/00> disable b 1
CPU 0b/01 disabled.
POD 0b/00> devc b
Slot 0x0b: Type = 0x12, Name = IP21
   Rev: 3       Inventory: 0x00000012    Diag Value: 0x00000000, Enabled
        CPU 0: Inventory 0x00, DiagVal 0x00, Info 0x00
               Virt. #0, Speed 75 MHz, Cache Size 4096 kB, Prom rev 5, Enabled
        CPU 1: Inventory 0x00, DiagVal 0x00, Info 0x00
               Virt. #1, Speed 75 MHz, Cache Size 4096 kB, Prom rev 5, Disabled
POD 0b/00> enable b 1
CPU 0b/01 enabled.
POD 0b/00> devc b
Slot 0x0b: Type = 0x12, Name = IP21
   Rev: 3       Inventory: 0x00000012    Diag Value: 0x00000000, Enabled
        CPU 0: Inventory 0x00, DiagVal 0x00, Info 0x00
               Virt. #0, Speed 75 MHz, Cache Size 4096 kB, Prom rev 5, Enabled
        CPU 1: Inventory 0x00, DiagVal 0x00, Info 0x00
               Virt. #1, Speed 75 MHz, Cache Size 4096 kB, Prom rev 5, Enabled
POD 0b/00> dmpc 1
MPCONF entry for VPID 01 (0x9000000000003040):
  Magic:       ffffffffbaddeed2
  EAROM cksum: 22e5
  Saved cksum: 22e5
  Phys ID:     0b/01
  Virt ID:     01
  Launch:      00000000
  Launch parm: 00000000
  CPU Rev:     00001021
POD 0b/00> fixcksum
EAROM checksum is 22e5
POD 0b/00> gparity_r a800000001000000 a800000001800000
Starting G-cache parity test... Starting Address = a800000001000000... Ending Address = a800000001800000...
...Memory Initialized...
...Memory verified...
...done
POD 0b/00> gparity
Starting G-cache parity test... Starting Address = a800000001000000... Ending Address = a800000001800000...
...Memory Initialized...
...Memory verified...
POD 0b/00> gparity_r a800000001000000 a800000001800000
Starting G-cache parity test... Starting Address = a800000001000000... Ending Address = a800000001800000...
...Memory Initialized...
...Memory verified...
...done
POD 0b/00> gparity
Starting G-cache parity test... Starting Address = a800000001000000... Ending Address = a800000001800000...
...Memory Initialized...
...Memory verified...
...done
POD 0b/00> zap
POD 0b/00> gm
Reason for entering POD mode: POD mode switch set or POD key pressed.‰AlCÔ¨
Mem 0b/00> niblet 0
nib_kern:    *(a800000000100000) == nib_exc_start
nib_kern:    *(a800000000100c30) == nib_text_start
nib_kern:    *(a800000000105cc8) == nib_text_entry
nib_kern:    *(a800000000107240) == nib_data_start
nib_kern:    *(00000000) == nib_bss_start
nib_kern:    *(00000000) == nib_bss_end
prg_code: p1 *(a80000000010c000) == section .text, 0x00000014 words
prg_code: Padding text section from 0 to code start point 0x00000120
shrd_mem:    *(a80000000010d000) == SHMEM start (size = 00008000)
shrd_mem:    *(a800000000114fff) == SHMEM end
page_tbl: p1 *(a800000000115000) == 0010cb80 (.text VPN 0x00000000 PFN 0x0000010c)
page_tbl: p1 *(a800000000116800) == 0010db80 (SHARED VPN 0x00000300 PFN 0x0000010d)
page_tbl: p1 *(a800000000116808) == 0010eb80 (SHARED VPN 0x00000301 PFN 0x0000010e)
page_tbl: p1 *(a800000000116810) == 0010fb80 (SHARED VPN 0x00000302 PFN 0x0000010f)
page_tbl: p1 *(a800000000116818) == 00110b80 (SHARED VPN 0x00000303 PFN 0x00000110)
page_tbl: p1 *(a800000000116820) == 00111b80 (SHARED VPN 0x00000304 PFN 0x00000111)
page_tbl: p1 *(a800000000116828) == 00112b80 (SHARED VPN 0x00000305 PFN 0x00000112)
page_tbl: p1 *(a800000000116830) == 00113b80 (SHARED VPN 0x00000306 PFN 0x00000113)
page_tbl: p1 *(a800000000116838) == 00114b80 (SHARED VPN 0x00000307 PFN 0x00000114)
proc_tbl: p1 *(a800000000117000) == tests/LONG/invalid PROC. Entry = 00000120
Slot 0b CPU 00
Slot 0b CPU 01
--> Niblet (a800000000105cc8)
******************************************************************

9000000000700084: 00000020 n

Mem 0b/00> niblet 0
nib_kern:    *(a800000000100000) == nib_exc_start
nib_kern:    *(a800000000100c30) == nib_text_start
nib_kern:    *(a800000000105cc8) == nib_text_entry
nib_kern:    *(a800000000107240) == nib_data_start
nib_kern:    *(00000000) == nib_bss_start
nib_kern:    *(00000000) == nib_bss_end
prg_code: p1 *(a80000000010c000) == section .text, 0x00000014 words
prg_code: Padding text section from 0 to code start point 0x00000120
shrd_mem:    *(a80000000010d000) == SHMEM start (size = 00008000)
shrd_mem:    *(a800000000114fff) == SHMEM end
page_tbl: p1 *(a800000000115000) == 0010cb80 (.text VPN 0x00000000 PFN 0x0000010c)
page_tbl: p1 *(a800000000116800) == 0010db80 (SHARED VPN 0x00000300 PFN 0x0000010d)
page_tbl: p1 *(a800000000116808) == 0010eb80 (SHARED VPN 0x00000301 PFN 0x0000010e)
page_tbl: p1 *(a800000000116810) == 0010fb80 (SHARED VPN 0x00000302 PFN 0x0000010f)
page_tbl: p1 *(a800000000116818) == 00110b80 (SHARED VPN 0x00000303 PFN 0x00000110)
page_tbl: p1 *(a800000000116820) == 00111b80 (SHARED VPN 0x00000304 PFN 0x00000111)
page_tbl: p1 *(a800000000116828) == 00112b80 (SHARED VPN 0x00000305 PFN 0x00000112)
page_tbl: p1 *(a800000000116830) == 00113b80 (SHARED VPN 0x00000306 PFN 0x00000113)
page_tbl: p1 *(a800000000116838) == 00114b80 (SHARED VPN 0x00000307 PFN 0x00000114)
proc_tbl: p1 *(a800000000117000) == tests/LONG/invalid PROC. Entry = 00000120
Slot 0b CPU 00
Slot 0b CPU 01
--> Niblet (a800000000105cc8)
******************************************************************
0000000000005656
                0000000000000000
                                Master CPU: 0000000000000000
                                                            a800000000117000
                                                                            a800000000107850
             Number of processes active:
0000000000000001
                0000000000000120
                                0000000000000001> 0000000010101001
                                                                  0000000000000001> 0000000000000190
                     Test passed
Process number:
0000000000000001
                Supertest PASSED.

Niblet Complete.
Mem 0b/00> niblet 9
nib_kern:    *(a800000000100000) == nib_exc_start
nib_kern:    *(a800000000100c30) == nib_text_start
nib_kern:    *(a800000000105cc8) == nib_text_entry
nib_kern:    *(a800000000107240) == nib_data_start
nib_kern:    *(00000000) == nib_bss_start
nib_kern:    *(00000000) == nib_bss_end
prg_code: p1 *(a80000000010c000) == section .text, 0x00000056 words
prg_code: Padding text section from 0 to code start point 0x00000120
prg_code: p2 *(a80000000010d000) == section .text, 0x00000056 words
prg_code: Padding text section from 0 to code start point 0x00000120
shrd_mem:    *(a80000000010e000) == SHMEM start (size = 00008000)
shrd_mem:    *(a800000000115fff) == SHMEM end
page_tbl: p1 *(a800000000116000) == 0010cb80 (.text VPN 0x00000000 PFN 0x0000010c)
page_tbl: p1 *(a800000000117800) == 0010eb80 (SHARED VPN 0x00000300 PFN 0x0000010e)
page_tbl: p1 *(a800000000117808) == 0010fb80 (SHARED VPN 0x00000301 PFN 0x0000010f)
page_tbl: p1 *(a800000000117810) == 00110b80 (SHARED VPN 0x00000302 PFN 0x00000110)
page_tbl: p1 *(a800000000117818) == 00111b80 (SHARED VPN 0x00000303 PFN 0x00000111)
page_tbl: p1 *(a800000000117820) == 00112b80 (SHARED VPN 0x00000304 PFN 0x00000112)
page_tbl: p1 *(a800000000117828) == 00113b80 (SHARED VPN 0x00000305 PFN 0x00000113)
page_tbl: p1 *(a800000000117830) == 00114b80 (SHARED VPN 0x00000306 PFN 0x00000114)
page_tbl: p1 *(a800000000117838) == 00115b80 (SHARED VPN 0x00000307 PFN 0x00000115)
page_tbl: p2 *(a800000000118000) == 0010db80 (.text VPN 0x00000000 PFN 0x0000010d)
page_tbl: p2 *(a800000000119800) == 0010eb80 (SHARED VPN 0x00000300 PFN 0x0000010e)
page_tbl: p2 *(a800000000119808) == 0010fb80 (SHARED VPN 0x00000301 PFN 0x0000010f)
page_tbl: p2 *(a800000000119810) == 00110b80 (SHARED VPN 0x00000302 PFN 0x00000110)
page_tbl: p2 *(a800000000119818) == 00111b80 (SHARED VPN 0x00000303 PFN 0x00000111)
page_tbl: p2 *(a800000000119820) == 00112b80 (SHARED VPN 0x00000304 PFN 0x00000112)
page_tbl: p2 *(a800000000119828) == 00113b80 (SHARED VPN 0x00000305 PFN 0x00000113)
page_tbl: p2 *(a800000000119830) == 00114b80 (SHARED VPN 0x00000306 PFN 0x00000114)
page_tbl: p2 *(a800000000119838) == 00115b80 (SHARED VPN 0x00000307 PFN 0x00000115)
proc_tbl: p1 *(a80000000011a000) == tests/LONG/mpintadd PROC. Entry = 00000120
proc_tbl: p2 *(a80000000011a4e0) == tests/LONG/mpintadd PROC. Entry = 00000120
Slot 0b CPU 00
Slot 0b CPU 01
--> Niblet (a800000000105cc8)
******************************************************************
0000000000005656
                0000000000000000
                                Master CPU: 0000000000000000
                                                            a80000000011a000
                                                                            a800000000107850
             Number of processes active:
0000000000000002
                0000000000000120
                                0000000000000001> 0000000010101006
                                                                  0000000000000001> 0000000000000004
                     0000000000000001> 0000000000000100
                                                       0000000000000001> 00000000000000c0
          0000000000000001> 0000000000000080
                                            0000000000000001> 0000000000000040
                                                                              Test passed
Process number:
0000000000000001
                No processes left to run - twiddling.
Niblet passed on an interrupt.
Supertest PASSED.

Niblet Complete.

