Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 11 13:28:08 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ps2KeyboardReader/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.599        0.000                      0                 3390        0.087        0.000                      0                 3390        3.000        0.000                       0                  1745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
clockManager/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0       {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                        0.599        0.000                      0                 2977        0.105        0.000                      0                 2977        4.500        0.000                       0                  1538  
clockManager/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            15.250        0.000                      0                   24        0.190        0.000                      0                   24        9.500        0.000                       0                    16  
  clk_out2_clk_wiz_0            31.053        0.000                      0                  262        0.150        0.000                      0                  262       19.500        0.000                       0                   187  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  CLK100MHZ                 2.229        0.000                      0                   27        0.087        0.000                      0                   27  
CLK100MHZ           clk_out2_clk_wiz_0        4.592        0.000                      0                  127        0.634        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 6.258ns (69.698%)  route 2.721ns (30.302%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[6]
                         net (fo=1, routed)           0.624    13.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_99
    SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.124    13.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_9/O
                         net (fo=2, routed)           0.748    14.293    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_9_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 6.258ns (70.594%)  route 2.607ns (29.406%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[1]
                         net (fo=1, routed)           0.729    13.526    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_104
    SLICE_X79Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.650 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14/O
                         net (fo=2, routed)           0.529    14.180    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -14.180    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 6.258ns (71.087%)  route 2.545ns (28.913%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.619    13.416    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X79Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.540 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_12/O
                         net (fo=2, routed)           0.578    14.118    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_12_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -14.118    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 6.258ns (71.265%)  route 2.523ns (28.735%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[12]
                         net (fo=1, routed)           0.765    13.562    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_93
    SLICE_X80Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.686 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3/O
                         net (fo=2, routed)           0.410    14.096    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_3_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 6.258ns (71.393%)  route 2.508ns (28.607%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[14]
                         net (fo=1, routed)           0.618    13.415    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_91
    SLICE_X79Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.539 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1/O
                         net (fo=2, routed)           0.541    14.080    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 6.258ns (72.022%)  route 2.431ns (27.978%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[9]
                         net (fo=1, routed)           0.656    13.453    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_96
    SLICE_X76Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.577 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_6/O
                         net (fo=2, routed)           0.427    14.004    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_6_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -14.004    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 6.258ns (72.117%)  route 2.420ns (27.883%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[10]
                         net (fo=1, routed)           0.501    13.298    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_95
    SLICE_X77Y67         LUT6 (Prop_lut6_I2_O)        0.124    13.422 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5/O
                         net (fo=2, routed)           0.571    13.992    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 6.258ns (72.126%)  route 2.418ns (27.874%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[11]
                         net (fo=1, routed)           0.659    13.456    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_94
    SLICE_X76Y67         LUT6 (Prop_lut6_I2_O)        0.124    13.580 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4/O
                         net (fo=2, routed)           0.411    13.991    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -13.991    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 6.258ns (69.967%)  route 2.686ns (30.033%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[1]
                         net (fo=1, routed)           0.729    13.526    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_104
    SLICE_X79Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.650 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14/O
                         net (fo=2, routed)           0.609    14.259    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14_n_0
    SLICE_X79Y65         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.594    15.017    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y65         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[18]/C
                         clock pessimism              0.276    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X79Y65         FDRE (Setup_fdre_C_D)       -0.081    15.176    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[18]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -14.259    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 6.258ns (72.331%)  route 2.394ns (27.669%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y67         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     5.771 f  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[0]/Q
                         net (fo=15, routed)          0.651     6.421    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/A[3]
    SLICE_X79Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_19/O
                         net (fo=4, routed)           0.696     7.241    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_1
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.036    11.277 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.279    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.797 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[4]
                         net (fo=1, routed)           0.635    13.432    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_101
    SLICE_X76Y66         LUT6 (Prop_lut6_I2_O)        0.124    13.556 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11/O
                         net (fo=2, routed)           0.411    13.967    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11_n_0
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.680    15.102    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y27          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    14.893    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  0.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.183ns (38.725%)  route 0.290ns (61.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.554     1.473    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock
    SLICE_X53Y77         FDSE                                         r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[6]/Q
                         net (fo=2, routed)           0.290     1.904    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/Q[6]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.042     1.946 r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample[6]_i_1/O
                         net (fo=1, routed)           0.000     1.946    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/p_1_in[6]
    SLICE_X51Y76         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.820     1.985    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/in_100MHzClock
    SLICE_X51Y76         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[6]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.107     1.841    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.187ns (38.444%)  route 0.299ns (61.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.554     1.473    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock
    SLICE_X52Y77         FDSE                                         r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[2]/Q
                         net (fo=2, routed)           0.299     1.914    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/Q[2]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.046     1.960 r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample[2]_i_1/O
                         net (fo=1, routed)           0.000     1.960    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/p_1_in[2]
    SLICE_X51Y76         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.820     1.985    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/in_100MHzClock
    SLICE_X51Y76         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[2]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.107     1.841    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.061%)  route 0.303ns (61.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.554     1.473    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock
    SLICE_X53Y78         FDSE                                         r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelR_reg[5]/Q
                         net (fo=2, routed)           0.303     1.917    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/Q[5]
    SLICE_X51Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.962 r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample[5]_i_1/O
                         net (fo=1, routed)           0.000     1.962    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/p_1_in[5]
    SLICE_X51Y76         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.820     1.985    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/in_100MHzClock
    SLICE_X51Y76         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[5]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.107     1.841    reactionTimerProcessor/stateIdleProcessor/resultLevelRPwmModem/lastAudioSample_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.558     1.477    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock
    SLICE_X59Y69         FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[0]/Q
                         net (fo=6, routed)           0.078     1.696    reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg_n_0_[0]
    SLICE_X58Y69         LUT5 (Prop_lut5_I1_O)        0.045     1.741 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.741    reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter[2]_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.827     1.992    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock
    SLICE_X58Y69         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[2]/C
                         clock pessimism             -0.501     1.490    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.120     1.610    reactionTimerProcessor/stateResultProcessor/testResultSeperator/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestResultLevelG_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.233%)  route 0.300ns (61.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.558     1.477    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock
    SLICE_X53Y82         FDSE                                         r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelG_reg[1]/Q
                         net (fo=2, routed)           0.300     1.919    reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/Q[1]
    SLICE_X51Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.964    reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample[1]_i_1__0_n_0
    SLICE_X51Y82         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.827     1.992    reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/in_100MHzClock
    SLICE_X51Y82         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample_reg[1]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.091     1.832    reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.554     1.473    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock
    SLICE_X48Y73         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[1]/Q
                         net (fo=1, routed)           0.053     1.667    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[1]
    SLICE_X49Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.712 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[1]_i_1/O
                         net (fo=1, routed)           0.000     1.712    reactionTimerProcessor/stateIdleProcessor_n_59
    SLICE_X49Y73         FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.822     1.987    reactionTimerProcessor/in_100MHzClock
    SLICE_X49Y73         FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X49Y73         FDSE (Hold_fdse_C_D)         0.092     1.578    reactionTimerProcessor/out_ssdOutput_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.594     1.513    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock
    SLICE_X85Y73         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[18]/Q
                         net (fo=1, routed)           0.091     1.745    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg_n_0_[18]
    SLICE_X84Y73         LUT2 (Prop_lut2_I0_O)        0.048     1.793 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2[17]_i_1/O
                         net (fo=1, routed)           0.000     1.793    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2[17]_i_1_n_0
    SLICE_X84Y73         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.863     2.028    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/in_100MHzClock
    SLICE_X84Y73         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[17]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         FDRE (Hold_fdre_C_D)         0.131     1.657    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.557     1.476    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock
    SLICE_X61Y70         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[26]/Q
                         net (fo=1, routed)           0.087     1.704    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg_n_0_[26]
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.749 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[27]_i_2/O
                         net (fo=1, routed)           0.000     1.749    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[27]_i_2_n_0
    SLICE_X60Y70         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.826     1.991    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock
    SLICE_X60Y70         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[27]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.120     1.609    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestResultLevelG_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.187ns (36.342%)  route 0.328ns (63.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.558     1.477    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock
    SLICE_X52Y82         FDSE                                         r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  reactionTimerProcessor/stateIdleProcessor/bestResultLevelG_reg[6]/Q
                         net (fo=2, routed)           0.328     1.946    reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/Q[6]
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.046     1.992 r  reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.992    reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample[6]_i_1__0_n_0
    SLICE_X51Y84         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.829     1.994    reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/in_100MHzClock
    SLICE_X51Y84         FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample_reg[6]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.107     1.850    reactionTimerProcessor/stateIdleProcessor/resultLevelGPwmModem/lastAudioSample_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 globalVideoRam/displayAsciiMaps_reg[16][13][7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            globalVideoRam/displayAsciiMaps_reg[16][13][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.563     1.482    globalVideoRam/in_100MHzClock
    SLICE_X67Y83         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  globalVideoRam/displayAsciiMaps_reg[16][13][7]/Q
                         net (fo=4, routed)           0.068     1.691    globalVideoRam/displayAsciiMaps_reg[16][13][7]_0
    SLICE_X67Y83         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.833     1.998    globalVideoRam/in_100MHzClock
    SLICE_X67Y83         FDRE                                         r  globalVideoRam/displayAsciiMaps_reg[16][13][7]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X67Y83         FDRE (Hold_fdre_C_D)         0.066     1.548    globalVideoRam/displayAsciiMaps_reg[16][13][7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y12    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X46Y77    clearBestButtonDebouncer/pipeline_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X47Y77    clearBestButtonDebouncer/pipeline_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X47Y77    clearBestButtonDebouncer/pipeline_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X46Y77    clearBestButtonDebouncer/pipeline_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X46Y77    clearBestButtonDebouncer/pipeline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y64    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y64    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/factor1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y84    globalVideoRam/displayAsciiMaps_reg[0][14][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y85    globalVideoRam/displayAsciiMaps_reg[0][15][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y82    globalVideoRam/displayAsciiMaps_reg[16][13][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y84    globalVideoRam/displayAsciiMaps_reg[16][14][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y85    globalVideoRam/displayAsciiMaps_reg[16][15][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y63    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/out_busy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y64    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/product_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y64    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/product_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y77    clearBestButtonDebouncer/pipeline_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X47Y77    clearBestButtonDebouncer/pipeline_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X47Y77    clearBestButtonDebouncer/pipeline_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y77    clearBestButtonDebouncer/pipeline_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y77    clearBestButtonDebouncer/pipeline_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y77    clearBestButtonDebouncer/pipeline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y73    clock1kHz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y76    clock1kHz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y76    clock1kHz/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y76    clock1kHz/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clockManager/inst/clk_in1
  To Clock:  clockManager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockManager/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockManager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.250ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.828ns (18.666%)  route 3.608ns (81.334%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719     1.721    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y100        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.456     2.177 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           1.417     3.594    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X86Y100        LUT3 (Prop_lut3_I1_O)        0.124     3.718 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.816     4.534    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.658 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.656     5.314    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X87Y101        LUT4 (Prop_lut4_I3_O)        0.124     5.438 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.719     6.157    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    21.603    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism              0.093    21.696    
                         clock uncertainty           -0.084    21.612    
    SLICE_X87Y101        FDRE (Setup_fdre_C_CE)      -0.205    21.407    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                 15.250    

Slack (MET) :             15.250ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.828ns (18.666%)  route 3.608ns (81.334%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719     1.721    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y100        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.456     2.177 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           1.417     3.594    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X86Y100        LUT3 (Prop_lut3_I1_O)        0.124     3.718 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.816     4.534    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.658 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.656     5.314    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X87Y101        LUT4 (Prop_lut4_I3_O)        0.124     5.438 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.719     6.157    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    21.603    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism              0.093    21.696    
                         clock uncertainty           -0.084    21.612    
    SLICE_X87Y101        FDRE (Setup_fdre_C_CE)      -0.205    21.407    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                 15.250    

Slack (MET) :             15.250ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.828ns (18.666%)  route 3.608ns (81.334%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719     1.721    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y100        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.456     2.177 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           1.417     3.594    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X86Y100        LUT3 (Prop_lut3_I1_O)        0.124     3.718 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.816     4.534    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.658 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.656     5.314    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X87Y101        LUT4 (Prop_lut4_I3_O)        0.124     5.438 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.719     6.157    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    21.603    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism              0.093    21.696    
                         clock uncertainty           -0.084    21.612    
    SLICE_X87Y101        FDRE (Setup_fdre_C_CE)      -0.205    21.407    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                 15.250    

Slack (MET) :             15.440ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.498%)  route 3.419ns (80.502%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719     1.721    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y100        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.456     2.177 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           1.417     3.594    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X86Y100        LUT3 (Prop_lut3_I1_O)        0.124     3.718 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.816     4.534    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.658 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.656     5.314    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X87Y101        LUT4 (Prop_lut4_I3_O)        0.124     5.438 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.529     5.968    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    21.603    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism              0.093    21.696    
                         clock uncertainty           -0.084    21.612    
    SLICE_X86Y101        FDRE (Setup_fdre_C_CE)      -0.205    21.407    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                 15.440    

Slack (MET) :             15.440ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.498%)  route 3.419ns (80.502%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 21.603 - 20.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.719     1.721    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y100        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.456     2.177 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           1.417     3.594    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X86Y100        LUT3 (Prop_lut3_I1_O)        0.124     3.718 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.816     4.534    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I0_O)        0.124     4.658 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.656     5.314    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X87Y101        LUT4 (Prop_lut4_I3_O)        0.124     5.438 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.529     5.968    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.600    21.603    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism              0.093    21.696    
                         clock uncertainty           -0.084    21.612    
    SLICE_X86Y101        FDRE (Setup_fdre_C_CE)      -0.205    21.407    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.407    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                 15.440    

Slack (MET) :             16.682ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.966ns (32.153%)  route 2.038ns (67.847%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716     1.718    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y109        FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.681     2.818    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.299     3.117 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.330     3.447    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.124     3.571 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.636     4.207    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X86Y110        LUT4 (Prop_lut4_I3_O)        0.124     4.331 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.391     4.722    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X86Y110        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597    21.600    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y110        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
                         clock pessimism              0.093    21.693    
                         clock uncertainty           -0.084    21.609    
    SLICE_X86Y110        FDRE (Setup_fdre_C_CE)      -0.205    21.404    ps2KeyboardReader/clkDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.404    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 16.682    

Slack (MET) :             16.682ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.966ns (32.153%)  route 2.038ns (67.847%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716     1.718    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y109        FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.681     2.818    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.299     3.117 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.330     3.447    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.124     3.571 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.636     4.207    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X86Y110        LUT4 (Prop_lut4_I3_O)        0.124     4.331 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.391     4.722    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X86Y110        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.597    21.600    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y110        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
                         clock pessimism              0.093    21.693    
                         clock uncertainty           -0.084    21.609    
    SLICE_X86Y110        FDRE (Setup_fdre_C_CE)      -0.205    21.404    ps2KeyboardReader/clkDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.404    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 16.682    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.966ns (32.690%)  route 1.989ns (67.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 21.599 - 20.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716     1.718    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y109        FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.681     2.818    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.299     3.117 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.330     3.447    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.124     3.571 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.636     4.207    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X86Y110        LUT4 (Prop_lut4_I3_O)        0.124     4.331 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.342     4.673    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    21.599    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.093    21.692    
                         clock uncertainty           -0.084    21.608    
    SLICE_X86Y111        FDRE (Setup_fdre_C_CE)      -0.205    21.403    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.403    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.966ns (32.690%)  route 1.989ns (67.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 21.599 - 20.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716     1.718    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y109        FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.681     2.818    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.299     3.117 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.330     3.447    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.124     3.571 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.636     4.207    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X86Y110        LUT4 (Prop_lut4_I3_O)        0.124     4.331 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.342     4.673    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    21.599    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism              0.093    21.692    
                         clock uncertainty           -0.084    21.608    
    SLICE_X86Y111        FDRE (Setup_fdre_C_CE)      -0.205    21.403    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.403    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                 16.730    

Slack (MET) :             16.730ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.966ns (32.690%)  route 1.989ns (67.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 21.599 - 20.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716     1.718    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y109        FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.681     2.818    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X86Y110        LUT3 (Prop_lut3_I1_O)        0.299     3.117 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.330     3.447    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.124     3.571 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           0.636     4.207    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X86Y110        LUT4 (Prop_lut4_I3_O)        0.124     4.331 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.342     4.673    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.596    21.599    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism              0.093    21.692    
                         clock uncertainty           -0.084    21.608    
    SLICE_X86Y111        FDRE (Setup_fdre_C_CE)      -0.205    21.403    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.403    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                 16.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.604     0.606    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141     0.747 r  ps2KeyboardReader/dataDeb/counter_reg[3]/Q
                         net (fo=5, routed)           0.109     0.855    ps2KeyboardReader/dataDeb/counter[3]
    SLICE_X87Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.900 r  ps2KeyboardReader/dataDeb/counter[4]_i_2__1/O
                         net (fo=1, routed)           0.000     0.900    ps2KeyboardReader/dataDeb/counter[4]_i_2__1_n_0
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.875     0.877    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism             -0.259     0.619    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.092     0.711    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.604     0.606    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.141     0.747 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.142     0.889    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X86Y101        LUT6 (Prop_lut6_I3_O)        0.045     0.934 r  ps2KeyboardReader/dataDeb/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.934    ps2KeyboardReader/dataDeb/counter[2]_i_1__2_n_0
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.875     0.877    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism             -0.259     0.619    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.092     0.711    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.604     0.606    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.141     0.747 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.141     0.888    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X86Y101        LUT5 (Prop_lut5_I2_O)        0.045     0.933 r  ps2KeyboardReader/dataDeb/counter[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.933    ps2KeyboardReader/dataDeb/counter[3]_i_1__2_n_0
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.875     0.877    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism             -0.259     0.619    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.091     0.710    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.875%)  route 0.093ns (29.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.602     0.604    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y109        FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.128     0.732 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.093     0.825    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X86Y109        LUT6 (Prop_lut6_I4_O)        0.099     0.924 r  ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1/O
                         net (fo=1, routed)           0.000     0.924    ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1_n_0
    SLICE_X86Y109        FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.873     0.875    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y109        FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
                         clock pessimism             -0.272     0.604    
    SLICE_X86Y109        FDRE (Hold_fdre_C_D)         0.091     0.695    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.690%)  route 0.170ns (47.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.604     0.606    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y100        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141     0.747 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.170     0.916    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y101        LUT5 (Prop_lut5_I1_O)        0.048     0.964 r  ps2KeyboardReader/dataDeb/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.964    ps2KeyboardReader/dataDeb/counter[1]_i_1__2_n_0
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.875     0.877    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism             -0.256     0.622    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.107     0.729    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.291%)  route 0.170ns (47.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.604     0.606    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y100        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141     0.747 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.170     0.916    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y101        LUT4 (Prop_lut4_I1_O)        0.045     0.961 r  ps2KeyboardReader/dataDeb/counter[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.961    ps2KeyboardReader/dataDeb/counter[0]_i_1__7_n_0
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.875     0.877    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y101        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism             -0.256     0.622    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.091     0.713    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.767%)  route 0.203ns (52.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y110        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  ps2KeyboardReader/clkDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.203     0.947    ps2KeyboardReader/clkDeb/counter[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.045     0.992 r  ps2KeyboardReader/clkDeb/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.992    ps2KeyboardReader/clkDeb/counter[4]_i_2__0_n_0
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872     0.874    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism             -0.256     0.619    
    SLICE_X86Y111        FDRE (Hold_fdre_C_D)         0.091     0.710    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.644%)  route 0.204ns (52.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y110        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  ps2KeyboardReader/clkDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.204     0.948    ps2KeyboardReader/clkDeb/counter[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I3_O)        0.045     0.993 r  ps2KeyboardReader/clkDeb/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.993    ps2KeyboardReader/clkDeb/counter[2]_i_1__1_n_0
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872     0.874    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism             -0.256     0.619    
    SLICE_X86Y111        FDRE (Hold_fdre_C_D)         0.092     0.711    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.604     0.606    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y102        FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.141     0.747 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/Q
                         net (fo=9, routed)           0.197     0.944    ps2KeyboardReader/dataDeb/ps2DebouncedData
    SLICE_X86Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.989 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0/O
                         net (fo=1, routed)           0.000     0.989    ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0_n_0
    SLICE_X86Y102        FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.875     0.877    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y102        FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                         clock pessimism             -0.272     0.606    
    SLICE_X86Y102        FDRE (Hold_fdre_C_D)         0.091     0.697    ps2KeyboardReader/dataDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.334%)  route 0.253ns (57.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.601     0.603    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y111        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  ps2KeyboardReader/clkDeb/counter_reg[3]/Q
                         net (fo=5, routed)           0.253     0.997    ps2KeyboardReader/clkDeb/counter[3]
    SLICE_X86Y111        LUT5 (Prop_lut5_I4_O)        0.045     1.042 r  ps2KeyboardReader/clkDeb/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.042    ps2KeyboardReader/clkDeb/counter[3]_i_1__1_n_0
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.872     0.874    ps2KeyboardReader/clkDeb/CLK
    SLICE_X86Y111        FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism             -0.272     0.603    
    SLICE_X86Y111        FDRE (Hold_fdre_C_D)         0.092     0.695    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.347    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y110    ps2KeyboardReader/clkDeb/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y110    ps2KeyboardReader/clkDeb/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y109    ps2KeyboardReader/clkDeb/lastSignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y109    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y101    ps2KeyboardReader/dataDeb/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y110    ps2KeyboardReader/clkDeb/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y110    ps2KeyboardReader/clkDeb/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y110    ps2KeyboardReader/clkDeb/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y110    ps2KeyboardReader/clkDeb/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y110    ps2KeyboardReader/clkDeb/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y110    ps2KeyboardReader/clkDeb/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y111    ps2KeyboardReader/clkDeb/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y109    ps2KeyboardReader/clkDeb/lastSignal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y109    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y109    ps2KeyboardReader/clkDeb/lastSignal_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y109    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y101    ps2KeyboardReader/dataDeb/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.053ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 1.014ns (11.949%)  route 7.472ns (88.051%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.612    10.195    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X62Y97         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.509    41.512    vgaPortDriver/clk_out2
    SLICE_X62Y97         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[25]/C
                         clock pessimism             -0.001    41.511    
                         clock uncertainty           -0.095    41.417    
    SLICE_X62Y97         FDRE (Setup_fdre_C_CE)      -0.169    41.248    vgaPortDriver/currentCharPixel_reg[25]
  -------------------------------------------------------------------
                         required time                         41.248    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 31.053    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.014ns (12.381%)  route 7.176ns (87.619%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.316     9.899    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X67Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[18]/C
                         clock pessimism             -0.001    41.512    
                         clock uncertainty           -0.095    41.418    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    41.213    vgaPortDriver/currentCharPixel_reg[18]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                 31.314    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.014ns (12.381%)  route 7.176ns (87.619%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.316     9.899    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X67Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[21]/C
                         clock pessimism             -0.001    41.512    
                         clock uncertainty           -0.095    41.418    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    41.213    vgaPortDriver/currentCharPixel_reg[21]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                 31.314    

Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.014ns (12.381%)  route 7.176ns (87.619%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.316     9.899    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X67Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X67Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[30]/C
                         clock pessimism             -0.001    41.512    
                         clock uncertainty           -0.095    41.418    
    SLICE_X67Y98         FDRE (Setup_fdre_C_CE)      -0.205    41.213    vgaPortDriver/currentCharPixel_reg[30]
  -------------------------------------------------------------------
                         required time                         41.213    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                 31.314    

Slack (MET) :             31.627ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 1.014ns (12.875%)  route 6.862ns (87.125%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.002     9.585    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X69Y95         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.509    41.512    vgaPortDriver/clk_out2
    SLICE_X69Y95         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[80]/C
                         clock pessimism             -0.001    41.511    
                         clock uncertainty           -0.095    41.417    
    SLICE_X69Y95         FDRE (Setup_fdre_C_CE)      -0.205    41.212    vgaPortDriver/currentCharPixel_reg[80]
  -------------------------------------------------------------------
                         required time                         41.212    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                 31.627    

Slack (MET) :             31.633ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 1.014ns (12.885%)  route 6.855ns (87.115%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.995     9.578    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X68Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.509    41.512    vgaPortDriver/clk_out2
    SLICE_X68Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[53]/C
                         clock pessimism             -0.001    41.511    
                         clock uncertainty           -0.095    41.417    
    SLICE_X68Y93         FDRE (Setup_fdre_C_CE)      -0.205    41.212    vgaPortDriver/currentCharPixel_reg[53]
  -------------------------------------------------------------------
                         required time                         41.212    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                 31.633    

Slack (MET) :             31.633ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 1.014ns (12.885%)  route 6.855ns (87.115%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.995     9.578    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X69Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.509    41.512    vgaPortDriver/clk_out2
    SLICE_X69Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[69]/C
                         clock pessimism             -0.001    41.511    
                         clock uncertainty           -0.095    41.417    
    SLICE_X69Y93         FDRE (Setup_fdre_C_CE)      -0.205    41.212    vgaPortDriver/currentCharPixel_reg[69]
  -------------------------------------------------------------------
                         required time                         41.212    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                 31.633    

Slack (MET) :             31.832ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 1.014ns (13.157%)  route 6.693ns (86.843%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.832     9.416    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X66Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.509    41.512    vgaPortDriver/clk_out2
    SLICE_X66Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[43]/C
                         clock pessimism             -0.001    41.511    
                         clock uncertainty           -0.095    41.417    
    SLICE_X66Y94         FDRE (Setup_fdre_C_CE)      -0.169    41.248    vgaPortDriver/currentCharPixel_reg[43]
  -------------------------------------------------------------------
                         required time                         41.248    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 31.832    

Slack (MET) :             31.832ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 1.014ns (13.157%)  route 6.693ns (86.843%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.832     9.416    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X66Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.509    41.512    vgaPortDriver/clk_out2
    SLICE_X66Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[52]/C
                         clock pessimism             -0.001    41.511    
                         clock uncertainty           -0.095    41.417    
    SLICE_X66Y94         FDRE (Setup_fdre_C_CE)      -0.169    41.248    vgaPortDriver/currentCharPixel_reg[52]
  -------------------------------------------------------------------
                         required time                         41.248    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 31.832    

Slack (MET) :             31.832ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 1.014ns (13.157%)  route 6.693ns (86.843%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.707     1.709    vgaPortDriver/clk_out2
    SLICE_X78Y105        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.518     2.227 f  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           1.041     3.268    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.392 r  vgaPortDriver/x_charPixelPos[6]_i_8/O
                         net (fo=1, routed)           0.436     3.828    vgaPortDriver/x_charPixelPos[6]_i_8_n_0
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  vgaPortDriver/x_charPixelPos[6]_i_5/O
                         net (fo=3, routed)           1.118     5.070    vgaPortDriver/x_charPixelPos[6]_i_5_n_0
    SLICE_X79Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.194 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          1.266     6.459    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.832     9.416    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X66Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.509    41.512    vgaPortDriver/clk_out2
    SLICE_X66Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[68]/C
                         clock pessimism             -0.001    41.511    
                         clock uncertainty           -0.095    41.417    
    SLICE_X66Y94         FDRE (Setup_fdre_C_CE)      -0.169    41.248    vgaPortDriver/currentCharPixel_reg[68]
  -------------------------------------------------------------------
                         required time                         41.248    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                 31.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/out_charYPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.189ns (64.183%)  route 0.105ns (35.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.596     0.598    vgaPortDriver/clk_out2
    SLICE_X79Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  vgaPortDriver/out_charYPos_reg[0]/Q
                         net (fo=71, routed)          0.105     0.844    vgaPortDriver/vgaDriverReqPosY[0]
    SLICE_X78Y88         LUT5 (Prop_lut5_I3_O)        0.048     0.892 r  vgaPortDriver/out_charYPos[4]_i_2/O
                         net (fo=1, routed)           0.000     0.892    vgaPortDriver/p_0_in__1[4]
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.868     0.870    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[4]/C
                         clock pessimism             -0.259     0.611    
    SLICE_X78Y88         FDRE (Hold_fdre_C_D)         0.131     0.742    vgaPortDriver/out_charYPos_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/out_charYPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.814%)  route 0.105ns (36.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.596     0.598    vgaPortDriver/clk_out2
    SLICE_X79Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y88         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  vgaPortDriver/out_charYPos_reg[0]/Q
                         net (fo=71, routed)          0.105     0.844    vgaPortDriver/vgaDriverReqPosY[0]
    SLICE_X78Y88         LUT4 (Prop_lut4_I1_O)        0.045     0.889 r  vgaPortDriver/out_charYPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.889    vgaPortDriver/p_0_in__1[3]
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.868     0.870    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
                         clock pessimism             -0.259     0.611    
    SLICE_X78Y88         FDRE (Hold_fdre_C_D)         0.121     0.732    vgaPortDriver/out_charYPos_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.605     0.607    vgaPortDriver/clk_out2
    SLICE_X85Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  vgaPortDriver/y_counter_reg[0]/Q
                         net (fo=9, routed)           0.144     0.891    vgaPortDriver/y_counter[0]
    SLICE_X84Y98         LUT5 (Prop_lut5_I1_O)        0.048     0.939 r  vgaPortDriver/y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.939    vgaPortDriver/y_counter_0[3]
    SLICE_X84Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.877     0.879    vgaPortDriver/clk_out2
    SLICE_X84Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[3]/C
                         clock pessimism             -0.259     0.620    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.131     0.751    vgaPortDriver/y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.605     0.607    vgaPortDriver/clk_out2
    SLICE_X85Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  vgaPortDriver/y_counter_reg[0]/Q
                         net (fo=9, routed)           0.144     0.891    vgaPortDriver/y_counter[0]
    SLICE_X84Y98         LUT4 (Prop_lut4_I2_O)        0.045     0.936 r  vgaPortDriver/y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    vgaPortDriver/y_counter_0[2]
    SLICE_X84Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.877     0.879    vgaPortDriver/clk_out2
    SLICE_X84Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[2]/C
                         clock pessimism             -0.259     0.620    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.120     0.740    vgaPortDriver/y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.605     0.607    vgaPortDriver/clk_out2
    SLICE_X85Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y98         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  vgaPortDriver/y_counter_reg[0]/Q
                         net (fo=9, routed)           0.148     0.895    vgaPortDriver/y_counter[0]
    SLICE_X84Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.940 r  vgaPortDriver/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.940    vgaPortDriver/y_counter[5]_i_1_n_0
    SLICE_X84Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.877     0.879    vgaPortDriver/clk_out2
    SLICE_X84Y98         FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
                         clock pessimism             -0.259     0.620    
    SLICE_X84Y98         FDRE (Hold_fdre_C_D)         0.121     0.741    vgaPortDriver/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.605     0.607    vgaPortDriver/clk_out2
    SLICE_X83Y98         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  vgaPortDriver/x_charBasePos_reg[7]/Q
                         net (fo=4, routed)           0.134     0.882    vgaPortDriver/x_charBasePos[7]
    SLICE_X83Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.927 r  vgaPortDriver/x_charBasePos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.927    vgaPortDriver/x_charBasePos_1[7]
    SLICE_X83Y98         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.877     0.879    vgaPortDriver/clk_out2
    SLICE_X83Y98         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
                         clock pessimism             -0.272     0.607    
    SLICE_X83Y98         FDRE (Hold_fdre_C_D)         0.092     0.699    vgaPortDriver/x_charBasePos_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.896%)  route 0.159ns (46.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.605     0.607    vgaPortDriver/clk_out2
    SLICE_X83Y98         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  vgaPortDriver/x_charBasePos_reg[7]/Q
                         net (fo=4, routed)           0.159     0.907    vgaPortDriver/x_charBasePos[7]
    SLICE_X83Y97         LUT6 (Prop_lut6_I5_O)        0.045     0.952 r  vgaPortDriver/x_charBasePos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.952    vgaPortDriver/x_charBasePos_1[8]
    SLICE_X83Y97         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.877     0.879    vgaPortDriver/clk_out2
    SLICE_X83Y97         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[8]/C
                         clock pessimism             -0.256     0.623    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.092     0.715    vgaPortDriver/x_charBasePos_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.605     0.607    vgaPortDriver/clk_out2
    SLICE_X83Y97         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.128     0.735 r  vgaPortDriver/x_charBasePos_reg[4]/Q
                         net (fo=7, routed)           0.116     0.851    vgaPortDriver/x_charBasePos[4]
    SLICE_X83Y97         LUT4 (Prop_lut4_I1_O)        0.104     0.955 r  vgaPortDriver/x_charBasePos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.955    vgaPortDriver/x_charBasePos_1[6]
    SLICE_X83Y97         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.877     0.879    vgaPortDriver/clk_out2
    SLICE_X83Y97         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[6]/C
                         clock pessimism             -0.272     0.607    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.107     0.714    vgaPortDriver/x_charBasePos_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.810%)  route 0.175ns (45.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.598     0.600    vgaPortDriver/clk_out2
    SLICE_X80Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y103        FDRE (Prop_fdre_C_Q)         0.164     0.764 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=9, routed)           0.175     0.938    vgaPortDriver/x_counter_reg_n_0_[0]
    SLICE_X79Y104        LUT4 (Prop_lut4_I0_O)        0.048     0.986 r  vgaPortDriver/x_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.986    vgaPortDriver/x_counter[3]
    SLICE_X79Y104        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.867     0.869    vgaPortDriver/clk_out2
    SLICE_X79Y104        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
                         clock pessimism             -0.234     0.636    
    SLICE_X79Y104        FDRE (Hold_fdre_C_D)         0.107     0.743    vgaPortDriver/x_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.605     0.607    vgaPortDriver/clk_out2
    SLICE_X83Y97         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDRE (Prop_fdre_C_Q)         0.128     0.735 r  vgaPortDriver/x_charBasePos_reg[4]/Q
                         net (fo=7, routed)           0.116     0.851    vgaPortDriver/x_charBasePos[4]
    SLICE_X83Y97         LUT3 (Prop_lut3_I2_O)        0.098     0.949 r  vgaPortDriver/x_charBasePos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.949    vgaPortDriver/x_charBasePos_1[5]
    SLICE_X83Y97         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.877     0.879    vgaPortDriver/clk_out2
    SLICE_X83Y97         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[5]/C
                         clock pessimism             -0.272     0.607    
    SLICE_X83Y97         FDRE (Hold_fdre_C_D)         0.092     0.699    vgaPortDriver/x_charBasePos_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clockManager/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y97     vgaPortDriver/currentCharPixel_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y92     vgaPortDriver/currentCharPixel_reg[50]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X67Y93     vgaPortDriver/currentCharPixel_reg[51]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X66Y94     vgaPortDriver/currentCharPixel_reg[52]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y93     vgaPortDriver/currentCharPixel_reg[53]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y92     vgaPortDriver/currentCharPixel_reg[54]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y91     vgaPortDriver/currentCharPixel_reg[55]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y91     vgaPortDriver/currentCharPixel_reg[56]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y84     vgaPortDriver/out_charXPos_reg[1]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y84     vgaPortDriver/out_charXPos_reg[2]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y84     vgaPortDriver/out_charXPos_reg[2]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y93     vgaPortDriver/currentCharPixel_reg[51]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y94     vgaPortDriver/currentCharPixel_reg[52]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y93     vgaPortDriver/currentCharPixel_reg[53]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y93     vgaPortDriver/currentCharPixel_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y93     vgaPortDriver/currentCharPixel_reg[64]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y95     vgaPortDriver/currentCharPixel_reg[65]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y93     vgaPortDriver/currentCharPixel_reg[66]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y97     vgaPortDriver/currentCharPixel_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y93     vgaPortDriver/currentCharPixel_reg[51]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y94     vgaPortDriver/currentCharPixel_reg[52]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y93     vgaPortDriver/currentCharPixel_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y91     vgaPortDriver/currentCharPixel_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y93     vgaPortDriver/currentCharPixel_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y94     vgaPortDriver/currentCharPixel_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y93     vgaPortDriver/currentCharPixel_reg[63]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y93     vgaPortDriver/currentCharPixel_reg[64]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y95     vgaPortDriver/currentCharPixel_reg[65]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.659ns  (logic 1.791ns (16.802%)  route 8.868ns (83.198%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.717     1.719    vgaPortDriver/clk_out2
    SLICE_X81Y85         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=141, routed)         3.252     5.428    vgaPortDriver/Q[2]
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.154     5.582 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           1.416     6.998    vgaPortDriver/currentAscii_reg[2]
    SLICE_X79Y82         LUT5 (Prop_lut5_I3_O)        0.327     7.325 r  vgaPortDriver/currentAscii[2]_i_52/O
                         net (fo=1, routed)           0.000     7.325    vgaPortDriver/currentAscii[2]_i_52_n_0
    SLICE_X79Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     7.542 r  vgaPortDriver/currentAscii_reg[2]_i_24/O
                         net (fo=1, routed)           0.990     8.532    vgaPortDriver/currentAscii_reg[2]_i_24_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I3_O)        0.299     8.831 f  vgaPortDriver/currentAscii[2]_i_9/O
                         net (fo=1, routed)           0.711     9.541    vgaPortDriver/currentAscii[2]_i_9_n_0
    SLICE_X78Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.665    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.879 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.499    12.379    globalVideoRam/D[2]
    SLICE_X76Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.596    15.019    globalVideoRam/in_100MHzClock
    SLICE_X76Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/C
                         clock pessimism              0.000    15.019    
                         clock uncertainty           -0.193    14.825    
    SLICE_X76Y91         FDRE (Setup_fdre_C_D)       -0.218    14.607    globalVideoRam/currentAscii_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 1.791ns (16.783%)  route 8.881ns (83.217%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.717     1.719    vgaPortDriver/clk_out2
    SLICE_X81Y85         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=141, routed)         3.252     5.428    vgaPortDriver/Q[2]
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.154     5.582 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           1.416     6.998    vgaPortDriver/currentAscii_reg[2]
    SLICE_X79Y82         LUT5 (Prop_lut5_I3_O)        0.327     7.325 r  vgaPortDriver/currentAscii[2]_i_52/O
                         net (fo=1, routed)           0.000     7.325    vgaPortDriver/currentAscii[2]_i_52_n_0
    SLICE_X79Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     7.542 r  vgaPortDriver/currentAscii_reg[2]_i_24/O
                         net (fo=1, routed)           0.990     8.532    vgaPortDriver/currentAscii_reg[2]_i_24_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I3_O)        0.299     8.831 f  vgaPortDriver/currentAscii[2]_i_9/O
                         net (fo=1, routed)           0.711     9.541    vgaPortDriver/currentAscii[2]_i_9_n_0
    SLICE_X78Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.665    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.879 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.512    12.391    globalVideoRam/D[2]
    SLICE_X76Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.596    15.019    globalVideoRam/in_100MHzClock
    SLICE_X76Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/C
                         clock pessimism              0.000    15.019    
                         clock uncertainty           -0.193    14.825    
    SLICE_X76Y91         FDRE (Setup_fdre_C_D)       -0.201    14.624    globalVideoRam/currentAscii_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 1.791ns (16.825%)  route 8.854ns (83.175%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.717     1.719    vgaPortDriver/clk_out2
    SLICE_X81Y85         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=141, routed)         3.252     5.428    vgaPortDriver/Q[2]
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.154     5.582 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           1.416     6.998    vgaPortDriver/currentAscii_reg[2]
    SLICE_X79Y82         LUT5 (Prop_lut5_I3_O)        0.327     7.325 r  vgaPortDriver/currentAscii[2]_i_52/O
                         net (fo=1, routed)           0.000     7.325    vgaPortDriver/currentAscii[2]_i_52_n_0
    SLICE_X79Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     7.542 r  vgaPortDriver/currentAscii_reg[2]_i_24/O
                         net (fo=1, routed)           0.990     8.532    vgaPortDriver/currentAscii_reg[2]_i_24_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I3_O)        0.299     8.831 f  vgaPortDriver/currentAscii[2]_i_9/O
                         net (fo=1, routed)           0.711     9.541    vgaPortDriver/currentAscii[2]_i_9_n_0
    SLICE_X78Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.665    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.879 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.485    12.364    globalVideoRam/D[2]
    SLICE_X76Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.596    15.019    globalVideoRam/in_100MHzClock
    SLICE_X76Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[2]/C
                         clock pessimism              0.000    15.019    
                         clock uncertainty           -0.193    14.825    
    SLICE_X76Y91         FDRE (Setup_fdre_C_D)       -0.204    14.621    globalVideoRam/currentAscii_reg[2]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.547ns  (logic 1.791ns (16.981%)  route 8.756ns (83.019%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.717     1.719    vgaPortDriver/clk_out2
    SLICE_X81Y85         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.456     2.175 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=141, routed)         3.252     5.428    vgaPortDriver/Q[2]
    SLICE_X67Y83         LUT2 (Prop_lut2_I0_O)        0.154     5.582 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           1.416     6.998    vgaPortDriver/currentAscii_reg[2]
    SLICE_X79Y82         LUT5 (Prop_lut5_I3_O)        0.327     7.325 r  vgaPortDriver/currentAscii[2]_i_52/O
                         net (fo=1, routed)           0.000     7.325    vgaPortDriver/currentAscii[2]_i_52_n_0
    SLICE_X79Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     7.542 r  vgaPortDriver/currentAscii_reg[2]_i_24/O
                         net (fo=1, routed)           0.990     8.532    vgaPortDriver/currentAscii_reg[2]_i_24_n_0
    SLICE_X79Y84         LUT6 (Prop_lut6_I3_O)        0.299     8.831 f  vgaPortDriver/currentAscii[2]_i_9/O
                         net (fo=1, routed)           0.711     9.541    vgaPortDriver/currentAscii[2]_i_9_n_0
    SLICE_X78Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.665    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y85         MUXF7 (Prop_muxf7_I1_O)      0.214     9.879 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.387    12.266    globalVideoRam/D[2]
    SLICE_X76Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.596    15.019    globalVideoRam/in_100MHzClock
    SLICE_X76Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/C
                         clock pessimism              0.000    15.019    
                         clock uncertainty           -0.193    14.825    
    SLICE_X76Y91         FDRE (Setup_fdre_C_D)       -0.186    14.639    globalVideoRam/currentAscii_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.579ns  (logic 1.242ns (11.740%)  route 9.337ns (88.260%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518     2.236 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          4.126     6.362    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.150     6.512 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           3.024     9.537    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X76Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.863 r  vgaPortDriver/currentAscii[0]_i_12/O
                         net (fo=1, routed)           1.247    11.110    vgaPortDriver/currentAscii[0]_i_12_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.234 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           0.940    12.173    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X74Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.297 r  vgaPortDriver/currentAscii[0]_i_1/O
                         net (fo=1, routed)           0.000    12.297    globalVideoRam/D[0]
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.595    15.018    globalVideoRam/in_100MHzClock
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.193    14.824    
    SLICE_X74Y89         FDRE (Setup_fdre_C_D)        0.077    14.901    globalVideoRam/currentAscii_reg[0]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -12.297    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.558ns  (logic 1.242ns (11.764%)  route 9.316ns (88.236%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518     2.236 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          4.126     6.362    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.150     6.512 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           3.024     9.537    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X76Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.863 r  vgaPortDriver/currentAscii[0]_i_12/O
                         net (fo=1, routed)           1.247    11.110    vgaPortDriver/currentAscii[0]_i_12_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.234 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           0.918    12.152    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X74Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.276 r  vgaPortDriver/currentAscii[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    12.276    globalVideoRam/out_charYPos_reg[3]_12
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.595    15.018    globalVideoRam/in_100MHzClock
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.193    14.824    
    SLICE_X74Y89         FDRE (Setup_fdre_C_D)        0.081    14.905    globalVideoRam/currentAscii_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.276    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.541ns  (logic 1.242ns (11.783%)  route 9.299ns (88.217%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518     2.236 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          4.126     6.362    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.150     6.512 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           3.024     9.537    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X76Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.863 r  vgaPortDriver/currentAscii[0]_i_12/O
                         net (fo=1, routed)           1.247    11.110    vgaPortDriver/currentAscii[0]_i_12_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.234 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           0.902    12.135    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X74Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.259 r  vgaPortDriver/currentAscii[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    12.259    globalVideoRam/out_charYPos_reg[3]_14
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.595    15.018    globalVideoRam/in_100MHzClock
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.193    14.824    
    SLICE_X74Y89         FDRE (Setup_fdre_C_D)        0.079    14.903    globalVideoRam/currentAscii_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.537ns  (logic 1.242ns (11.787%)  route 9.295ns (88.213%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518     2.236 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          4.126     6.362    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.150     6.512 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           3.024     9.537    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X76Y86         LUT6 (Prop_lut6_I0_O)        0.326     9.863 r  vgaPortDriver/currentAscii[0]_i_12/O
                         net (fo=1, routed)           1.247    11.110    vgaPortDriver/currentAscii[0]_i_12_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.234 f  vgaPortDriver/currentAscii[0]_i_4/O
                         net (fo=4, routed)           0.898    12.131    vgaPortDriver/currentAscii[0]_i_4_n_0
    SLICE_X74Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.255 r  vgaPortDriver/currentAscii[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    12.255    globalVideoRam/out_charYPos_reg[3]_13
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.595    15.018    globalVideoRam/in_100MHzClock
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__0/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.193    14.824    
    SLICE_X74Y89         FDRE (Setup_fdre_C_D)        0.079    14.903    globalVideoRam/currentAscii_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -12.255    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 1.242ns (12.250%)  route 8.897ns (87.750%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518     2.236 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          4.126     6.362    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.150     6.512 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           2.118     8.630    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.326     8.956 r  vgaPortDriver/currentAscii[1]_i_7/O
                         net (fo=1, routed)           1.701    10.657    vgaPortDriver/currentAscii[1]_i_7_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.781 r  vgaPortDriver/currentAscii[1]_i_2/O
                         net (fo=4, routed)           0.952    11.733    vgaPortDriver/currentAscii[1]_i_2_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.857 r  vgaPortDriver/currentAscii[1]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    11.857    globalVideoRam/out_charYPos_reg[3]_10
    SLICE_X74Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.592    15.015    globalVideoRam/in_100MHzClock
    SLICE_X74Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[1]_rep__0/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.193    14.821    
    SLICE_X74Y86         FDRE (Setup_fdre_C_D)        0.077    14.898    globalVideoRam/currentAscii_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -11.857    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.126ns  (logic 1.242ns (12.266%)  route 8.884ns (87.734%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518     2.236 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          4.126     6.362    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X75Y88         LUT3 (Prop_lut3_I0_O)        0.150     6.512 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           2.118     8.630    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X75Y88         LUT6 (Prop_lut6_I0_O)        0.326     8.956 r  vgaPortDriver/currentAscii[1]_i_7/O
                         net (fo=1, routed)           1.701    10.657    vgaPortDriver/currentAscii[1]_i_7_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.781 r  vgaPortDriver/currentAscii[1]_i_2/O
                         net (fo=4, routed)           0.939    11.720    vgaPortDriver/currentAscii[1]_i_2_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.844 r  vgaPortDriver/currentAscii[1]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    11.844    globalVideoRam/out_charYPos_reg[3]_11
    SLICE_X74Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.592    15.015    globalVideoRam/in_100MHzClock
    SLICE_X74Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[1]_rep__1/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.193    14.821    
    SLICE_X74Y86         FDRE (Setup_fdre_C_D)        0.081    14.902    globalVideoRam/currentAscii_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                  3.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.518ns (11.961%)  route 3.813ns (88.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          3.813     5.828    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I3_O)        0.100     5.928 r  vgaPortDriver/currentAscii[1]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.928    globalVideoRam/out_charYPos_reg[3]_11
    SLICE_X74Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    globalVideoRam/in_100MHzClock
    SLICE_X74Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[1]_rep__1/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.193     5.508    
    SLICE_X74Y86         FDRE (Hold_fdre_C_D)         0.333     5.841    globalVideoRam/currentAscii_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.841    
                         arrival time                           5.928    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.518ns (11.852%)  route 3.852ns (88.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          3.852     5.868    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X74Y89         LUT6 (Prop_lut6_I2_O)        0.100     5.968 r  vgaPortDriver/currentAscii[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.968    globalVideoRam/out_charYPos_reg[3]_14
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.715     5.318    globalVideoRam/in_100MHzClock
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.193     5.511    
    SLICE_X74Y89         FDRE (Hold_fdre_C_D)         0.331     5.842    globalVideoRam/currentAscii_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.842    
                         arrival time                           5.968    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.618ns (14.264%)  route 3.715ns (85.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          3.006     5.021    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X75Y84         LUT6 (Prop_lut6_I2_O)        0.100     5.121 r  vgaPortDriver/currentAscii[5]_i_2/O
                         net (fo=3, routed)           0.709     5.830    vgaPortDriver/currentAscii[5]_i_2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I0_O)        0.100     5.930 r  vgaPortDriver/currentAscii[5]_i_1/O
                         net (fo=1, routed)           0.000     5.930    globalVideoRam/D[5]
    SLICE_X75Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    globalVideoRam/in_100MHzClock
    SLICE_X75Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[5]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.193     5.508    
    SLICE_X75Y86         FDRE (Hold_fdre_C_D)         0.269     5.777    globalVideoRam/currentAscii_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.777    
                         arrival time                           5.930    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.618ns (14.257%)  route 3.717ns (85.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          3.006     5.021    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X75Y84         LUT6 (Prop_lut6_I2_O)        0.100     5.121 r  vgaPortDriver/currentAscii[5]_i_2/O
                         net (fo=3, routed)           0.711     5.832    vgaPortDriver/currentAscii[5]_i_2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I0_O)        0.100     5.932 r  vgaPortDriver/currentAscii[5]_rep_i_1/O
                         net (fo=1, routed)           0.000     5.932    globalVideoRam/out_charYPos_reg[3]_1
    SLICE_X75Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    globalVideoRam/in_100MHzClock
    SLICE_X75Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[5]_rep/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.193     5.508    
    SLICE_X75Y86         FDRE (Hold_fdre_C_D)         0.270     5.778    globalVideoRam/currentAscii_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -5.778    
                         arrival time                           5.932    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.727ns (17.059%)  route 3.535ns (82.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.385     1.982 r  vgaPortDriver/out_charYPos_reg[4]/Q
                         net (fo=4, routed)           2.854     4.836    vgaPortDriver/vgaDriverReqPosY[4]
    SLICE_X71Y85         LUT6 (Prop_lut6_I0_O)        0.242     5.078 r  vgaPortDriver/currentAscii[7]_i_2/O
                         net (fo=18, routed)          0.681     5.759    vgaPortDriver/currentAscii[7]_i_2_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.100     5.859 r  vgaPortDriver/currentAscii[7]_i_1/O
                         net (fo=1, routed)           0.000     5.859    globalVideoRam/D[7]
    SLICE_X71Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.628     5.231    globalVideoRam/in_100MHzClock
    SLICE_X71Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[7]/C
                         clock pessimism              0.000     5.231    
                         clock uncertainty            0.193     5.424    
    SLICE_X71Y86         FDRE (Hold_fdre_C_D)         0.269     5.693    globalVideoRam/currentAscii_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.693    
                         arrival time                           5.859    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.618ns (14.126%)  route 3.757ns (85.874%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 f  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          2.716     4.732    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X75Y88         LUT5 (Prop_lut5_I4_O)        0.100     4.832 r  vgaPortDriver/currentAscii[3]_i_2/O
                         net (fo=4, routed)           1.041     5.872    vgaPortDriver/currentAscii[3]_i_2_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I0_O)        0.100     5.972 r  vgaPortDriver/currentAscii[3]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     5.972    globalVideoRam/out_charYPos_reg[3]_7
    SLICE_X73Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.713     5.316    globalVideoRam/in_100MHzClock
    SLICE_X73Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__0/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.193     5.509    
    SLICE_X73Y89         FDRE (Hold_fdre_C_D)         0.270     5.779    globalVideoRam/currentAscii_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.779    
                         arrival time                           5.972    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.618ns (14.097%)  route 3.766ns (85.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 f  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          2.716     4.732    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X75Y88         LUT5 (Prop_lut5_I4_O)        0.100     4.832 r  vgaPortDriver/currentAscii[3]_i_2/O
                         net (fo=4, routed)           1.050     5.881    vgaPortDriver/currentAscii[3]_i_2_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I0_O)        0.100     5.981 r  vgaPortDriver/currentAscii[3]_i_1/O
                         net (fo=1, routed)           0.000     5.981    globalVideoRam/D[3]
    SLICE_X73Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.713     5.316    globalVideoRam/in_100MHzClock
    SLICE_X73Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[3]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.193     5.509    
    SLICE_X73Y89         FDRE (Hold_fdre_C_D)         0.269     5.778    globalVideoRam/currentAscii_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.778    
                         arrival time                           5.981    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 0.618ns (13.976%)  route 3.804ns (86.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 f  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          2.716     4.732    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X75Y88         LUT5 (Prop_lut5_I4_O)        0.100     4.832 r  vgaPortDriver/currentAscii[3]_i_2/O
                         net (fo=4, routed)           1.088     5.919    vgaPortDriver/currentAscii[3]_i_2_n_0
    SLICE_X73Y89         LUT6 (Prop_lut6_I0_O)        0.100     6.019 r  vgaPortDriver/currentAscii[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     6.019    globalVideoRam/out_charYPos_reg[3]_8
    SLICE_X73Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.713     5.316    globalVideoRam/in_100MHzClock
    SLICE_X73Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__1/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.193     5.509    
    SLICE_X73Y89         FDRE (Hold_fdre_C_D)         0.271     5.780    globalVideoRam/currentAscii_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.780    
                         arrival time                           6.019    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.518ns (11.548%)  route 3.967ns (88.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          3.967     5.983    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X74Y89         LUT6 (Prop_lut6_I2_O)        0.100     6.083 r  vgaPortDriver/currentAscii[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     6.083    globalVideoRam/out_charYPos_reg[3]_13
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.715     5.318    globalVideoRam/in_100MHzClock
    SLICE_X74Y89         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__0/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.193     5.511    
    SLICE_X74Y89         FDRE (Hold_fdre_C_D)         0.331     5.842    globalVideoRam/currentAscii_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.842    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.618ns (13.904%)  route 3.827ns (86.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.594     1.597    vgaPortDriver/clk_out2
    SLICE_X78Y88         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.418     2.015 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          3.006     5.021    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X75Y84         LUT6 (Prop_lut6_I2_O)        0.100     5.121 r  vgaPortDriver/currentAscii[5]_i_2/O
                         net (fo=3, routed)           0.821     5.942    vgaPortDriver/currentAscii[5]_i_2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I0_O)        0.100     6.042 r  vgaPortDriver/currentAscii[5]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     6.042    globalVideoRam/out_charYPos_reg[3]_2
    SLICE_X75Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.712     5.315    globalVideoRam/in_100MHzClock
    SLICE_X75Y86         FDRE                                         r  globalVideoRam/currentAscii_reg[5]_rep__0/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.193     5.508    
    SLICE_X75Y86         FDRE (Hold_fdre_C_D)         0.270     5.778    globalVideoRam/currentAscii_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.778    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.452ns  (logic 0.518ns (35.682%)  route 0.934ns (64.318%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 35.235 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.632    35.235    globalVideoRam/in_100MHzClock
    SLICE_X70Y92         FDRE                                         r  globalVideoRam/out_bitmap_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_fdre_C_Q)         0.518    35.753 r  globalVideoRam/out_bitmap_reg[85]/Q
                         net (fo=1, routed)           0.934    36.686    vgaPortDriver/D[41]
    SLICE_X68Y92         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.508    41.511    vgaPortDriver/clk_out2
    SLICE_X68Y92         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[85]/C
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.193    41.318    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.040    41.278    vgaPortDriver/currentCharPixel_reg[85]
  -------------------------------------------------------------------
                         required time                         41.278    
                         arrival time                         -36.686    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.352ns  (logic 0.456ns (33.718%)  route 0.896ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.730    35.333    globalVideoRam/in_100MHzClock
    SLICE_X85Y93         FDRE                                         r  globalVideoRam/out_bitmap_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.456    35.789 r  globalVideoRam/out_bitmap_reg[98]/Q
                         net (fo=1, routed)           0.896    36.685    vgaPortDriver/D[28]
    SLICE_X83Y96         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.607    41.610    vgaPortDriver/clk_out2
    SLICE_X83Y96         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[98]/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.193    41.417    
    SLICE_X83Y96         FDRE (Setup_fdre_C_D)       -0.058    41.359    vgaPortDriver/currentCharPixel_reg[98]
  -------------------------------------------------------------------
                         required time                         41.359    
                         arrival time                         -36.685    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.117%)  route 0.806ns (60.883%))
  Logic Levels:           0  
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.730    35.333    globalVideoRam/in_100MHzClock
    SLICE_X84Y96         FDRE                                         r  globalVideoRam/out_bitmap_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.518    35.851 r  globalVideoRam/out_bitmap_reg[108]/Q
                         net (fo=1, routed)           0.806    36.657    vgaPortDriver/D[19]
    SLICE_X83Y96         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.607    41.610    vgaPortDriver/clk_out2
    SLICE_X83Y96         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[108]/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.193    41.417    
    SLICE_X83Y96         FDRE (Setup_fdre_C_D)       -0.067    41.350    vgaPortDriver/currentCharPixel_reg[108]
  -------------------------------------------------------------------
                         required time                         41.350    
                         arrival time                         -36.657    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.316ns  (logic 0.518ns (39.376%)  route 0.798ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        -3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 41.595 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.720    35.323    globalVideoRam/in_100MHzClock
    SLICE_X78Y92         FDRE                                         r  globalVideoRam/out_bitmap_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.518    35.841 r  globalVideoRam/out_bitmap_reg[87]/Q
                         net (fo=1, routed)           0.798    36.638    vgaPortDriver/D[39]
    SLICE_X73Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.592    41.595    vgaPortDriver/clk_out2
    SLICE_X73Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[87]/C
                         clock pessimism              0.000    41.595    
                         clock uncertainty           -0.193    41.402    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)       -0.062    41.340    vgaPortDriver/currentCharPixel_reg[87]
  -------------------------------------------------------------------
                         required time                         41.340    
                         arrival time                         -36.638    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.261ns  (logic 0.518ns (41.093%)  route 0.743ns (58.907%))
  Logic Levels:           0  
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 35.233 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.630    35.233    globalVideoRam/in_100MHzClock
    SLICE_X62Y90         FDRE                                         r  globalVideoRam/out_bitmap_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    35.751 r  globalVideoRam/out_bitmap_reg[37]/Q
                         net (fo=1, routed)           0.743    36.493    vgaPortDriver/D[89]
    SLICE_X67Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.509    41.512    vgaPortDriver/clk_out2
    SLICE_X67Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[37]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.193    41.319    
    SLICE_X67Y93         FDRE (Setup_fdre_C_D)       -0.095    41.224    vgaPortDriver/currentCharPixel_reg[37]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                         -36.493    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.081ns  (logic 0.419ns (38.745%)  route 0.662ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 35.333 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.730    35.333    globalVideoRam/in_100MHzClock
    SLICE_X83Y95         FDRE                                         r  globalVideoRam/out_bitmap_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.419    35.752 r  globalVideoRam/out_bitmap_reg[118]/Q
                         net (fo=1, routed)           0.662    36.414    vgaPortDriver/D[9]
    SLICE_X83Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.607    41.610    vgaPortDriver/clk_out2
    SLICE_X83Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[118]/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.193    41.417    
    SLICE_X83Y94         FDRE (Setup_fdre_C_D)       -0.233    41.184    vgaPortDriver/currentCharPixel_reg[118]
  -------------------------------------------------------------------
                         required time                         41.184    
                         arrival time                         -36.414    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.258ns  (logic 0.518ns (41.165%)  route 0.740ns (58.835%))
  Logic Levels:           0  
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 41.610 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 35.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.724    35.327    globalVideoRam/in_100MHzClock
    SLICE_X80Y94         FDRE                                         r  globalVideoRam/out_bitmap_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.518    35.845 r  globalVideoRam/out_bitmap_reg[121]/Q
                         net (fo=1, routed)           0.740    36.585    vgaPortDriver/D[6]
    SLICE_X82Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.607    41.610    vgaPortDriver/clk_out2
    SLICE_X82Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[121]/C
                         clock pessimism              0.000    41.610    
                         clock uncertainty           -0.193    41.417    
    SLICE_X82Y94         FDRE (Setup_fdre_C_D)       -0.062    41.355    vgaPortDriver/currentCharPixel_reg[121]
  -------------------------------------------------------------------
                         required time                         41.355    
                         arrival time                         -36.585    
  -------------------------------------------------------------------
                         slack                                  4.770    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.160ns  (logic 0.456ns (39.303%)  route 0.704ns (60.697%))
  Logic Levels:           0  
  Clock Path Skew:        -3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.718    35.321    globalVideoRam/in_100MHzClock
    SLICE_X77Y98         FDRE                                         r  globalVideoRam/out_bitmap_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDRE (Prop_fdre_C_Q)         0.456    35.777 r  globalVideoRam/out_bitmap_reg[16]/Q
                         net (fo=1, routed)           0.704    36.481    vgaPortDriver/D[110]
    SLICE_X71Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X71Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[16]/C
                         clock pessimism              0.000    41.513    
                         clock uncertainty           -0.193    41.320    
    SLICE_X71Y98         FDRE (Setup_fdre_C_D)       -0.067    41.253    vgaPortDriver/currentCharPixel_reg[16]
  -------------------------------------------------------------------
                         required time                         41.253    
                         arrival time                         -36.481    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.247ns  (logic 0.456ns (36.580%)  route 0.791ns (63.420%))
  Logic Levels:           0  
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 41.595 - 40.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 35.318 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.715    35.318    globalVideoRam/in_100MHzClock
    SLICE_X72Y93         FDRE                                         r  globalVideoRam/out_bitmap_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y93         FDRE (Prop_fdre_C_Q)         0.456    35.774 r  globalVideoRam/out_bitmap_reg[45]/Q
                         net (fo=1, routed)           0.791    36.564    vgaPortDriver/D[81]
    SLICE_X73Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.592    41.595    vgaPortDriver/clk_out2
    SLICE_X73Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[45]/C
                         clock pessimism              0.000    41.595    
                         clock uncertainty           -0.193    41.402    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)       -0.061    41.341    vgaPortDriver/currentCharPixel_reg[45]
  -------------------------------------------------------------------
                         required time                         41.341    
                         arrival time                         -36.564    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.305%)  route 0.766ns (62.695%))
  Logic Levels:           0  
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 35.325 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722    35.325    globalVideoRam/in_100MHzClock
    SLICE_X79Y98         FDRE                                         r  globalVideoRam/out_bitmap_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDRE (Prop_fdre_C_Q)         0.456    35.781 r  globalVideoRam/out_bitmap_reg[12]/Q
                         net (fo=1, routed)           0.766    36.547    vgaPortDriver/D[114]
    SLICE_X81Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.600    41.603    vgaPortDriver/clk_out2
    SLICE_X81Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[12]/C
                         clock pessimism              0.000    41.603    
                         clock uncertainty           -0.193    41.410    
    SLICE_X81Y94         FDRE (Setup_fdre_C_D)       -0.081    41.329    vgaPortDriver/currentCharPixel_reg[12]
  -------------------------------------------------------------------
                         required time                         41.329    
                         arrival time                         -36.547    
  -------------------------------------------------------------------
                         slack                                  4.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.606     1.525    globalVideoRam/in_100MHzClock
    SLICE_X83Y95         FDRE                                         r  globalVideoRam/out_bitmap_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  globalVideoRam/out_bitmap_reg[124]/Q
                         net (fo=1, routed)           0.101     1.767    vgaPortDriver/D[3]
    SLICE_X84Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.876     0.878    vgaPortDriver/clk_out2
    SLICE_X84Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[124]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.193     1.071    
    SLICE_X84Y94         FDRE (Hold_fdre_C_D)         0.063     1.134    vgaPortDriver/currentCharPixel_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.569     1.488    globalVideoRam/in_100MHzClock
    SLICE_X68Y98         FDRE                                         r  globalVideoRam/out_bitmap_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  globalVideoRam/out_bitmap_reg[20]/Q
                         net (fo=1, routed)           0.112     1.741    vgaPortDriver/D[106]
    SLICE_X69Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X69Y98         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[20]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.193     1.034    
    SLICE_X69Y98         FDRE (Hold_fdre_C_D)         0.072     1.106    vgaPortDriver/currentCharPixel_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.602     1.521    globalVideoRam/in_100MHzClock
    SLICE_X81Y95         FDRE                                         r  globalVideoRam/out_bitmap_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  globalVideoRam/out_bitmap_reg[111]/Q
                         net (fo=1, routed)           0.110     1.772    vgaPortDriver/D[16]
    SLICE_X81Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.872     0.874    vgaPortDriver/clk_out2
    SLICE_X81Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[111]/C
                         clock pessimism              0.000     0.874    
                         clock uncertainty            0.193     1.067    
    SLICE_X81Y94         FDRE (Hold_fdre_C_D)         0.070     1.137    vgaPortDriver/currentCharPixel_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.605     1.524    globalVideoRam/in_100MHzClock
    SLICE_X83Y92         FDRE                                         r  globalVideoRam/out_bitmap_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  globalVideoRam/out_bitmap_reg[107]/Q
                         net (fo=1, routed)           0.112     1.777    vgaPortDriver/D[20]
    SLICE_X83Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.876     0.878    vgaPortDriver/clk_out2
    SLICE_X83Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[107]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.193     1.071    
    SLICE_X83Y93         FDRE (Hold_fdre_C_D)         0.070     1.141    vgaPortDriver/currentCharPixel_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.568     1.487    globalVideoRam/in_100MHzClock
    SLICE_X65Y94         FDRE                                         r  globalVideoRam/out_bitmap_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  globalVideoRam/out_bitmap_reg[90]/Q
                         net (fo=1, routed)           0.101     1.729    vgaPortDriver/D[36]
    SLICE_X66Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.838     0.840    vgaPortDriver/clk_out2
    SLICE_X66Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[90]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.193     1.033    
    SLICE_X66Y94         FDRE (Hold_fdre_C_D)         0.060     1.093    vgaPortDriver/currentCharPixel_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.606     1.525    globalVideoRam/in_100MHzClock
    SLICE_X85Y94         FDRE                                         r  globalVideoRam/out_bitmap_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  globalVideoRam/out_bitmap_reg[10]/Q
                         net (fo=1, routed)           0.116     1.783    vgaPortDriver/D[116]
    SLICE_X84Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.876     0.878    vgaPortDriver/clk_out2
    SLICE_X84Y94         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[10]/C
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.193     1.071    
    SLICE_X84Y94         FDRE (Hold_fdre_C_D)         0.075     1.146    vgaPortDriver/currentCharPixel_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.568     1.487    globalVideoRam/in_100MHzClock
    SLICE_X63Y94         FDRE                                         r  globalVideoRam/out_bitmap_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  globalVideoRam/out_bitmap_reg[84]/Q
                         net (fo=1, routed)           0.112     1.740    vgaPortDriver/D[42]
    SLICE_X63Y95         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.837     0.839    vgaPortDriver/clk_out2
    SLICE_X63Y95         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[84]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.070     1.102    vgaPortDriver/currentCharPixel_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.595     1.514    globalVideoRam/in_100MHzClock
    SLICE_X72Y95         FDRE                                         r  globalVideoRam/out_bitmap_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  globalVideoRam/out_bitmap_reg[89]/Q
                         net (fo=1, routed)           0.120     1.775    vgaPortDriver/D[37]
    SLICE_X73Y95         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.865     0.867    vgaPortDriver/clk_out2
    SLICE_X73Y95         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[89]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.193     1.060    
    SLICE_X73Y95         FDRE (Hold_fdre_C_D)         0.076     1.136    vgaPortDriver/currentCharPixel_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.568     1.487    globalVideoRam/in_100MHzClock
    SLICE_X68Y94         FDRE                                         r  globalVideoRam/out_bitmap_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  globalVideoRam/out_bitmap_reg[53]/Q
                         net (fo=1, routed)           0.118     1.746    vgaPortDriver/D[73]
    SLICE_X68Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.838     0.840    vgaPortDriver/clk_out2
    SLICE_X68Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[53]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.193     1.033    
    SLICE_X68Y93         FDRE (Hold_fdre_C_D)         0.072     1.105    vgaPortDriver/currentCharPixel_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.568     1.487    globalVideoRam/in_100MHzClock
    SLICE_X64Y93         FDRE                                         r  globalVideoRam/out_bitmap_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  globalVideoRam/out_bitmap_reg[38]/Q
                         net (fo=1, routed)           0.116     1.744    vgaPortDriver/D[88]
    SLICE_X65Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.838     0.840    vgaPortDriver/clk_out2
    SLICE_X65Y93         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[38]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.193     1.033    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.070     1.103    vgaPortDriver/currentCharPixel_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.641    





