	component my_sys_intel_noc_initiator_0 is
		port (
			s0_axi4_awid    : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- awid
			s0_axi4_awaddr  : in  std_logic_vector(43 downto 0)  := (others => 'X'); -- awaddr
			s0_axi4_awlen   : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- awlen
			s0_axi4_awsize  : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- awsize
			s0_axi4_awburst : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- awburst
			s0_axi4_awlock  : in  std_logic                      := 'X';             -- awlock
			s0_axi4_awprot  : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- awprot
			s0_axi4_awuser  : in  std_logic_vector(10 downto 0)  := (others => 'X'); -- awuser
			s0_axi4_awqos   : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- awqos
			s0_axi4_awvalid : in  std_logic                      := 'X';             -- awvalid
			s0_axi4_awready : out std_logic;                                         -- awready
			s0_axi4_wdata   : in  std_logic_vector(255 downto 0) := (others => 'X'); -- wdata
			s0_axi4_wstrb   : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- wstrb
			s0_axi4_wlast   : in  std_logic                      := 'X';             -- wlast
			s0_axi4_wvalid  : in  std_logic                      := 'X';             -- wvalid
			s0_axi4_wuser   : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- wuser
			s0_axi4_wready  : out std_logic;                                         -- wready
			s0_axi4_bid     : out std_logic_vector(6 downto 0);                      -- bid
			s0_axi4_bresp   : out std_logic_vector(1 downto 0);                      -- bresp
			s0_axi4_bvalid  : out std_logic;                                         -- bvalid
			s0_axi4_bready  : in  std_logic                      := 'X';             -- bready
			s0_axi4_arid    : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- arid
			s0_axi4_araddr  : in  std_logic_vector(43 downto 0)  := (others => 'X'); -- araddr
			s0_axi4_arlen   : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- arlen
			s0_axi4_arsize  : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- arsize
			s0_axi4_arburst : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- arburst
			s0_axi4_arlock  : in  std_logic                      := 'X';             -- arlock
			s0_axi4_arprot  : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- arprot
			s0_axi4_aruser  : in  std_logic_vector(10 downto 0)  := (others => 'X'); -- aruser
			s0_axi4_arqos   : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- arqos
			s0_axi4_arvalid : in  std_logic                      := 'X';             -- arvalid
			s0_axi4_arready : out std_logic;                                         -- arready
			s0_axi4_rid     : out std_logic_vector(6 downto 0);                      -- rid
			s0_axi4_rdata   : out std_logic_vector(255 downto 0);                    -- rdata
			s0_axi4_rresp   : out std_logic_vector(1 downto 0);                      -- rresp
			s0_axi4_rlast   : out std_logic;                                         -- rlast
			s0_axi4_rvalid  : out std_logic;                                         -- rvalid
			s0_axi4_rready  : in  std_logic                      := 'X';             -- rready
			s0_axi4_ruser   : out std_logic_vector(31 downto 0);                     -- ruser
			s1_axi4_awid    : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- awid
			s1_axi4_awaddr  : in  std_logic_vector(43 downto 0)  := (others => 'X'); -- awaddr
			s1_axi4_awlen   : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- awlen
			s1_axi4_awsize  : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- awsize
			s1_axi4_awburst : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- awburst
			s1_axi4_awlock  : in  std_logic                      := 'X';             -- awlock
			s1_axi4_awprot  : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- awprot
			s1_axi4_awuser  : in  std_logic_vector(10 downto 0)  := (others => 'X'); -- awuser
			s1_axi4_awqos   : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- awqos
			s1_axi4_awvalid : in  std_logic                      := 'X';             -- awvalid
			s1_axi4_awready : out std_logic;                                         -- awready
			s1_axi4_wdata   : in  std_logic_vector(255 downto 0) := (others => 'X'); -- wdata
			s1_axi4_wstrb   : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- wstrb
			s1_axi4_wlast   : in  std_logic                      := 'X';             -- wlast
			s1_axi4_wvalid  : in  std_logic                      := 'X';             -- wvalid
			s1_axi4_wuser   : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- wuser
			s1_axi4_wready  : out std_logic;                                         -- wready
			s1_axi4_bid     : out std_logic_vector(6 downto 0);                      -- bid
			s1_axi4_bresp   : out std_logic_vector(1 downto 0);                      -- bresp
			s1_axi4_bvalid  : out std_logic;                                         -- bvalid
			s1_axi4_bready  : in  std_logic                      := 'X';             -- bready
			s1_axi4_arid    : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- arid
			s1_axi4_araddr  : in  std_logic_vector(43 downto 0)  := (others => 'X'); -- araddr
			s1_axi4_arlen   : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- arlen
			s1_axi4_arsize  : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- arsize
			s1_axi4_arburst : in  std_logic_vector(1 downto 0)   := (others => 'X'); -- arburst
			s1_axi4_arlock  : in  std_logic                      := 'X';             -- arlock
			s1_axi4_arprot  : in  std_logic_vector(2 downto 0)   := (others => 'X'); -- arprot
			s1_axi4_aruser  : in  std_logic_vector(10 downto 0)  := (others => 'X'); -- aruser
			s1_axi4_arqos   : in  std_logic_vector(3 downto 0)   := (others => 'X'); -- arqos
			s1_axi4_arvalid : in  std_logic                      := 'X';             -- arvalid
			s1_axi4_arready : out std_logic;                                         -- arready
			s1_axi4_rid     : out std_logic_vector(6 downto 0);                      -- rid
			s1_axi4_rdata   : out std_logic_vector(255 downto 0);                    -- rdata
			s1_axi4_rresp   : out std_logic_vector(1 downto 0);                      -- rresp
			s1_axi4_rlast   : out std_logic;                                         -- rlast
			s1_axi4_rvalid  : out std_logic;                                         -- rvalid
			s1_axi4_rready  : in  std_logic                      := 'X';             -- rready
			s1_axi4_ruser   : out std_logic_vector(31 downto 0);                     -- ruser
			s_axi4_aclk     : in  std_logic                      := 'X';             -- clk
			s_axi4_aresetn  : in  std_logic                      := 'X'              -- reset_n
		);
	end component my_sys_intel_noc_initiator_0;

