<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Compiling for and Designing Next Generation Memory Systems</AwardTitle>
<AwardEffectiveDate>06/01/2003</AwardEffectiveDate>
<AwardExpirationDate>05/31/2007</AwardExpirationDate>
<AwardTotalIntnAmount>357910.00</AwardTotalIntnAmount>
<AwardAmount>357910</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Almadena Chtchelkanova</SignBlockName>
</ProgramOfficer>
<AbstractNarration>The most pressing obstacle to achieving high computer performance is&lt;br/&gt;that CPUs compute faster than the computer can move data to the CPU. &lt;br/&gt;Because programs usually have regular and repetitive accesses, current&lt;br/&gt;computers cache recently accessed data in a hierarchy of fast, flat&lt;br/&gt;inclusive memories to improve performance. Technology trends are&lt;br/&gt;making the data delivery problem much worse and will force changes to&lt;br/&gt;to memory design such as partitioned cache levels.  We propose a rich&lt;br/&gt;software/hardware interface to manage next generation caches.  We&lt;br/&gt;propose new compiler algorithms to translate programs to perform&lt;br/&gt;better on this new hardware, and new hardware designs that enable the&lt;br/&gt;compiler to inform the hardware of current and future data access&lt;br/&gt;patterns.  These new techniques will go well beyond the current&lt;br/&gt;minimalist load and store architecture/compiler interface to achieve&lt;br/&gt;high performance. The result will enable end users of computer systems&lt;br/&gt;to solve their problems more quickly and easily.  The research will&lt;br/&gt;have broad impact on the design and implementation of software and&lt;br/&gt;hardware cache architectures.  It will add new and enhanced tools to&lt;br/&gt;the compiler, tool, and simulation national research infrastructure.&lt;br/&gt;This work will also train graduate students in advanced research.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>05/13/2003</MinAmdLetterDate>
<MaxAmdLetterDate>05/13/2003</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0311829</AwardID>
<Investigator>
<FirstName>Kathryn</FirstName>
<LastName>McKinley</LastName>
<EmailAddress>mckinley@cs.utexas.edu</EmailAddress>
<StartDate>05/13/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Doug</FirstName>
<LastName>Burger</LastName>
<EmailAddress>dburger@cs.utexas.edu</EmailAddress>
<StartDate>05/13/2003</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Stephen</FirstName>
<LastName>Keckler</LastName>
<EmailAddress>skeckler@cs.utexas.edu</EmailAddress>
<StartDate>05/13/2003</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Texas at Austin</Name>
<CityName>Austin</CityName>
<ZipCode>787595316</ZipCode>
<PhoneNumber>5124716424</PhoneNumber>
<StreetAddress>3925 W Braker Lane, Ste 3.340</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Texas</StateName>
<StateCode>TX</StateCode>
</Institution>
<ProgramElement>
<Code>2876</Code>
<Text>DISTRIBUTED SYSTEMS</Text>
</ProgramElement>
<ProgramReference>
<Code/>
<Text/>
</ProgramReference>
<ProgramReference>
<Code>9216</Code>
<Text>ADVANCED SOFTWARE TECH &amp; ALGOR</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
