// Generated by CIRCT 42e53322a
module FourBitAdder(	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:2:3
  input  [3:0] A,	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:2:30
               B,	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:2:42
  input        Cin,	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:2:54
  output [3:0] Sum,	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:2:69
  output       Cout	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:2:83
);

  wire _GEN = A[0] ^ B[0];	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:3:10, :4:10, :5:10
  wire _GEN_0 = A[0] & B[0] | Cin & _GEN;	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:3:10, :4:10, :5:10, :7:10, :8:10, :9:10
  wire _GEN_1 = A[1] ^ B[1];	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:10:10, :11:10, :12:10
  wire _GEN_2 = A[1] & B[1] | _GEN_0 & _GEN_1;	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:9:10, :10:10, :11:10, :12:10, :14:11, :15:11, :16:11
  wire _GEN_3 = A[2] ^ B[2];	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:17:11, :18:11, :19:11
  wire _GEN_4 = A[2] & B[2] | _GEN_2 & _GEN_3;	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:16:11, :17:11, :18:11, :19:11, :21:11, :22:11, :23:11
  wire _GEN_5 = A[3] ^ B[3];	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:24:11, :25:11, :26:11
  assign Sum = {_GEN_5 ^ _GEN_4, _GEN_3 ^ _GEN_2, _GEN_1 ^ _GEN_0, _GEN ^ Cin};	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:5:10, :6:10, :9:10, :12:10, :13:11, :16:11, :19:11, :20:11, :23:11, :26:11, :27:11, :31:11, :32:5
  assign Cout = A[3] & B[3] | _GEN_4 & _GEN_5;	// /tmp/tmp.QQ7ZPxVmZa/6937_FPGA_atoms_base_model_RTL_fulladder.cleaned.mlir:23:11, :24:11, :25:11, :26:11, :28:11, :29:11, :30:11, :32:5
endmodule

