// Seed: 4123052353
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1.id_2 = 0;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always force id_7 = id_6 - -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd98,
    parameter id_9  = 32'd60
) (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wire id_3,
    input tri id_4
    , id_20,
    output supply1 id_5,
    input supply0 id_6,
    output tri id_7,
    input uwire id_8,
    input supply0 _id_9,
    input supply1 id_10,
    input tri id_11,
    output uwire id_12,
    input tri1 id_13,
    output wand id_14,
    input wand _id_15,
    output logic id_16,
    input tri id_17,
    output uwire id_18
);
  wire ["" : 1] id_21;
  logic [id_15 : id_9] id_22, id_23;
  module_0 modCall_1 (
      id_22,
      id_20,
      id_20,
      id_20,
      id_23,
      id_23,
      id_22,
      id_20,
      id_23
  );
  wire id_24 = id_9;
  assign id_3 = -1;
  always @(posedge -1 or posedge -1) begin : LABEL_0
    if (1) begin : LABEL_1
      $signed(15);
      ;
    end else id_16 <= 1'h0;
  end
endmodule
