Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Thu Mar 30 12:37:17 2023
| Host              : cad106.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clock_utilization -file VU440_TOP_clock_utilization_routed.rpt
| Design            : VU440_TOP
| Device            : xcvu440-flga2892
| Speed File        : -2  PRODUCTION 1.26 10-29-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Clock Region Cell Placement per Global Clock: Region X4Y2
21. Clock Region Cell Placement per Global Clock: Region X5Y2
22. Clock Region Cell Placement per Global Clock: Region X6Y2
23. Clock Region Cell Placement per Global Clock: Region X7Y2
24. Clock Region Cell Placement per Global Clock: Region X8Y2
25. Clock Region Cell Placement per Global Clock: Region X4Y3
26. Clock Region Cell Placement per Global Clock: Region X5Y3
27. Clock Region Cell Placement per Global Clock: Region X6Y3
28. Clock Region Cell Placement per Global Clock: Region X7Y3
29. Clock Region Cell Placement per Global Clock: Region X8Y3
30. Clock Region Cell Placement per Global Clock: Region X4Y4
31. Clock Region Cell Placement per Global Clock: Region X7Y4
32. Clock Region Cell Placement per Global Clock: Region X8Y4
33. Clock Region Cell Placement per Global Clock: Region X3Y5
34. Clock Region Cell Placement per Global Clock: Region X4Y5
35. Clock Region Cell Placement per Global Clock: Region X5Y5
36. Clock Region Cell Placement per Global Clock: Region X6Y5
37. Clock Region Cell Placement per Global Clock: Region X7Y5
38. Clock Region Cell Placement per Global Clock: Region X8Y5
39. Clock Region Cell Placement per Global Clock: Region X1Y6
40. Clock Region Cell Placement per Global Clock: Region X2Y6
41. Clock Region Cell Placement per Global Clock: Region X3Y6
42. Clock Region Cell Placement per Global Clock: Region X4Y6
43. Clock Region Cell Placement per Global Clock: Region X5Y6
44. Clock Region Cell Placement per Global Clock: Region X6Y6
45. Clock Region Cell Placement per Global Clock: Region X7Y6
46. Clock Region Cell Placement per Global Clock: Region X8Y6
47. Clock Region Cell Placement per Global Clock: Region X0Y7
48. Clock Region Cell Placement per Global Clock: Region X1Y7
49. Clock Region Cell Placement per Global Clock: Region X2Y7
50. Clock Region Cell Placement per Global Clock: Region X3Y7
51. Clock Region Cell Placement per Global Clock: Region X4Y7
52. Clock Region Cell Placement per Global Clock: Region X5Y7
53. Clock Region Cell Placement per Global Clock: Region X6Y7
54. Clock Region Cell Placement per Global Clock: Region X7Y7
55. Clock Region Cell Placement per Global Clock: Region X8Y7
56. Clock Region Cell Placement per Global Clock: Region X0Y8
57. Clock Region Cell Placement per Global Clock: Region X1Y8
58. Clock Region Cell Placement per Global Clock: Region X2Y8
59. Clock Region Cell Placement per Global Clock: Region X3Y8
60. Clock Region Cell Placement per Global Clock: Region X4Y8
61. Clock Region Cell Placement per Global Clock: Region X5Y8
62. Clock Region Cell Placement per Global Clock: Region X6Y8
63. Clock Region Cell Placement per Global Clock: Region X7Y8
64. Clock Region Cell Placement per Global Clock: Region X8Y8
65. Clock Region Cell Placement per Global Clock: Region X0Y9
66. Clock Region Cell Placement per Global Clock: Region X1Y9
67. Clock Region Cell Placement per Global Clock: Region X2Y9
68. Clock Region Cell Placement per Global Clock: Region X3Y9
69. Clock Region Cell Placement per Global Clock: Region X4Y9
70. Clock Region Cell Placement per Global Clock: Region X5Y9
71. Clock Region Cell Placement per Global Clock: Region X6Y9
72. Clock Region Cell Placement per Global Clock: Region X7Y9
73. Clock Region Cell Placement per Global Clock: Region X8Y9
74. Clock Region Cell Placement per Global Clock: Region X0Y10
75. Clock Region Cell Placement per Global Clock: Region X1Y10
76. Clock Region Cell Placement per Global Clock: Region X2Y10
77. Clock Region Cell Placement per Global Clock: Region X3Y10
78. Clock Region Cell Placement per Global Clock: Region X4Y10
79. Clock Region Cell Placement per Global Clock: Region X5Y10
80. Clock Region Cell Placement per Global Clock: Region X6Y10
81. Clock Region Cell Placement per Global Clock: Region X7Y10
82. Clock Region Cell Placement per Global Clock: Region X8Y10
83. Clock Region Cell Placement per Global Clock: Region X0Y11
84. Clock Region Cell Placement per Global Clock: Region X1Y11
85. Clock Region Cell Placement per Global Clock: Region X2Y11
86. Clock Region Cell Placement per Global Clock: Region X3Y11
87. Clock Region Cell Placement per Global Clock: Region X4Y11
88. Clock Region Cell Placement per Global Clock: Region X5Y11
89. Clock Region Cell Placement per Global Clock: Region X6Y11
90. Clock Region Cell Placement per Global Clock: Region X7Y11
91. Clock Region Cell Placement per Global Clock: Region X8Y11
92. Clock Region Cell Placement per Global Clock: Region X0Y12
93. Clock Region Cell Placement per Global Clock: Region X1Y12
94. Clock Region Cell Placement per Global Clock: Region X2Y12
95. Clock Region Cell Placement per Global Clock: Region X3Y12
96. Clock Region Cell Placement per Global Clock: Region X4Y12
97. Clock Region Cell Placement per Global Clock: Region X5Y12
98. Clock Region Cell Placement per Global Clock: Region X6Y12
99. Clock Region Cell Placement per Global Clock: Region X7Y12
100. Clock Region Cell Placement per Global Clock: Region X8Y12
101. Clock Region Cell Placement per Global Clock: Region X1Y13
102. Clock Region Cell Placement per Global Clock: Region X2Y13
103. Clock Region Cell Placement per Global Clock: Region X3Y13
104. Clock Region Cell Placement per Global Clock: Region X4Y13
105. Clock Region Cell Placement per Global Clock: Region X5Y13
106. Clock Region Cell Placement per Global Clock: Region X6Y13
107. Clock Region Cell Placement per Global Clock: Region X7Y13
108. Clock Region Cell Placement per Global Clock: Region X8Y13
109. Clock Region Cell Placement per Global Clock: Region X2Y14
110. Clock Region Cell Placement per Global Clock: Region X3Y14
111. Clock Region Cell Placement per Global Clock: Region X4Y14
112. Clock Region Cell Placement per Global Clock: Region X5Y14
113. Clock Region Cell Placement per Global Clock: Region X6Y14
114. Clock Region Cell Placement per Global Clock: Region X7Y14
115. Clock Region Cell Placement per Global Clock: Region X8Y14

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    6 |       720 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |    6 |       360 |   0 |            0 |      0 |
| MMCM       |    0 |        30 |   0 |            0 |      0 |
| PLL        |    0 |        60 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root  | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                      | Driver Pin                                                                                                                                                                                                                               | Net                                                                                                                                                                                                      |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y80   | X0Y3         | X4Y9  |                   |                83 |      178361 |               0 |        6.666 | AXI_CLK                                                                                    | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O                                                                                                                                                          | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g1        | src1      | BUFG_GT/O       | None       | BUFG_GT_X0Y62  | X8Y2         | X8Y2  |                   |                25 |       88542 |               0 |       12.800 | aurora_64b66b_1_user_clk_out                                                               | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O                                                                                            | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g2        | src1      | BUFG_GT/O       | None       | BUFG_GT_X0Y68  | X8Y2         | X8Y2  |                   |                 2 |           8 |               0 |        6.400 | txoutclk_out[0]_1                                                                          | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                             | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                |
| g3        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y284 | X8Y11        | X8Y11 |                   |                20 |       81109 |               0 |       12.800 | aurora_64b66b_0_user_clk_out                                                               | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O                                                                                            | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]                                                                                        |
| g4        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y278 | X8Y11        | X8Y11 |                   |                 2 |           8 |               0 |        6.400 | txoutclk_out[0]                                                                            | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                             | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                |
| g5        | src2      | BUFG_GT/O       | None       | BUFG_GT_X0Y264 | X8Y11        | X6Y10 |                   |                 9 |        4449 |               0 |        6.400 | rxoutclk_out[0]                                                                            | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g6        | src1      | BUFG_GT/O       | None       | BUFG_GT_X0Y48  | X8Y2         | X7Y4  |                   |                 8 |        4449 |               0 |        6.400 | rxoutclk_out[0]_1                                                                          | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | src3      | BUFGCE/O        | None       | BUFGCE_X1Y145  | X7Y6         | X4Y7  |                   |                14 |        1205 |               0 |       12.800 | INIT_CLK                                                                                   | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O                                                                                                                                                          | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g8        | src4      | BUFGCE/O        | None       | BUFGCE_X1Y192  | X7Y8         | X7Y8  |                   |                 1 |         460 |               0 |       33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                   |
| g9        | src5      | BUFGCE/O        | None       | BUFGCE_X1Y218  | X7Y9         | X7Y9  | n/a               |                71 |           0 |          283616 |          n/a | n/a                                                                                        | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG_inst/O                                                                                                                                                              | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
| g10       | src6      | BUFGCE/O        | None       | BUFGCE_X1Y219  | X7Y9         | X7Y9  | n/a               |                 2 |           0 |            1085 |          n/a | n/a                                                                                        | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg_bufg_place/O                                                 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
| g11       | src7      | BUFGCE/O        | None       | BUFGCE_X1Y147  | X7Y6         | X7Y6  | n/a               |                 4 |           0 |            1085 |          n/a | n/a                                                                                        | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg_bufg_place/O                                                 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
+-----------+-----------+-----------------+------------+----------------+--------------+-------+-------------------+-------------------+-------------+-----------------+--------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                               | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Net                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | IBUFCTRL/O             | IOB_X0Y177          | IOB_X0Y177          | X0Y3         |           1 |               0 |               6.666 | AXI_CLK                                                                                    | inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                   | inst_design_1_wrapper/design_1_i/clk_150m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                                                                                                                                                                                                    |
| src1      | g6        | GTHE3_CHANNEL/RXOUTCLK | GTHE3_CHANNEL_X0Y11 | GTHE3_CHANNEL_X0Y11 | X8Y2         |           2 |               0 |               6.400 | rxoutclk_out[0]_1                                                                          | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src1      | g1, g2    | GTHE3_CHANNEL/TXOUTCLK | GTHE3_CHANNEL_X0Y11 | GTHE3_CHANNEL_X0Y11 | X8Y2         |           3 |               0 |               6.400 | txoutclk_out[0]_1                                                                          | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/design_1_aurora_64b66b_1_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src2      | g5        | GTHE3_CHANNEL/RXOUTCLK | GTHE3_CHANNEL_X0Y47 | GTHE3_CHANNEL_X0Y47 | X8Y11        |           2 |               0 |               6.400 | rxoutclk_out[0]                                                                            | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src2      | g3, g4    | GTHE3_CHANNEL/TXOUTCLK | GTHE3_CHANNEL_X0Y47 | GTHE3_CHANNEL_X0Y47 | X8Y11        |           3 |               0 |               6.400 | txoutclk_out[0]                                                                            | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe3_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src3      | g7        | IBUFCTRL/O             | IOB_X1Y338          | IOB_X1Y338          | X7Y6         |           1 |               0 |              12.800 | INIT_CLK                                                                                   | inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                    | inst_design_1_wrapper/design_1_i/clk_78m_buff/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                                                                                                                                                                                                     |
| src4      | g8        | BSCANE2/TCK            | None                | CONFIG_SITE_X0Y1    | X8Y6         |           1 |               0 |              33.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                                                                                                     |
| src5      | g9        | FDPE/Q                 | None                | SLICE_X203Y549      | X4Y9         |           1 |               0 |                     |                                                                                            | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/sr_peri_reset_reg_lopt_replica/Q                                                                                                                                                                                                                                                                                                                                                                                   | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/Q_replN                                                                                                                                                                                                                                                                                                                                               |
| src6      | g10       | FDRE/Q                 | None                | SLICE_X272Y558      | X6Y9         |           1 |               0 |                     |                                                                                            | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg_bufg_rep/Q                                                                                                                                                                                                                                                                                | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_bufg_place_bufg_rep                                                                                                                                                                                                              |
| src7      | g11       | FDRE/Q                 | None                | SLICE_X292Y367      | X6Y6         |           1 |               0 |                     |                                                                                            | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg_bufg_rep/Q                                                                                                                                                                                                                                                                                | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_bufg_place_bufg_rep                                                                                                                                                                                                              |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y2              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y2              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y2              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y2              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    3 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    1 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y3              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y3              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y3              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y4              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y5              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y5              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y5              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y5              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y5              |    6 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y5              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y6              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y6              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y6              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y6              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y6              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y6              |    6 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y6              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y7              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y7              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y7              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y7              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y7              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y7              |    5 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y7              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y8              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y8              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y8              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y8              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y8              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y8              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y8              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y8              |    5 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y8              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y9              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y9              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y9              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y9              |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y9              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y9              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y9              |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y9              |    6 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y9              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y10             |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y10             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y10             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y10             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y10             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y10             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y10             |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y10             |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y10             |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y11             |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y11             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y11             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y11             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y11             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y11             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y11             |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y11             |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y11             |    6 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    3 |    24 |    0 |     0 |    0 |     0 |
| X0Y12             |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y12             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y12             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y12             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y12             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y12             |    3 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y12             |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y12             |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y12             |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y13             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y13             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y13             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y13             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y13             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y13             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y13             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y13             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y13             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y14             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X1Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y14             |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X3Y14             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y14             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X5Y14             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X6Y14             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X7Y14             |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X8Y14             |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   34560 |      0 |    2400 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   35520 |      0 |    2880 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y0              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y0              |      0 |      24 |      0 |   34560 |      0 |    2400 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y0              |      0 |      24 |      0 |   21120 |      0 |     960 |      0 |      72 |      0 |       0 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   36480 |      0 |    3360 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   37440 |      0 |    3840 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y1              |      0 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y1              |      0 |      24 |      0 |   36480 |      0 |    3360 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y1              |      0 |      24 |      0 |   23040 |      0 |    1920 |      0 |      72 |      0 |       0 |      0 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   36480 |      0 |    3360 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y2              |      1 |      24 |      0 |   37440 |      0 |    3840 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y2              |      1 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y2              |      1 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y2              |      2 |      24 |      0 |   36480 |      0 |    3360 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y2              |      4 |      24 |     42 |   23040 |      0 |    1920 |      0 |      72 |      0 |       0 |      4 |       4 |      0 |       0 |
| X0Y3              |      1 |      24 |      0 |   36480 |      0 |    3360 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y3              |      1 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y3              |      1 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y3              |      1 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y3              |      2 |      24 |      0 |   37440 |      0 |    3840 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y3              |      1 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y3              |      1 |      24 |      0 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y3              |      2 |      24 |      0 |   36480 |      0 |    3360 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y3              |      4 |      24 |   1208 |   23040 |      8 |    1920 |      0 |      72 |      0 |       0 |      4 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   34560 |      0 |    2400 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y4              |      2 |      24 |      3 |   35520 |      0 |    2880 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y4              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y4              |      1 |      24 |      0 |   34560 |      0 |    2400 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y4              |      2 |      24 |    239 |   21120 |      0 |     960 |      0 |      72 |      0 |       0 |      0 |       4 |      0 |       1 |
| X0Y5              |      0 |      24 |      0 |   34560 |      0 |    2400 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y5              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y5              |      2 |      24 |   2576 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y5              |      4 |      24 |   5140 |   35520 |     16 |    2880 |     30 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y5              |      4 |      24 |   4846 |   40320 |     16 |    3360 |     18 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y5              |      6 |      24 |    529 |   40320 |      0 |    3360 |     13 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y5              |      6 |      24 |   1205 |   34560 |     56 |    2400 |     32 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y5              |      5 |      24 |   2052 |   21120 |      0 |     960 |      6 |      72 |      0 |       0 |      0 |       4 |      0 |       1 |
| X0Y6              |      0 |      24 |      0 |   36480 |      0 |    3360 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y6              |      1 |      24 |      9 |   42240 |      0 |    4320 |      6 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y6              |      3 |      24 |     61 |   42240 |     16 |    4320 |      8 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y6              |      3 |      24 |   9464 |   42240 |      0 |    4320 |      4 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y6              |      4 |      24 |   9750 |   37440 |    160 |    3840 |     46 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y6              |      4 |      24 |  11094 |   42240 |     65 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y6              |      6 |      24 |   5636 |   42240 |   1105 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y6              |      6 |      24 |   7710 |   36480 |    420 |    3360 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y6              |      4 |      24 |    403 |   23040 |     64 |    1920 |     44 |      72 |      0 |       0 |      0 |       4 |      0 |       0 |
| X0Y7              |      1 |      24 |      9 |   36480 |      0 |    3360 |      4 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y7              |      1 |      24 |     52 |   42240 |      0 |    4320 |     20 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y7              |      4 |      24 |   1005 |   42240 |     80 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y7              |      4 |      24 |  10095 |   42240 |     64 |    4320 |     22 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y7              |      5 |      24 |  10492 |   37440 |     64 |    3840 |     36 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y7              |      5 |      24 |  11220 |   42240 |     64 |    4320 |     14 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y7              |      5 |      24 |   4580 |   42240 |     66 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y7              |      5 |      24 |   2066 |   36480 |    123 |    3360 |     47 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y7              |      3 |      24 |    152 |   23040 |     48 |    1920 |     48 |      72 |      0 |       0 |      0 |       4 |      0 |       0 |
| X0Y8              |      1 |      24 |     20 |   36480 |      0 |    3360 |     10 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y8              |      3 |      24 |   2257 |   42240 |     16 |    4320 |     18 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y8              |      3 |      24 |  10027 |   42240 |     80 |    4320 |     22 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y8              |      4 |      24 |  10779 |   42240 |     48 |    4320 |     18 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y8              |      5 |      24 |  10203 |   37440 |     80 |    3840 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y8              |      5 |      24 |   9020 |   42240 |    114 |    4320 |     22 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y8              |      5 |      24 |   4853 |   42240 |    124 |    4320 |     23 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y8              |      5 |      24 |   6652 |   36480 |    239 |    3360 |     46 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y8              |      4 |      24 |    228 |   23040 |     48 |    1920 |     48 |      72 |      0 |       0 |      0 |       4 |      0 |       1 |
| X0Y9              |      1 |      24 |     15 |   34560 |      0 |    2400 |      6 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y9              |      3 |      24 |   2845 |   40320 |      0 |    3360 |     16 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y9              |      3 |      24 |  10034 |   40320 |     80 |    3360 |     22 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y9              |      3 |      24 |   9775 |   40320 |     48 |    3360 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y9              |      4 |      24 |   8524 |   35520 |     80 |    2880 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y9              |      6 |      24 |   7338 |   40320 |   1149 |    3360 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y9              |      6 |      24 |   6049 |   40320 |    299 |    3360 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y9              |      6 |      24 |   7136 |   34560 |    115 |    2400 |     40 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y9              |      5 |      24 |   2518 |   21120 |     16 |     960 |     24 |      72 |      0 |       0 |      0 |       4 |      0 |       1 |
| X0Y10             |      1 |      24 |     36 |   34560 |      0 |    2400 |     30 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y10             |      1 |      24 |    117 |   40320 |      0 |    3360 |     20 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y10             |      2 |      24 |   1960 |   40320 |     96 |    3360 |     22 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y10             |      2 |      24 |   4363 |   40320 |     80 |    3360 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y10             |      3 |      24 |   2718 |   35520 |     64 |    2880 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y10             |      3 |      24 |   4479 |   40320 |     48 |    3360 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y10             |      4 |      24 |   4929 |   40320 |    103 |    3360 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y10             |      4 |      24 |   1540 |   34560 |    211 |    2400 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y10             |      5 |      24 |    417 |   21120 |     16 |     960 |     72 |      72 |      0 |       0 |      4 |       4 |      0 |       1 |
| X0Y11             |      3 |      24 |     66 |   36480 |      0 |    3360 |     24 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y11             |      3 |      24 |    468 |   42240 |     32 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y11             |      3 |      24 |   5138 |   42240 |     16 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y11             |      3 |      24 |   4531 |   42240 |     48 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y11             |      3 |      24 |   5051 |   37440 |     17 |    3840 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y11             |      3 |      24 |   4706 |   42240 |     48 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y11             |      4 |      24 |   4935 |   42240 |     70 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y11             |      4 |      24 |   2429 |   36480 |    257 |    3360 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y11             |      6 |      24 |   2041 |   23040 |     65 |    1920 |     72 |      72 |      0 |       0 |      4 |       4 |      0 |       0 |
| X0Y12             |      1 |      24 |      0 |   36480 |      0 |    3360 |     12 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y12             |      2 |      24 |   2064 |   42240 |      0 |    4320 |     16 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y12             |      2 |      24 |   3563 |   42240 |      0 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y12             |      2 |      24 |   5662 |   42240 |      0 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y12             |      3 |      24 |   6356 |   37440 |    113 |    3840 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y12             |      3 |      24 |   7041 |   42240 |     64 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y12             |      4 |      24 |   5834 |   42240 |    128 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y12             |      4 |      24 |   3803 |   36480 |    176 |    3360 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y12             |      5 |      24 |   3128 |   23040 |    113 |    1920 |     72 |      72 |      0 |       0 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   36480 |      0 |    3360 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y13             |      1 |      24 |    560 |   42240 |      0 |    4320 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y13             |      2 |      24 |   1584 |   42240 |      0 |    4320 |     22 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y13             |      2 |      24 |   6023 |   42240 |      0 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y13             |      2 |      24 |   5688 |   37440 |     16 |    3840 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y13             |      2 |      24 |   7664 |   42240 |      0 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y13             |      2 |      24 |   5493 |   42240 |      0 |    4320 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y13             |      2 |      24 |   3410 |   36480 |     16 |    3360 |     36 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y13             |      2 |      24 |   1895 |   23040 |      0 |    1920 |     19 |      72 |      0 |       0 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   34560 |      0 |    2400 |      0 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y14             |      0 |      24 |      0 |   40320 |      0 |    3360 |      0 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y14             |      1 |      24 |    780 |   40320 |      0 |    3360 |      9 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y14             |      2 |      24 |   1626 |   40320 |      0 |    3360 |     23 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y14             |      2 |      24 |   2320 |   35520 |      0 |    2880 |     48 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y14             |      2 |      24 |   2686 |   40320 |      0 |    3360 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y14             |      2 |      24 |   4194 |   40320 |      0 |    3360 |     24 |      24 |      0 |      24 |      0 |       0 |      0 |       0 |
| X7Y14             |      2 |      24 |   4561 |   34560 |      0 |    2400 |     40 |      48 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y14             |      2 |      24 |    877 |   21120 |      0 |     960 |     17 |      72 |      0 |       0 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 |
+-----+----+----+----+----+----+----+----+----+----+
| Y14 |  0 |  0 |  1 |  2 |  2 |  2 |  2 |  4 |  2 |
| Y13 |  0 |  1 |  2 |  2 |  2 |  2 |  2 |  4 |  2 |
| Y12 |  1 |  2 |  2 |  2 |  3 |  3 |  4 |  8 |  5 |
| Y11 |  3 |  3 |  3 |  3 |  3 |  3 |  4 |  8 |  6 |
| Y10 |  1 |  1 |  2 |  2 |  3 |  3 |  4 |  8 |  5 |
| Y9  |  1 |  3 |  3 |  3 |  4 |  6 |  6 | 11 |  5 |
| Y8  |  1 |  3 |  3 |  4 |  5 |  5 |  5 |  9 |  4 |
| Y7  |  1 |  1 |  4 |  4 |  5 |  5 |  5 | 10 |  3 |
| Y6  |  0 |  1 |  3 |  3 |  4 |  4 |  6 | 12 |  4 |
| Y5  |  0 |  0 |  0 |  2 |  4 |  4 |  6 | 12 |  5 |
| Y4  |  0 |  0 |  0 |  0 |  1 |  0 |  0 |  1 |  2 |
| Y3  |  0 |  0 |  0 |  0 |  1 |  1 |  1 |  3 |  4 |
| Y2  |  0 |  0 |  0 |  0 |  1 |  1 |  1 |  3 |  4 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    1 |    24 |  4.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y2              |    3 |    24 | 12.50 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y3              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X8Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X8Y4              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X5Y5              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X8Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X5Y6              |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X8Y6              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X5Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X5Y8              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y8              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X5Y9              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X7Y9              |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y9              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y10             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X7Y10             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y10             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y11             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X7Y11             |    1 |    24 |  4.17 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y11             |    3 |    24 | 12.50 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X0Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y12             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y12             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y12             |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y13             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y14             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y14             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y14             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| g0        | BUFGCE/O        | X0Y3              | AXI_CLK |       6.666 | {0.000 3.333} | X4Y9     |      174717 |        0 |              0 |        0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+-------+-------+-------+---------+-------+-------+-------+-------+
|     | X0     | X1    | X2    | X3    | X4      | X5    | X6    | X7    | X8    |
+-----+--------+-------+-------+-------+---------+-------+-------+-------+-------+
| Y14 |      0 |     0 |   789 |  1647 |    2358 |  2703 |  4216 |  4601 |   894 |
| Y13 |      0 |   560 |  1604 |  6044 |    5741 |  7686 |  5515 |  3449 |  1906 |
| Y12 |     10 |  2076 |  3587 |  5681 |    6507 |  7121 |  5974 |  4016 |  3006 |
| Y11 |     45 |   512 |  5177 |  4599 |    5108 |  4774 |  5022 |  2660 |  1938 |
| Y10 |     51 |   127 |  2069 |  4459 |    2808 |  4544 |  5046 |  1647 |   184 |
| Y9  |     18 |    43 |   305 |   206 | (R) 367 |   348 |  2983 |  4958 |   358 |
| Y8  |     25 |    79 |   316 |   225 |     480 |   626 |  4987 |  6457 |   300 |
| Y7  |     11 |    62 |   229 |   194 |     764 |   589 |  1131 |  2213 |   224 |
| Y6  |      0 |    12 |    57 |     9 |     587 |   742 |   205 |  5548 |   227 |
| Y5  |      0 |     0 |     0 |     0 |     112 |    94 |    32 |   116 |    14 |
| Y4  |      0 |     0 |     0 |     0 |       3 |     0 |     0 |     0 |     0 |
| Y3  |  (D) 0 |     0 |     0 |     0 |       0 |     0 |     0 |     0 |     0 |
| Y2  |      0 |     0 |     0 |     0 |       0 |     0 |     0 |     0 |     0 |
| Y1  |      0 |     0 |     0 |     0 |       0 |     0 |     0 |     0 |     0 |
| Y0  |      0 |     0 |     0 |     0 |       0 |     0 |     0 |     0 |     0 |
+-----+--------+-------+-------+-------+---------+-------+-------+-------+-------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                               |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X8Y2              | aurora_64b66b_1_user_clk_out |      12.800 | {0.000 6.400} | X8Y2     |       88534 |        0 |              0 |        8 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+------+-------+-------+--------+-------+-------+-----------+
|     | X0 | X1 | X2   | X3    | X4    | X5     | X6    | X7    | X8        |
+-----+----+----+------+-------+-------+--------+-------+-------+-----------+
| Y14 |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |         0 |
| Y13 |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |         0 |
| Y12 |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |         0 |
| Y11 |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |         0 |
| Y10 |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |         0 |
| Y9  |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |         0 |
| Y8  |  0 |  0 |    0 |  1102 |  2741 |   1438 |     4 |     0 |         0 |
| Y7  |  0 |  0 |  104 |  8918 |  9065 |  10342 |  3532 |     0 |         0 |
| Y6  |  0 |  0 |   24 |  9457 |  9346 |  10429 |  5302 |  1392 |       248 |
| Y5  |  0 |  0 |    0 |  2576 |  5059 |   4777 |   492 |   406 |      1551 |
| Y4  |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |        32 |
| Y3  |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |       201 |
| Y2  |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 | (R) (D) 4 |
| Y1  |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |         0 |
| Y0  |  0 |  0 |    0 |     0 |     0 |      0 |     0 |     0 |         0 |
+-----+----+----+------+-------+-------+--------+-------+-------+-----------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X8Y2              | txoutclk_out[0]_1 |       6.400 | {0.000 3.200} | X8Y2     |           0 |        0 |              0 |        8 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+-----------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8        |
+-----+----+----+----+----+----+----+----+----+-----------+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         4 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 4 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
+-----+----+----+----+----+----+----+----+----+-----------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                               |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X8Y11             | aurora_64b66b_0_user_clk_out |      12.800 | {0.000 6.400} | X8Y11    |       81101 |        0 |              0 |        8 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
+-----------+-----------------+-------------------+------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+-------+-------+-------+-------+-------+------+-------+------------+
|     | X0 | X1    | X2    | X3    | X4    | X5    | X6   | X7    | X8         |
+-----+----+-------+-------+-------+-------+-------+------+-------+------------+
| Y14 |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
| Y13 |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
| Y12 |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |         11 |
| Y11 |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 | (R) (D) 90 |
| Y10 |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |        104 |
| Y9  |  0 |  2810 |  9820 |  9629 |  8261 |  7526 |  756 |  1820 |       1674 |
| Y8  |  0 |  2203 |  9802 |  9509 |  7086 |  7081 |    0 |     0 |          0 |
| Y7  |  0 |     0 |   764 |  1058 |   745 |   360 |    0 |     0 |          0 |
| Y6  |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
| Y5  |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
| Y4  |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
| Y3  |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
| Y2  |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
| Y1  |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
| Y0  |  0 |     0 |     0 |     0 |     0 |     0 |    0 |     0 |          0 |
+-----+----+-------+-------+-------+-------+-------+------+-------+------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                       |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X8Y11             | txoutclk_out[0] |       6.400 | {0.000 3.200} | X8Y11    |           0 |        0 |              0 |        8 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+-----------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8        |
+-----+----+----+----+----+----+----+----+----+-----------+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 4 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         4 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |
+-----+----+----+----+----+----+----+----+----+-----------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X8Y11             | rxoutclk_out[0] |       6.400 | {0.000 3.200} | X6Y10    |        4433 |        0 |              0 |        8 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------+-------+------+----------+
|     | X0 | X1 | X2 | X3 | X4 | X5   | X6    | X7   | X8       |
+-----+----+----+----+----+----+------+-------+------+----------+
| Y14 |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        5 |
| Y11 |  0 |  0 |  0 |  0 |  0 |    0 |     0 |   53 |  (D) 116 |
| Y10 |  0 |  0 |  0 |  0 |  0 |    0 | (R) 0 |  128 |      188 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  627 |  2327 |  493 |      504 |
| Y8  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |    0 |     0 |    0 |        0 |
+-----+----+----+----+----+----+------+-------+------+----------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X8Y2              | rxoutclk_out[0]_1 |       6.400 | {0.000 3.200} | X7Y4     |        4433 |        0 |              0 |        8 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-------+-------+---------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6    | X7    | X8      |
+-----+----+----+----+----+----+----+-------+-------+---------+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  1253 |   960 |       0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |    12 |   729 |     485 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |     0 | (R) 0 |     207 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |     769 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |  (D) 26 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |       0 |
+-----+----+----+----+----+----+----+-------+-------+---------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                         |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
| g7        | BUFGCE/O        | X7Y6              | INIT_CLK |      12.800 | {0.000 6.400} | X4Y7     |        1189 |        0 |              0 |       16 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0] |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+----+----+----+-------+----+------+----------+------+
|     | X0  | X1 | X2 | X3 | X4    | X5 | X6   | X7       | X8   |
+-----+-----+----+----+----+-------+----+------+----------+------+
| Y14 |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |    0 |
| Y13 |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |    0 |
| Y12 |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |  255 |
| Y11 |  33 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |   13 |
| Y10 |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |    5 |
| Y9  |   0 |  0 |  0 |  0 |     0 |  0 |  300 |        0 |   10 |
| Y8  |   0 |  0 |  0 |  0 |     0 |  0 |    6 |        0 |    0 |
| Y7  |   0 |  0 |  0 |  0 | (R) 0 |  0 |    0 |        1 |    0 |
| Y6  |   0 |  0 |  0 |  0 |     0 |  0 |    0 |  (D) 255 |   14 |
| Y5  |   0 |  0 |  0 |  0 |     0 |  0 |    0 |       26 |    5 |
| Y4  |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |    0 |
| Y3  |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |  258 |
| Y2  |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |   24 |
| Y1  |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |    0 |
| Y0  |   0 |  0 |  0 |  0 |     0 |  0 |    0 |        0 |    0 |
+-----+-----+----+----+----+-------+----+------+----------+------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g8        | BUFGCE/O        | X7Y8              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK |      33.000 | {0.000 16.500} | X7Y8     |         458 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 |
+-----+----+----+----+----+----+----+----+-------------+----+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 458 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |
+-----+----+----+----+----+----+----+----+-------------+----+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g9        | BUFGCE/O        | X7Y9              |       |             |               | X7Y9     |      283616 |        0 |              0 |        0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-----+-------+-------+--------+--------+--------+-------+--------------+-------+
|     | X0  | X1    | X2    | X3     | X4     | X5     | X6    | X7           | X8    |
+-----+-----+-------+-------+--------+--------+--------+-------+--------------+-------+
| Y14 |   0 |     0 |     0 |   1007 |   1351 |   1830 |  3948 |         4202 |   536 |
| Y13 |   0 |     0 |   534 |   6000 |   5609 |   7642 |  4814 |         3032 |  1652 |
| Y12 |   0 |  1302 |  3308 |   5633 |   5865 |   6306 |  5535 |         3405 |  1732 |
| Y11 |  33 |    21 |  4173 |   4158 |   4271 |   4569 |  4693 |         1119 |   415 |
| Y10 |   0 |     0 |  1485 |   3624 |   2162 |   3561 |  2930 |          375 |     0 |
| Y9  |   0 |  2783 |  9590 |   9347 |   8097 |   4508 |  2167 | (R) (D) 5841 |   300 |
| Y8  |   0 |  2155 |  9589 |  10378 |   9683 |   8484 |  1395 |          205 |    60 |
| Y7  |   0 |     0 |   862 |   9704 |  10025 |  10629 |  4415 |          857 |     0 |
| Y6  |   0 |     0 |    24 |   9147 |   9157 |  10120 |  2306 |         6134 |    90 |
| Y5  |   0 |     0 |     0 |   2552 |   4939 |   4685 |   492 |           18 |    46 |
| Y4  |   0 |     0 |     0 |      0 |      0 |      0 |     0 |            0 |     0 |
| Y3  |   0 |     0 |     0 |      0 |      0 |      0 |     0 |            0 |     0 |
| Y2  |   0 |     0 |     0 |      0 |      0 |      0 |     0 |            0 |     0 |
| Y1  |   0 |     0 |     0 |      0 |      0 |      0 |     0 |            0 |     0 |
| Y0  |   0 |     0 |     0 |      0 |      0 |      0 |     0 |            0 |     0 |
+-----+-----+-------+-------+--------+--------+--------+-------+--------------+-------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFGCE/O        | X7Y9              |       |             |               | X7Y9     |        1085 |        0 |              0 |        0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------+------+-----------+----+
|     | X0 | X1 | X2 | X3 | X4 | X5   | X6   | X7        | X8 |
+-----+----+----+----+----+----+------+------+-----------+----+
| Y14 |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  291 |  794 | (R) (D) 0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |  0 |
+-----+----+----+----+----+----+------+------+-----------+----+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFGCE/O        | X7Y6              |       |             |               | X7Y6     |        1085 |        0 |              0 |        0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+------+-------------+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6   | X7          | X8 |
+-----+----+----+----+----+----+----+------+-------------+----+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  849 | (R) (D) 226 |  0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |    6 |           4 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |           0 |  0 |
+-----+----+----+----+----+----+----+------+-------------+----+


20. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


21. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


22. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


23. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6+       | 0     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


24. Clock Region Cell Placement per Global Clock: Region X8Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 14    | BUFG_GT/O       | None       |           4 |               0 |  0 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g6        | 0     | BUFG_GT/O       | None       |          26 |               0 | 22 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |          24 |               0 | 20 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g2        | 20    | BUFG_GT/O       | None       |           4 |               0 |  0 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


26. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


27. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


28. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6+       | 0     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


29. Clock Region Cell Placement per Global Clock: Region X8Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 14    | BUFG_GT/O       | None       |         201 |               0 | 189 |      8 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g6        | 0     | BUFG_GT/O       | None       |         769 |               0 | 765 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |         258 |               0 | 254 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g2        | 20    | BUFG_GT/O       | None       |           4 |               0 |   0 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |           3 |               0 |  3 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


31. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6+       | 0     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


32. Clock Region Cell Placement per Global Clock: Region X8Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g1        | 14    | BUFG_GT/O       | None       |          32 |               0 |  32 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g6        | 0     | BUFG_GT/O       | None       |         207 |               0 | 207 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g1        | 14    | BUFG_GT/O       | None       |        2576 |               0 | 2576 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |            2552 | 2552 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         112 |               0 |   81 |     16 |   15 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        5059 |               0 | 5059 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4939 | 4939 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          94 |               0 |   69 |     16 |    9 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        4777 |               0 | 4777 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4685 | 4685 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          32 |               0 |  25 |      0 |    7 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g1        | 14    | BUFG_GT/O       | None       |         492 |               0 | 492 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g6        | 0     | BUFG_GT/O       | None       |          12 |               0 |  12 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |             492 | 492 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
| g11       | 3     | BUFGCE/O        | None       |           0 |               6 |   6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         116 |               0 |  84 |     16 |   16 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g1        | 14    | BUFG_GT/O       | None       |         406 |               0 | 406 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g6        | 0     | BUFG_GT/O       | None       |         729 |               0 | 689 |     40 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |          26 |               0 |  26 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |              18 |  18 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
| g11       | 3     | BUFGCE/O        | None       |           0 |               4 |   4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X8Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          14 |               0 |   11 |      0 |    3 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g1        | 14    | BUFG_GT/O       | None       |        1551 |               0 | 1551 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g6        | 0     | BUFG_GT/O       | None       |         485 |               0 |  485 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |           5 |               0 |    5 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |              46 |   46 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          12 |               0 |  9 |      0 |    3 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          57 |               0 | 37 |     16 |    4 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |          24 |               0 | 24 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |              24 | 24 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |           9 |               0 |    7 |      0 |    2 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        9457 |               0 | 9457 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |            9147 | 9147 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         587 |               0 |  404 |    160 |   23 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        9346 |               0 | 9346 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |            9157 | 9157 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         742 |               0 |   681 |     49 |   12 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |       10429 |               0 | 10413 |     16 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |           10120 | 10120 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X6Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         205 |               0 |  152 |     48 |    5 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g1        | 14    | BUFG_GT/O       | None       |        5302 |               0 | 4262 |   1033 |    7 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g6        | 0     | BUFG_GT/O       | None       |        1253 |               0 | 1222 |     24 |    7 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            2306 | 2306 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
| g11       | 3     | BUFGCE/O        | None       |           0 |             849 |  849 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5548 |               0 | 5333 |    192 |   23 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g1        | 14    | BUFG_GT/O       | None       |        1392 |               0 | 1391 |      0 |    1 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3]                                                                                        |
| g6        | 0     | BUFG_GT/O       | None       |         960 |               0 |  732 |    227 |    1 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/design_1_aurora_64b66b_1_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |         255 |               0 |  254 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            6134 | 6134 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
| g11       | 3     | BUFGCE/O        | None       |           0 |             226 |  226 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/design_1_aurora_64b66b_1_0_core_i/design_1_aurora_64b66b_1_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X8Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         227 |               0 | 141 |     64 |   22 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |         248 |               0 | 248 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g7        | 1     | BUFGCE/O        | None       |          14 |               0 |  14 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |              90 |  90 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          11 |               0 |  9 |      0 |    2 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          62 |               0 | 52 |      0 |   10 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


49. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         229 |               0 | 137 |     80 |   12 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |         104 |               0 | 104 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3        | 20    | BUFG_GT/O       | None       |         764 |               0 | 764 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |             862 | 862 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


50. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         194 |               0 |  119 |     64 |   11 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        8918 |               0 | 8918 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3        | 20    | BUFG_GT/O       | None       |        1058 |               0 | 1058 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |            9704 | 9704 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         764 |               0 |   682 |     64 |   18 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        9065 |               0 |  9065 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3        | 20    | BUFG_GT/O       | None       |         745 |               0 |   745 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |           10025 | 10025 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         589 |               0 |   518 |     64 |    7 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |       10342 |               0 | 10342 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3        | 20    | BUFG_GT/O       | None       |         360 |               0 |   360 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |     0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |           10629 | 10629 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X6Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        1131 |               0 | 1048 |     66 |   17 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        3532 |               0 | 3532 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3+       | 20    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4415 | 4415 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X7Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        2213 |               0 | 2065 |    123 |   25 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1+       | 14    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3+       | 20    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g7        | 1     | BUFGCE/O        | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |             857 |  857 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X8Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         224 |               0 | 152 |     48 |   24 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1+       | 14    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3+       | 20    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X0Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          25 |               0 | 20 |      0 |    5 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          79 |               0 |   54 |     16 |    9 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g3        | 20    | BUFG_GT/O       | None       |        2203 |               0 | 2203 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |            2155 | 2155 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         316 |               0 |  225 |     80 |   11 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g3        | 20    | BUFG_GT/O       | None       |        9802 |               0 | 9802 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |            9589 | 9589 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         225 |               0 |   168 |     48 |    9 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        1102 |               0 |  1102 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3        | 20    | BUFG_GT/O       | None       |        9509 |               0 |  9509 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |           10378 | 10378 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         480 |               0 |  376 |     80 |   24 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        2741 |               0 | 2741 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3        | 20    | BUFG_GT/O       | None       |        7086 |               0 | 7086 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |            9683 | 9683 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         626 |               0 |  501 |    114 |   11 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |        1438 |               0 | 1438 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3        | 20    | BUFG_GT/O       | None       |        7081 |               0 | 7081 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |            8484 | 8484 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X6Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4987 |               0 | 4843 |    124 |   20 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1        | 14    | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3+       | 20    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g7        | 1     | BUFGCE/O        | None       |           6 |               0 |    6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1395 | 1395 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X7Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        6457 |               0 | 6194 |    239 |   24 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1+       | 14    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3+       | 20    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g8        | 0     | BUFGCE/O        | None       |         458 |               0 |  458 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                            |
| g9        | 2     | BUFGCE/O        | None       |           0 |             205 |  205 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X8Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         300 |               0 | 228 |     48 |   24 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g1+       | 14    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_1/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX0_RXN[3] |
| g3+       | 20    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |              60 |  60 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


65. Clock Region Cell Placement per Global Clock: Region X0Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          18 |               0 | 15 |      0 |    3 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          43 |               0 |   35 |      0 |    8 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g3        | 20    | BUFG_GT/O       | None       |        2810 |               0 | 2810 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |            2783 | 2783 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         305 |               0 |  214 |     80 |   11 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g3        | 20    | BUFG_GT/O       | None       |        9820 |               0 | 9820 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |            9590 | 9590 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         206 |               0 |  146 |     48 |   12 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g3        | 20    | BUFG_GT/O       | None       |        9629 |               0 | 9629 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g9        | 2     | BUFGCE/O        | None       |           0 |            9347 | 9347 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


69. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         367 |               0 |  263 |     80 |   24 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                       |
| g3        | 20    | BUFG_GT/O       | None       |        8261 |               0 | 8261 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                       |
| g9        | 2     | BUFGCE/O        | None       |           0 |            8097 | 8096 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         348 |               0 |  289 |     49 |   10 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g3        | 20    | BUFG_GT/O       | None       |        7526 |               0 | 6477 |   1047 |    2 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]                                                                                        |
| g5        | 0     | BUFG_GT/O       | None       |         627 |               0 |  572 |     53 |    2 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4508 | 4508 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
| g10       | 3     | BUFGCE/O        | None       |           0 |             291 |  291 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X6Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        2983 |               0 | 2924 |     53 |    6 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g3        | 20    | BUFG_GT/O       | None       |         756 |               0 |  740 |     10 |    6 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]                                                                                        |
| g5        | 0     | BUFG_GT/O       | None       |        2327 |               0 | 2086 |    235 |    6 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |         300 |               0 |  299 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            2167 | 2167 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
| g10       | 3     | BUFGCE/O        | None       |           0 |             794 |  794 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


72. Clock Region Cell Placement per Global Clock: Region X7Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4958 |               0 | 4826 |    112 |   20 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g3        | 20    | BUFG_GT/O       | None       |        1820 |               0 | 1820 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]                                                                                        |
| g5        | 0     | BUFG_GT/O       | None       |         493 |               0 |  490 |      3 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            5841 | 5841 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
| g10+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X8Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         358 |               0 |  330 |     16 |   12 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g3        | 20    | BUFG_GT/O       | None       |        1674 |               0 | 1674 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]                                                                                        |
| g5        | 0     | BUFG_GT/O       | None       |         504 |               0 |  504 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |          10 |               0 |   10 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |             300 |  300 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X0Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          51 |               0 | 36 |      0 |   15 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


75. Clock Region Cell Placement per Global Clock: Region X1Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         127 |               0 | 117 |      0 |   10 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


76. Clock Region Cell Placement per Global Clock: Region X2Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        2069 |               0 | 1960 |     96 |   13 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1485 | 1485 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


77. Clock Region Cell Placement per Global Clock: Region X3Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4459 |               0 | 4363 |     80 |   16 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            3624 | 3624 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


78. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        2808 |               0 | 2718 |     64 |   26 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            2162 | 2162 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4544 |               0 | 4479 |     48 |   17 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            3561 | 3561 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X6Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5046 |               0 | 4929 |    103 |   14 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g5+       | 0     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            2930 | 2930 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X7Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        1647 |               0 | 1412 |    211 |   24 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g5        | 0     | BUFG_GT/O       | None       |         128 |               0 |  128 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |             375 |  375 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X8Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         184 |               0 | 132 |     16 |   36 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g3        | 20    | BUFG_GT/O       | None       |         104 |               0 | 100 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]                                                                                        |
| g5        | 0     | BUFG_GT/O       | None       |         188 |               0 | 184 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |           5 |               0 |   1 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g4        | 14    | BUFG_GT/O       | None       |           4 |               0 |   0 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


83. Clock Region Cell Placement per Global Clock: Region X0Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          45 |               0 | 33 |      0 |   12 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7        | 1     | BUFGCE/O        | None       |          33 |               0 | 33 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |              33 | 33 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


84. Clock Region Cell Placement per Global Clock: Region X1Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         512 |               0 | 468 |     32 |   12 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |              21 |  21 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


85. Clock Region Cell Placement per Global Clock: Region X2Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5177 |               0 | 5138 |     16 |   23 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4173 | 4173 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X3Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4599 |               0 | 4531 |     48 |   20 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4158 | 4158 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5108 |               0 | 5051 |     17 |   40 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4271 | 4271 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4774 |               0 | 4706 |     48 |   20 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4569 | 4569 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X6Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5022 |               0 | 4935 |     70 |   17 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g5+       | 0     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4693 | 4693 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


90. Clock Region Cell Placement per Global Clock: Region X7Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        2660 |               0 | 2376 |    257 |   27 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g5        | 0     | BUFG_GT/O       | None       |          53 |               0 |   53 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1119 | 1119 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


91. Clock Region Cell Placement per Global Clock: Region X8Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        1938 |               0 | 1834 |     65 |   39 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g3        | 20    | BUFG_GT/O       | None       |          90 |               0 |   86 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]                                                                                        |
| g5        | 0     | BUFG_GT/O       | None       |         116 |               0 |  112 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |          13 |               0 |    9 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g4        | 14    | BUFG_GT/O       | None       |           4 |               0 |    0 |      0 |    0 |   0 |  4 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out                                                                                                |
| g9        | 2     | BUFGCE/O        | None       |           0 |             415 |  415 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


92. Clock Region Cell Placement per Global Clock: Region X0Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |          10 |               0 |  0 |      0 |   10 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


93. Clock Region Cell Placement per Global Clock: Region X1Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        2076 |               0 | 2064 |      0 |   12 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1302 | 1302 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


94. Clock Region Cell Placement per Global Clock: Region X2Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        3587 |               0 | 3563 |      0 |   24 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            3308 | 3308 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


95. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5681 |               0 | 5662 |      0 |   19 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            5633 | 5633 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


96. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        6507 |               0 | 6356 |    113 |   38 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            5865 | 5865 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


97. Clock Region Cell Placement per Global Clock: Region X5Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        7121 |               0 | 7041 |     64 |   16 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            6306 | 6306 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X6Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5974 |               0 | 5834 |    128 |   12 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g5+       | 0     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            5535 | 5535 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


99. Clock Region Cell Placement per Global Clock: Region X7Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4016 |               0 | 3803 |    176 |   37 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g5+       | 0     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7+       | 1     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            3405 | 3405 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


100. Clock Region Cell Placement per Global Clock: Region X8Y12
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        3006 |               0 | 2857 |    113 |   36 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                              |
| g3        | 20    | BUFG_GT/O       | None       |          11 |               0 |   11 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/GT_SERIAL_RX1_RXN[3]                                                                                        |
| g5        | 0     | BUFG_GT/O       | None       |           5 |               0 |    5 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/rxusrclk2_in[0] |
| g7        | 1     | BUFGCE/O        | None       |         255 |               0 |  255 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_0/U0/BUFG_O[0]                                                                                                                                              |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1732 | 1732 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


101. Clock Region Cell Placement per Global Clock: Region X1Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         560 |               0 | 560 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


102. Clock Region Cell Placement per Global Clock: Region X2Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        1604 |               0 | 1584 |      0 |   20 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |             534 |  534 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


103. Clock Region Cell Placement per Global Clock: Region X3Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        6044 |               0 | 6023 |      0 |   21 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            6000 | 6000 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


104. Clock Region Cell Placement per Global Clock: Region X4Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5741 |               0 | 5688 |     16 |   37 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            5609 | 5609 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


105. Clock Region Cell Placement per Global Clock: Region X5Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        7686 |               0 | 7664 |      0 |   22 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            7642 | 7642 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


106. Clock Region Cell Placement per Global Clock: Region X6Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        5515 |               0 | 5493 |      0 |   22 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4814 | 4814 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


107. Clock Region Cell Placement per Global Clock: Region X7Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        3449 |               0 | 3410 |     16 |   23 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            3032 | 3032 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


108. Clock Region Cell Placement per Global Clock: Region X8Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        1906 |               0 | 1895 |      0 |   11 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1652 | 1652 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


109. Clock Region Cell Placement per Global Clock: Region X2Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         789 |               0 | 780 |      0 |    9 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


110. Clock Region Cell Placement per Global Clock: Region X3Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        1647 |               0 | 1626 |      0 |   21 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1007 | 1007 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


111. Clock Region Cell Placement per Global Clock: Region X4Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        2358 |               0 | 2320 |      0 |   38 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1351 | 1351 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


112. Clock Region Cell Placement per Global Clock: Region X5Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        2703 |               0 | 2686 |      0 |   17 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            1830 | 1830 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


113. Clock Region Cell Placement per Global Clock: Region X6Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4216 |               0 | 4194 |      0 |   22 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            3948 | 3948 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


114. Clock Region Cell Placement per Global Clock: Region X7Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |        4601 |               0 | 4561 |      0 |   40 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |            4202 | 4202 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


115. Clock Region Cell Placement per Global Clock: Region X8Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 8     | BUFGCE/O        | None       |         894 |               0 | 877 |      0 |   17 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/util_ds_buf_1/U0/BUFG_O[0]          |
| g9        | 2     | BUFGCE/O        | None       |           0 |             536 | 536 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | inst_design_1_wrapper/design_1_i/RESET_CTRL_0/inst/PERI_RESET_P_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


