\subsection{ddr2 Entity Reference}
\label{classddr2}\index{ddr2@{ddr2}}


Inheritance diagram for ddr2\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{df/d0c/classddr2__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for ddr2\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=213pt]{dd/db1/classddr2__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf S\+YN} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf I\+E\+EE} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf local\+\_\+address}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+write\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+read\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+burstbegin}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+wdata}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+be}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf global\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+ref\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf soft\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+ready}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+rdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+rdata\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+refresh\+\_\+ack}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+init\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+phy\+\_\+clk\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+odt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cs\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cke}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ba}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ras\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cas\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+we\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf phy\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf aux\+\_\+full\+\_\+rate\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf aux\+\_\+half\+\_\+rate\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+request\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dq}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 35} of file {\bf ddr2.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2@{ddr2}!aux\+\_\+full\+\_\+rate\+\_\+clk@{aux\+\_\+full\+\_\+rate\+\_\+clk}}
\index{aux\+\_\+full\+\_\+rate\+\_\+clk@{aux\+\_\+full\+\_\+rate\+\_\+clk}!ddr2@{ddr2}}
\paragraph[{aux\+\_\+full\+\_\+rate\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aux\+\_\+full\+\_\+rate\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a36d0d46bf0f1e63ff4a37da4258f45ae}


Definition at line {\bf 63} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!aux\+\_\+half\+\_\+rate\+\_\+clk@{aux\+\_\+half\+\_\+rate\+\_\+clk}}
\index{aux\+\_\+half\+\_\+rate\+\_\+clk@{aux\+\_\+half\+\_\+rate\+\_\+clk}!ddr2@{ddr2}}
\paragraph[{aux\+\_\+half\+\_\+rate\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aux\+\_\+half\+\_\+rate\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a99133d3710071e940eccba80b35be437}


Definition at line {\bf 64} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}}
\index{global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}!ddr2@{ddr2}}
\paragraph[{global\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf global\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_af7e9fe89a5a1946a55cb9769dee37a11}


Definition at line {\bf 44} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!I\+E\+EE@{I\+E\+EE}}
\index{I\+E\+EE@{I\+E\+EE}!ddr2@{ddr2}}
\paragraph[{I\+E\+EE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+EE}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2_ae4f03c286607f3181e16b9aa12d0c6d4}


Definition at line {\bf 32} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+address@{local\+\_\+address}}
\index{local\+\_\+address@{local\+\_\+address}!ddr2@{ddr2}}
\paragraph[{local\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+address} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_af7fa8cf7a06a0be818cdb124d935ba3e}


Definition at line {\bf 37} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+be@{local\+\_\+be}}
\index{local\+\_\+be@{local\+\_\+be}!ddr2@{ddr2}}
\paragraph[{local\+\_\+be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+be} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a417492341d23f1e8ff37483def00622a}


Definition at line {\bf 42} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+burstbegin@{local\+\_\+burstbegin}}
\index{local\+\_\+burstbegin@{local\+\_\+burstbegin}!ddr2@{ddr2}}
\paragraph[{local\+\_\+burstbegin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+burstbegin} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_afa9b5ac3e9678c1a7844374616b7edae}


Definition at line {\bf 40} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+init\+\_\+done@{local\+\_\+init\+\_\+done}}
\index{local\+\_\+init\+\_\+done@{local\+\_\+init\+\_\+done}!ddr2@{ddr2}}
\paragraph[{local\+\_\+init\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+init\+\_\+done} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a59b57161192a62d9c4c89834f639fabf}


Definition at line {\bf 51} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+rdata@{local\+\_\+rdata}}
\index{local\+\_\+rdata@{local\+\_\+rdata}!ddr2@{ddr2}}
\paragraph[{local\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+rdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a66664f6e84042468589e036c0f233f04}


Definition at line {\bf 48} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+rdata\+\_\+valid@{local\+\_\+rdata\+\_\+valid}}
\index{local\+\_\+rdata\+\_\+valid@{local\+\_\+rdata\+\_\+valid}!ddr2@{ddr2}}
\paragraph[{local\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a3e1688446ec7f7d64f39672bcbadd094}


Definition at line {\bf 49} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+read\+\_\+req@{local\+\_\+read\+\_\+req}}
\index{local\+\_\+read\+\_\+req@{local\+\_\+read\+\_\+req}!ddr2@{ddr2}}
\paragraph[{local\+\_\+read\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+read\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a65c3b904ecf7838309a865ee600d9f79}


Definition at line {\bf 39} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+ready@{local\+\_\+ready}}
\index{local\+\_\+ready@{local\+\_\+ready}!ddr2@{ddr2}}
\paragraph[{local\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+ready} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_aed35ac846fd69bac4d53f5a38074c4a5}


Definition at line {\bf 47} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+refresh\+\_\+ack@{local\+\_\+refresh\+\_\+ack}}
\index{local\+\_\+refresh\+\_\+ack@{local\+\_\+refresh\+\_\+ack}!ddr2@{ddr2}}
\paragraph[{local\+\_\+refresh\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+refresh\+\_\+ack} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_ad487340b969abbc11de88f812ddefffd}


Definition at line {\bf 50} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+size@{local\+\_\+size}}
\index{local\+\_\+size@{local\+\_\+size}!ddr2@{ddr2}}
\paragraph[{local\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+size} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a3c471ebf0dd609278cf29a09306c8c09}


Definition at line {\bf 43} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+wdata@{local\+\_\+wdata}}
\index{local\+\_\+wdata@{local\+\_\+wdata}!ddr2@{ddr2}}
\paragraph[{local\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+wdata} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_ae1f9cd7e35eafdedc6a3ecb19f054076}


Definition at line {\bf 41} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!local\+\_\+write\+\_\+req@{local\+\_\+write\+\_\+req}}
\index{local\+\_\+write\+\_\+req@{local\+\_\+write\+\_\+req}!ddr2@{ddr2}}
\paragraph[{local\+\_\+write\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+write\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a4ecfa9a9a7b188925e020dec779e26a4}


Definition at line {\bf 38} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+addr@{mem\+\_\+addr}}
\index{mem\+\_\+addr@{mem\+\_\+addr}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a6ebd63d6ab445edbfddde13873c36097}


Definition at line {\bf 56} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+ba@{mem\+\_\+ba}}
\index{mem\+\_\+ba@{mem\+\_\+ba}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ba} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a69c33ce1ac1c700098b4119f71a8b9ca}


Definition at line {\bf 57} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}}
\index{mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_ae93246f37c66946ff9a04845c2f74597}


Definition at line {\bf 59} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+cke@{mem\+\_\+cke}}
\index{mem\+\_\+cke@{mem\+\_\+cke}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cke} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_ab5e2761b7646abfbd3a2582181a23949}


Definition at line {\bf 55} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+clk@{mem\+\_\+clk}}
\index{mem\+\_\+clk@{mem\+\_\+clk}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_ad18b1719a78b0e3057345b0d58fbdf99}


Definition at line {\bf 66} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}}
\index{mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk\+\_\+n} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_acb82ca9a03249fe1ec9968c46cb7ac9a}


Definition at line {\bf 67} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}}
\index{mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cs\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_acf03476a77ce8202385a29c1c710dde0}


Definition at line {\bf 54} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+dm@{mem\+\_\+dm}}
\index{mem\+\_\+dm@{mem\+\_\+dm}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dm} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a0b830fa20909f3f790e039430e43d833}


Definition at line {\bf 61} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+dq@{mem\+\_\+dq}}
\index{mem\+\_\+dq@{mem\+\_\+dq}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dq} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a523acbc776ea0d4bb3636c1762b97bbb}


Definition at line {\bf 68} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+dqs@{mem\+\_\+dqs}}
\index{mem\+\_\+dqs@{mem\+\_\+dqs}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqs} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a4dc9f36564489295eb0ba3ba315de770}


Definition at line {\bf 70} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+odt@{mem\+\_\+odt}}
\index{mem\+\_\+odt@{mem\+\_\+odt}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+odt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a95035645a864ed754fadafcc327d8193}


Definition at line {\bf 53} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}}
\index{mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a66af27d2b7e4e52023322398b6717931}


Definition at line {\bf 58} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}}
\index{mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}!ddr2@{ddr2}}
\paragraph[{mem\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+we\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a35033f28d92e7fd56a7a75dc0a10004e}


Definition at line {\bf 60} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!phy\+\_\+clk@{phy\+\_\+clk}}
\index{phy\+\_\+clk@{phy\+\_\+clk}!ddr2@{ddr2}}
\paragraph[{phy\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phy\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a95a4f59a6cdea016adcef33ce0c38967}


Definition at line {\bf 62} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!pll\+\_\+ref\+\_\+clk@{pll\+\_\+ref\+\_\+clk}}
\index{pll\+\_\+ref\+\_\+clk@{pll\+\_\+ref\+\_\+clk}!ddr2@{ddr2}}
\paragraph[{pll\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+ref\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_ad520a3a09de61ae4540d47ba63e9e739}


Definition at line {\bf 45} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!reset\+\_\+phy\+\_\+clk\+\_\+n@{reset\+\_\+phy\+\_\+clk\+\_\+n}}
\index{reset\+\_\+phy\+\_\+clk\+\_\+n@{reset\+\_\+phy\+\_\+clk\+\_\+n}!ddr2@{ddr2}}
\paragraph[{reset\+\_\+phy\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+phy\+\_\+clk\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_af882793cb9860e5b16b827cf4f6df098}


Definition at line {\bf 52} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!reset\+\_\+request\+\_\+n@{reset\+\_\+request\+\_\+n}}
\index{reset\+\_\+request\+\_\+n@{reset\+\_\+request\+\_\+n}!ddr2@{ddr2}}
\paragraph[{reset\+\_\+request\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+request\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_ac74f28d2140608ccd6de1e5f81731f0a}


Definition at line {\bf 65} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!soft\+\_\+reset\+\_\+n@{soft\+\_\+reset\+\_\+n}}
\index{soft\+\_\+reset\+\_\+n@{soft\+\_\+reset\+\_\+n}!ddr2@{ddr2}}
\paragraph[{soft\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf soft\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2_a53f1e0221c8ca31730a8efb91589fd7d}


Definition at line {\bf 46} of file {\bf ddr2.\+vhd}.

\index{ddr2@{ddr2}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2@{ddr2}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 33} of file {\bf ddr2.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2.\+vhd}\end{DoxyCompactItemize}
