pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
irq_4sightev6.registerfile_tab_selection=in local project
irq_4sightev6.registerfile_LOCAL_generateVHDL = false
irq_4sightev6.registerfile_LOCAL_generateVHDLPackage = false
irq_4sightev6.registerfile_LOCAL_generateSDK = true
irq_4sightev6.registerfile_LOCAL_generateSLANG = false
irq_4sightev6.registerfile_LOCAL_generateSDC = false
irq_4sightev6.registerfile_LOCAL_generateLST = false
irq_4sightev6.registerfile_LOCAL_generateJava = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationJava = false
irq_4sightev6.registerfile_LOCAL_generateGenicam = false
irq_4sightev6.registerfile_LOCAL_generateMtxEdit = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationMtxEdit = false
irq_4sightev6.registerfile_LOCAL_generateCpp = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationCpp = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationVHDL = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationSDK = true
irq_4sightev6.registerfile_LOCAL_useCustomDestinationSLANG = false
irq_4sightev6.registerfile_EXTERNAL_generatePDFDocument = false
irq_4sightev6.registerfile_EXTERNAL_generateWordDocument = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationDOC = false
irq_4sightev6.registerfile_EXTERNAL_customLocationDOC = 
irq_4sightev6.registerfile_tab_selection=in local project
irq_4sightev6.registerfile_LOCAL_generateVHDL = false
irq_4sightev6.registerfile_LOCAL_generateVHDLPackage = false
irq_4sightev6.registerfile_LOCAL_generateSDK = true
irq_4sightev6.registerfile_LOCAL_generateSLANG = false
irq_4sightev6.registerfile_LOCAL_generateSDC = false
irq_4sightev6.registerfile_LOCAL_generateLST = false
irq_4sightev6.registerfile_LOCAL_generateJava = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationJava = false
irq_4sightev6.registerfile_LOCAL_generateGenicam = false
irq_4sightev6.registerfile_LOCAL_generateMtxEdit = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationMtxEdit = false
irq_4sightev6.registerfile_LOCAL_generateCpp = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationCpp = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationVHDL = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationSDK = true
irq_4sightev6.registerfile_LOCAL_useCustomDestinationSLANG = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationSDC = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationLST = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationJava = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationMtxEdit = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationCpp = false
irq_4sightev6.registerfile_LOCAL_customLocationVHDL = 
irq_4sightev6.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
irq_4sightev6.registerfile_LOCAL_customLocationSLANG = 
irq_4sightev6.registerfile_LOCAL_customLocationSDC = 
irq_4sightev6.registerfile_LOCAL_customLocationLST = 
irq_4sightev6.registerfile_LOCAL_customLocationVhdlPackage = 
irq_4sightev6.registerfile_LOCAL_customLocationJava = 
irq_4sightev6.registerfile_LOCAL_customLocationMtxEdit = 
irq_4sightev6.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster/misc
irq_4sightev6.registerfile_LOCAL_generateHTMLDocument = false
irq_4sightev6.registerfile_LOCAL_generatePDFDocument = true
irq_4sightev6.registerfile_LOCAL_generateWordDocument = false
irq_4sightev6.registerfile_LOCAL_useCustomDestinationDOC = true
irq_4sightev6.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
irq_4sightev6.registerfile_EXTERNAL_generateVHDL = false
irq_4sightev6.registerfile_EXTERNAL_generateSDK = false
irq_4sightev6.registerfile_EXTERNAL_generateSLANG = false
irq_4sightev6.registerfile_EXTERNAL_generateSDC = false
irq_4sightev6.registerfile_EXTERNAL_generateLST = false
irq_4sightev6.registerfile_EXTERNAL_generateJava = false
irq_4sightev6.registerfile_EXTERNAL_generateGenicam = false
irq_4sightev6.registerfile_EXTERNAL_generateMtxEdit = false
irq_4sightev6.registerfile_EXTERNAL_generateCpp = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationVHDL = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationSDK = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationSLANG = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationSDC = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationLST = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationJava = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationCpp = false
irq_4sightev6.registerfile_EXTERNAL_customLocationVHDL = 
irq_4sightev6.registerfile_EXTERNAL_customLocationSDK = 
irq_4sightev6.registerfile_EXTERNAL_customLocationSLANG = 
irq_4sightev6.registerfile_EXTERNAL_customLocationSDC = 
irq_4sightev6.registerfile_EXTERNAL_customLocationLST = 
irq_4sightev6.registerfile_EXTERNAL_defaultDestination = 
irq_4sightev6.registerfile_EXTERNAL_generateHTMLDocument = false
irq_4sightev6.registerfile_EXTERNAL_generatePDFDocument = false
irq_4sightev6.registerfile_EXTERNAL_generateWordDocument = false
irq_4sightev6.registerfile_EXTERNAL_useCustomDestinationDOC = false
irq_4sightev6.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
pcie2AxiMaster.registerfile_tab_selection=in local project
pcie2AxiMaster.registerfile_LOCAL_generateVHDL = true
pcie2AxiMaster.registerfile_LOCAL_generateVHDLPackage = false
pcie2AxiMaster.registerfile_LOCAL_generateSDK = true
pcie2AxiMaster.registerfile_LOCAL_generateSLANG = true
pcie2AxiMaster.registerfile_LOCAL_generateSDC = false
pcie2AxiMaster.registerfile_LOCAL_generateLST = true
pcie2AxiMaster.registerfile_LOCAL_generateJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_generateGenicam = true
pcie2AxiMaster.registerfile_LOCAL_generateMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_generateCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationVHDL = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDK = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSLANG = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationLST = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationJava = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationMtxEdit = true
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationCpp = true
pcie2AxiMaster.registerfile_LOCAL_customLocationVHDL = /pcie2AxiMaster/design
pcie2AxiMaster.registerfile_LOCAL_customLocationSDK = /pcie2AxiMaster/sdk
pcie2AxiMaster.registerfile_LOCAL_customLocationSLANG = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationSDC = 
pcie2AxiMaster.registerfile_LOCAL_customLocationLST = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationVhdlPackage = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationJava = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_customLocationMtxEdit = /pcie2AxiMaster/misc
pcie2AxiMaster.registerfile_LOCAL_defaultDestination = /pcie2AxiMaster
pcie2AxiMaster.registerfile_LOCAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_LOCAL_generatePDFDocument = true
pcie2AxiMaster.registerfile_LOCAL_generateWordDocument = false
pcie2AxiMaster.registerfile_LOCAL_useCustomDestinationDOC = true
pcie2AxiMaster.registerfile_LOCAL_customLocationDOC = /pcie2AxiMaster/doc
pcie2AxiMaster.registerfile_EXTERNAL_generateVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_generateSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_generateLST = false
pcie2AxiMaster.registerfile_EXTERNAL_generateJava = false
pcie2AxiMaster.registerfile_EXTERNAL_generateGenicam = false
pcie2AxiMaster.registerfile_EXTERNAL_generateMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_generateCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationVHDL = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDK = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSLANG = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationSDC = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationLST = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationJava = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationMtxEdit = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationCpp = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationVHDL = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDK = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSLANG = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationSDC = 
pcie2AxiMaster.registerfile_EXTERNAL_customLocationLST = 
pcie2AxiMaster.registerfile_EXTERNAL_defaultDestination = 
pcie2AxiMaster.registerfile_EXTERNAL_generateHTMLDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generatePDFDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_generateWordDocument = false
pcie2AxiMaster.registerfile_EXTERNAL_useCustomDestinationDOC = false
pcie2AxiMaster.registerfile_EXTERNAL_customLocationDOC = 
