// Seed: 1966285316
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    output id_10
);
  logic id_11;
endmodule
module module_1;
  assign id_2 = id_6;
  assign id_3 = 1;
  assign (pull1, strong0) id_10 = id_6;
  logic id_11;
  assign id_2[1*1] = id_7;
  assign id_0 = 1;
endmodule
