{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 31 21:27:00 2021 " "Info: Processing started: Sun Oct 31 21:27:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 74LS112_T_D -c 74LS112_T_D " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 74LS112_T_D -c 74LS112_T_D" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "74LS112_T_D.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 74LS112_T_D.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74LS112_T_D " "Info: Found entity 1: 74LS112_T_D" {  } { { "74LS112_T_D.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/74LS112_T_D/74LS112_T_D.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "74LS112_T_D " "Info: Elaborating entity \"74LS112_T_D\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74112 " "Info: Found entity 1: 74112" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74112 74112:inst " "Info: Elaborating entity \"74112\" for hierarchy \"74112:inst\"" {  } { { "74LS112_T_D.bdf" "inst" { Schematic "D:/桌面/Quartus项目/test5/74LS112_T_D/74LS112_T_D.bdf" { { 320 1216 1336 512 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74112:inst " "Info: Elaborated megafunction instantiation \"74112:inst\"" {  } { { "74LS112_T_D.bdf" "" { Schematic "D:/桌面/Quartus项目/test5/74LS112_T_D/74LS112_T_D.bdf" { { 320 1216 1336 512 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "9 " "Info: Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 31 21:27:00 2021 " "Info: Processing ended: Sun Oct 31 21:27:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
