[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2511039 heartbeat IPC: 3.982 cumulative IPC: 3.982 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5014857 heartbeat IPC: 3.994 cumulative IPC: 3.988 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 7518834 heartbeat IPC: 3.994 cumulative IPC: 3.99 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 10022594 heartbeat IPC: 3.994 cumulative IPC: 3.991 (Simulation time: 00 hr 12 min 28 sec)
Warmup finished CPU 0 instructions: 50000004 cycles: 12526625 cumulative IPC: 3.991 (Simulation time: 00 hr 15 min 42 sec)
Warmup complete CPU 0 instructions: 50000004 cycles: 12526625 cumulative IPC: 3.991 (Simulation time: 00 hr 15 min 42 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 12526626 heartbeat IPC: 3.994 cumulative IPC: 5 (Simulation time: 00 hr 15 min 42 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 16250358 heartbeat IPC: 2.685 cumulative IPC: 2.685 (Simulation time: 00 hr 19 min 42 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 20176284 heartbeat IPC: 2.547 cumulative IPC: 2.614 (Simulation time: 00 hr 23 min 27 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 24698625 heartbeat IPC: 2.211 cumulative IPC: 2.465 (Simulation time: 00 hr 28 min 16 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 28486132 heartbeat IPC: 2.64 cumulative IPC: 2.506 (Simulation time: 00 hr 32 min 16 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 32010553 heartbeat IPC: 2.837 cumulative IPC: 2.566 (Simulation time: 00 hr 35 min 55 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 35205324 heartbeat IPC: 3.13 cumulative IPC: 2.646 (Simulation time: 00 hr 39 min 47 sec)
Heartbeat CPU 0 instructions: 120000019 cycles: 38338098 heartbeat IPC: 3.192 cumulative IPC: 2.712 (Simulation time: 00 hr 43 min 18 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 41458661 heartbeat IPC: 3.205 cumulative IPC: 2.765 (Simulation time: 00 hr 46 min 54 sec)
Heartbeat CPU 0 instructions: 140000021 cycles: 44572528 heartbeat IPC: 3.211 cumulative IPC: 2.808 (Simulation time: 00 hr 50 min 31 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 35163241 cumulative IPC: 2.844 (Simulation time: 00 hr 54 min 10 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 35163241 cumulative IPC: 2.844 (Simulation time: 00 hr 54 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/435.gromacs-228B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.844 instructions: 100000003 cycles: 35163241
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 1.331 Average ROB Occupancy at Mispredict: 99.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00116
BRANCH_INDIRECT: 6e-05
BRANCH_CONDITIONAL: 1.327
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 4e-05
BRANCH_RETURN: 0.00108

cpu0->cpu0_STLB TOTAL        ACCESS:     134579 HIT:     133237 MISS:       1342 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     134579 HIT:     133237 MISS:       1342 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 240.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1991461 HIT:     496418 MISS:    1495043 MSHR_MERGE:     179404
cpu0->cpu0_L2C LOAD         ACCESS:     523214 HIT:     214209 MISS:     309005 MSHR_MERGE:       4119
cpu0->cpu0_L2C RFO          ACCESS:      37463 HIT:       1381 MISS:      36082 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1198480 HIT:     176138 MISS:    1022342 MSHR_MERGE:     175285
cpu0->cpu0_L2C WRITE        ACCESS:     231774 HIT:     104614 MISS:     127160 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        530 HIT:         76 MISS:        454 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1305671 ISSUED:    1198480 USEFUL:      88421 USELESS:      15398
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15128319 HIT:   15126915 MISS:       1404 MSHR_MERGE:        478
cpu0->cpu0_L1I LOAD         ACCESS:   15128319 HIT:   15126915 MISS:       1404 MSHR_MERGE:        478
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 158.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25037484 HIT:   23349039 MISS:    1688445 MSHR_MERGE:    1128152
cpu0->cpu0_L1D LOAD         ACCESS:   12781558 HIT:   11534641 MISS:    1246917 MSHR_MERGE:     724620
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12254577 HIT:   11813579 MISS:     440998 MSHR_MERGE:     403532
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1349 HIT:        819 MISS:        530 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 32.86 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11818489 HIT:   11818350 MISS:        139 MSHR_MERGE:         83
cpu0->cpu0_ITLB LOAD         ACCESS:   11818489 HIT:   11818350 MISS:        139 MSHR_MERGE:         83
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 342 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22240190 HIT:   21974826 MISS:     265364 MSHR_MERGE:     130841
cpu0->cpu0_DTLB LOAD         ACCESS:   22240190 HIT:   21974826 MISS:     265364 MSHR_MERGE:     130841
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.27 cycles
cpu0->LLC TOTAL        ACCESS:    1328380 HIT:    1135541 MISS:     192839 MSHR_MERGE:      87878
cpu0->LLC LOAD         ACCESS:     304878 HIT:     298741 MISS:       6137 MSHR_MERGE:        920
cpu0->LLC RFO          ACCESS:      36082 HIT:       7485 MISS:      28597 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     843291 HIT:     685372 MISS:     157919 MSHR_MERGE:      86958
cpu0->LLC WRITE        ACCESS:     143675 HIT:     143644 MISS:         31 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        454 HIT:        299 MISS:        155 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 235.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4692
  ROW_BUFFER_MISS:     100164
  AVG DBUS CONGESTED CYCLE: 10.21
Channel 0 WQ ROW_BUFFER_HIT:       8886
  ROW_BUFFER_MISS:      29830
  FULL:          0
Channel 0 REFRESHES ISSUED:       2931
