{"vcs1":{"timestamp_begin":1698672101.902619244, "rt":35.78, "ut":17.58, "st":0.91}}
{"vcselab":{"timestamp_begin":1698672138.550681933, "rt":10.02, "ut":5.17, "st":0.25}}
{"link":{"timestamp_begin":1698672149.054139367, "rt":2.86, "ut":0.91, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698672095.665496813}
{"VCS_COMP_START_TIME": 1698672095.665496813}
{"VCS_COMP_END_TIME": 1698672546.623152438}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib.src /home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/./syn+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/./src+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/./src/AXI+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/./include+/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/./sim +define+SYN+prog1 +define+CYCLE=9.8 +define+MAX=203765 +prog_path=/home/user2/vsd23/vsd2384/vsd_hw2/N26114324_HW2_9.8/./sim/prog1 +rdcycle=1"}
{"vcs1": {"peak_mem": 408868}}
{"vcselab": {"peak_mem": 261268}}
