INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:54:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 buffer41/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.298ns (21.988%)  route 4.605ns (78.012%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3057, unset)         0.508     0.508    buffer41/clk
    SLICE_X38Y80         FDRE                                         r  buffer41/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer41/dataReg_reg[4]/Q
                         net (fo=7, routed)           0.518     1.280    buffer41/control/outs_reg[4]_3[4]
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.043     1.323 r  buffer41/control/fullReg_i_8__5/O
                         net (fo=2, routed)           0.421     1.744    buffer41/control/fullReg_i_8__5_n_0
    SLICE_X39Y80         LUT5 (Prop_lut5_I0_O)        0.043     1.787 f  buffer41/control/fullReg_i_3__26/O
                         net (fo=34, routed)          0.461     2.248    buffer56/dataReg_reg[0]_1
    SLICE_X29Y79         LUT6 (Prop_lut6_I4_O)        0.043     2.291 r  buffer56/dataReg[0]_i_2__9/O
                         net (fo=8, routed)           0.404     2.696    control_merge5/tehb/control/dataReg_reg[0]_0
    SLICE_X29Y81         LUT4 (Prop_lut4_I1_O)        0.051     2.747 f  control_merge5/tehb/control/transmitValue_i_3__33/O
                         net (fo=12, routed)          0.192     2.939    control_merge6/tehb/control/dataReg_reg[0]_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I5_O)        0.129     3.068 r  control_merge6/tehb/control/outputValid_i_4__4/O
                         net (fo=11, routed)          0.311     3.379    control_merge6/tehb/control/dataReg_reg[0]
    SLICE_X28Y82         LUT5 (Prop_lut5_I1_O)        0.043     3.422 f  control_merge6/tehb/control/dataReg[4]_i_4__1/O
                         net (fo=6, routed)           0.522     3.944    control_merge6/tehb/control/transmitValue_reg_1
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.043     3.987 f  control_merge6/tehb/control/dataReg[6]_i_3__5/O
                         net (fo=21, routed)          0.606     4.593    lsq2/handshake_lsq_lsq2_core/dataReg_reg[6]_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.043     4.636 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[6]_i_4__0/O
                         net (fo=4, routed)           0.370     5.007    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_5_0
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.043     5.050 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_17/O
                         net (fo=1, routed)           0.000     5.050    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_17_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.296 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.296    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.346 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.346    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_8_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     5.493 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_8/O[3]
                         net (fo=2, routed)           0.215     5.708    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[15]
    SLICE_X45Y103        LUT6 (Prop_lut6_I5_O)        0.120     5.828 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=7, routed)           0.584     6.411    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
    SLICE_X49Y113        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=3057, unset)         0.483     7.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X49Y113        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X49Y113        FDRE (Setup_fdre_C_CE)      -0.194     6.953    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  0.542    




