// Seed: 107372614
module module_0 #(
    parameter id_1 = 32'd55
);
  logic [-1 : -1] _id_1;
  wire [(  id_1  ) : -1] id_2;
  wire [1 'b0 ==  1 : -1 'b0] id_3;
  bit id_4, id_5, id_6, id_7, id_8, id_9;
  assign id_8 = -1;
  wire id_10;
  always begin : LABEL_0
    id_8 <= id_9;
  end
  parameter id_11 = 1;
  logic id_12;
  ;
  wire id_13;
  wire [-1  ==  (  1 'b0 ) : -1] id_14;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    input  wire id_2
);
  parameter id_4 = -1'h0 - -1;
  module_0 modCall_1 ();
endmodule
