Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Jul 26 14:07:25 2025
| Host         : ASTROFRANK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_lab6_timing_summary_routed.rpt -pb top_lab6_timing_summary_routed.pb -rpx top_lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab6
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (296)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (296)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock_divider_inst/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.372        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.372        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 2.148ns (81.440%)  route 0.490ns (18.560%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  clock_divider_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    clock_divider_inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  clock_divider_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    clock_divider_inst/counter_reg[24]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.953 r  clock_divider_inst/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.953    clock_divider_inst/counter_reg[28]_i_1_n_6
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[29]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    clock_divider_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.393ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 2.127ns (81.291%)  route 0.490ns (18.709%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  clock_divider_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    clock_divider_inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  clock_divider_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    clock_divider_inst/counter_reg[24]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.932 r  clock_divider_inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.932    clock_divider_inst/counter_reg[28]_i_1_n_4
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[31]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    clock_divider_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  7.393    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 2.053ns (80.747%)  route 0.490ns (19.253%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  clock_divider_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    clock_divider_inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  clock_divider_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    clock_divider_inst/counter_reg[24]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.858 r  clock_divider_inst/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.858    clock_divider_inst/counter_reg[28]_i_1_n_5
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[30]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    clock_divider_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 2.037ns (80.625%)  route 0.490ns (19.375%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  clock_divider_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    clock_divider_inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.619 r  clock_divider_inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.619    clock_divider_inst/counter_reg[24]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.842 r  clock_divider_inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.842    clock_divider_inst/counter_reg[28]_i_1_n_7
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601    15.024    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[28]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDCE (Setup_fdce_C_D)        0.062    15.325    clock_divider_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 2.034ns (80.602%)  route 0.490ns (19.398%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  clock_divider_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    clock_divider_inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.839 r  clock_divider_inst/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.839    clock_divider_inst/counter_reg[24]_i_1_n_6
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[25]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    clock_divider_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 2.013ns (80.439%)  route 0.490ns (19.561%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  clock_divider_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    clock_divider_inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.818 r  clock_divider_inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.818    clock_divider_inst/counter_reg[24]_i_1_n_4
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[27]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    clock_divider_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.939ns (79.843%)  route 0.490ns (20.157%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  clock_divider_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    clock_divider_inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.744 r  clock_divider_inst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.744    clock_divider_inst/counter_reg[24]_i_1_n_5
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[26]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    clock_divider_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.923ns (79.709%)  route 0.490ns (20.291%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.505 r  clock_divider_inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    clock_divider_inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.728 r  clock_divider_inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.728    clock_divider_inst/counter_reg[24]_i_1_n_7
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[24]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDCE (Setup_fdce_C_D)        0.062    15.324    clock_divider_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.920ns (79.684%)  route 0.490ns (20.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 r  clock_divider_inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.725    clock_divider_inst/counter_reg[20]_i_1_n_6
    SLICE_X1Y85          FDCE                                         r  clock_divider_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  clock_divider_inst/counter_reg[21]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.062    15.324    clock_divider_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 clock_divider_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.899ns (79.505%)  route 0.490ns (20.495%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.713     5.316    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  clock_divider_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  clock_divider_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.261    clock_divider_inst/counter_reg[1]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  clock_divider_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    clock_divider_inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  clock_divider_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    clock_divider_inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  clock_divider_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.163    clock_divider_inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  clock_divider_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.277    clock_divider_inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  clock_divider_inst/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.391    clock_divider_inst/counter_reg[16]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.704 r  clock_divider_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.704    clock_divider_inst/counter_reg[20]_i_1_n_4
    SLICE_X1Y85          FDCE                                         r  clock_divider_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600    15.023    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  clock_divider_inst/counter_reg[23]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDCE (Setup_fdce_C_D)        0.062    15.324    clock_divider_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  7.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  seg7_scan_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    seg7_scan_inst/refresh_counter_reg_n_0_[11]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  seg7_scan_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    seg7_scan_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     2.030    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDCE (Hold_fdce_C_D)         0.105     1.620    seg7_scan_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.513    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  seg7_scan_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.763    seg7_scan_inst/refresh_counter_reg_n_0_[3]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  seg7_scan_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    seg7_scan_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.028    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.105     1.618    seg7_scan_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  seg7_scan_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.764    seg7_scan_inst/refresh_counter_reg_n_0_[7]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  seg7_scan_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    seg7_scan_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDCE (Hold_fdce_C_D)         0.105     1.619    seg7_scan_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  seg7_scan_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.762    seg7_scan_inst/refresh_counter_reg_n_0_[8]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  seg7_scan_inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    seg7_scan_inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     2.030    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDCE (Hold_fdce_C_D)         0.105     1.620    seg7_scan_inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.597     1.516    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  seg7_scan_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.763    seg7_scan_inst/refresh_counter_reg_n_0_[12]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  seg7_scan_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    seg7_scan_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X5Y82          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[12]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.105     1.621    seg7_scan_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  seg7_scan_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.761    seg7_scan_inst/refresh_counter_reg_n_0_[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  seg7_scan_inst/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    seg7_scan_inst/refresh_counter_reg[4]_i_1_n_7
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDCE (Hold_fdce_C_D)         0.105     1.619    seg7_scan_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  seg7_scan_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.766    seg7_scan_inst/refresh_counter_reg_n_0_[10]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  seg7_scan_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    seg7_scan_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     2.030    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDCE (Hold_fdce_C_D)         0.105     1.620    seg7_scan_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.597     1.516    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  seg7_scan_inst/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.767    seg7_scan_inst/refresh_counter_reg_n_0_[14]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  seg7_scan_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    seg7_scan_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X5Y82          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y82          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[14]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.105     1.621    seg7_scan_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.513    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  seg7_scan_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.764    seg7_scan_inst/refresh_counter_reg_n_0_[2]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  seg7_scan_inst/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    seg7_scan_inst/refresh_counter_reg[0]_i_1_n_5
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.863     2.028    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[2]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDCE (Hold_fdce_C_D)         0.105     1.618    seg7_scan_inst/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seg7_scan_inst/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_scan_inst/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  seg7_scan_inst/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.765    seg7_scan_inst/refresh_counter_reg_n_0_[6]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  seg7_scan_inst/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    seg7_scan_inst/refresh_counter_reg[4]_i_1_n_5
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[6]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDCE (Hold_fdce_C_D)         0.105     1.619    seg7_scan_inst/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     clock_divider_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     clock_divider_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y82     clock_divider_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     clock_divider_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     clock_divider_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     clock_divider_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     clock_divider_inst/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     clock_divider_inst/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     clock_divider_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     clock_divider_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     clock_divider_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     clock_divider_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     clock_divider_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     clock_divider_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     clock_divider_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     clock_divider_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     clock_divider_inst/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     clock_divider_inst/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     clock_divider_inst/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     clock_divider_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     clock_divider_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     clock_divider_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     clock_divider_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     clock_divider_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y82     clock_divider_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     clock_divider_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     clock_divider_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     clock_divider_inst/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     clock_divider_inst/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.150ns  (logic 4.786ns (36.391%)  route 8.365ns (63.609%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.585     5.567    seg7_scan_inst/SW_IBUF[2]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.691 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.860     6.551    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     6.675 r  seg7_scan_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.920     9.595    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.150 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.150    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.041ns  (logic 4.807ns (36.861%)  route 8.234ns (63.139%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.585     5.567    seg7_scan_inst/SW_IBUF[2]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.691 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.879     6.570    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.124     6.694 r  seg7_scan_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.770     9.464    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.041 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.041    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.846ns  (logic 4.780ns (37.213%)  route 8.066ns (62.787%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.585     5.567    seg7_scan_inst/SW_IBUF[2]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.691 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.633     6.324    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.448 r  seg7_scan_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.848     9.296    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.846 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.846    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.590ns  (logic 4.791ns (38.051%)  route 7.800ns (61.949%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.585     5.567    seg7_scan_inst/SW_IBUF[2]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.691 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.851     6.542    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     6.666 r  seg7_scan_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.364     9.030    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.590 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.590    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.454ns  (logic 4.723ns (37.924%)  route 7.731ns (62.076%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.585     5.567    seg7_scan_inst/SW_IBUF[2]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.691 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.036     6.727    tens_counter_inst/seg[4]_1
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.851 r  tens_counter_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.110     8.961    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.454 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.454    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.406ns  (logic 4.767ns (38.429%)  route 7.638ns (61.571%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.585     5.567    seg7_scan_inst/SW_IBUF[2]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.691 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.017     6.708    tens_counter_inst/seg[4]_1
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.124     6.832 r  tens_counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.037     8.868    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.406 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.406    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.612ns  (logic 4.764ns (41.022%)  route 6.849ns (58.978%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=4, routed)           4.585     5.567    seg7_scan_inst/SW_IBUF[2]
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.691 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.322     6.013    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     6.137 r  seg7_scan_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.942     8.079    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.612 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.612    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units_counter_inst/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 4.144ns (60.071%)  route 2.754ns (39.929%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  units_counter_inst/bcd_out_reg[2]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  units_counter_inst/bcd_out_reg[2]/Q
                         net (fo=7, routed)           2.754     3.173    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.725     6.898 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.898    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.147ns (61.048%)  route 2.646ns (38.952%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_out_reg[3]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  tens_counter_inst/bcd_out_reg[3]/Q
                         net (fo=7, routed)           2.646     3.065    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.728     6.793 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.793    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 4.149ns (62.496%)  route 2.490ns (37.504%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_out_reg[2]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  tens_counter_inst/bcd_out_reg[2]/Q
                         net (fo=7, routed)           2.490     2.909    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.730     6.639 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.639    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 units_counter_inst/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units_counter_inst/bcd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.209ns (59.216%)  route 0.144ns (40.784%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  units_counter_inst/bcd_out_reg[0]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  units_counter_inst/bcd_out_reg[0]/Q
                         net (fo=10, routed)          0.144     0.308    units_counter_inst/Q[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.045     0.353 r  units_counter_inst/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    units_counter_inst/bcd_out[1]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  units_counter_inst/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units_counter_inst/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units_counter_inst/bcd_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.213ns (59.673%)  route 0.144ns (40.327%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  units_counter_inst/bcd_out_reg[0]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  units_counter_inst/bcd_out_reg[0]/Q
                         net (fo=10, routed)          0.144     0.308    units_counter_inst/Q[0]
    SLICE_X3Y84          LUT5 (Prop_lut5_I3_O)        0.049     0.357 r  units_counter_inst/bcd_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    units_counter_inst/bcd_out[2]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  units_counter_inst/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units_counter_inst/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units_counter_inst/bcd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.187ns (49.786%)  route 0.189ns (50.214%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  units_counter_inst/bcd_out_reg[1]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  units_counter_inst/bcd_out_reg[1]/Q
                         net (fo=8, routed)           0.189     0.330    units_counter_inst/Q[1]
    SLICE_X2Y84          LUT5 (Prop_lut5_I3_O)        0.046     0.376 r  units_counter_inst/bcd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.376    units_counter_inst/bcd_out[3]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  units_counter_inst/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens_counter_inst/bcd_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.183ns (47.964%)  route 0.199ns (52.036%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_out_reg[1]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tens_counter_inst/bcd_out_reg[1]/Q
                         net (fo=8, routed)           0.199     0.340    tens_counter_inst/Q[1]
    SLICE_X4Y83          LUT5 (Prop_lut5_I2_O)        0.042     0.382 r  tens_counter_inst/bcd_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    tens_counter_inst/bcd_out[2]_i_1__0_n_0
    SLICE_X4Y83          FDCE                                         r  tens_counter_inst/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens_counter_inst/bcd_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.183ns (47.609%)  route 0.201ns (52.391%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_out_reg[1]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tens_counter_inst/bcd_out_reg[1]/Q
                         net (fo=8, routed)           0.201     0.342    tens_counter_inst/Q[1]
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.042     0.384 r  tens_counter_inst/bcd_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    tens_counter_inst/bcd_out[3]_i_1__0_n_0
    SLICE_X4Y83          FDCE                                         r  tens_counter_inst/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens_counter_inst/bcd_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.370%)  route 0.199ns (51.630%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_out_reg[1]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tens_counter_inst/bcd_out_reg[1]/Q
                         net (fo=8, routed)           0.199     0.340    tens_counter_inst/Q[1]
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.045     0.385 r  tens_counter_inst/bcd_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.385    tens_counter_inst/bcd_out[1]_i_1__0_n_0
    SLICE_X4Y83          FDCE                                         r  tens_counter_inst/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 units_counter_inst/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            units_counter_inst/bcd_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.209ns (48.274%)  route 0.224ns (51.726%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  units_counter_inst/bcd_out_reg[0]/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  units_counter_inst/bcd_out_reg[0]/Q
                         net (fo=10, routed)          0.224     0.388    units_counter_inst/Q[0]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.433 r  units_counter_inst/bcd_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.433    units_counter_inst/bcd_out[0]_i_1_n_0
    SLICE_X2Y84          FDCE                                         r  units_counter_inst/bcd_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tens_counter_inst/bcd_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tens_counter_inst/bcd_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.314%)  route 0.254ns (57.686%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  tens_counter_inst/bcd_out_reg[0]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  tens_counter_inst/bcd_out_reg[0]/Q
                         net (fo=10, routed)          0.254     0.395    tens_counter_inst/Q[0]
    SLICE_X4Y83          LUT1 (Prop_lut1_I0_O)        0.045     0.440 r  tens_counter_inst/bcd_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.440    tens_counter_inst/bcd_out[0]_i_1__0_n_0
    SLICE_X4Y83          FDCE                                         r  tens_counter_inst/bcd_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            units_counter_inst/bcd_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.299ns (25.890%)  route 0.855ns (74.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.348     1.153    units_counter_inst/bcd_out_reg[0]_0
    SLICE_X2Y84          FDCE                                         f  units_counter_inst/bcd_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            units_counter_inst/bcd_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.299ns (25.890%)  route 0.855ns (74.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.348     1.153    units_counter_inst/bcd_out_reg[0]_0
    SLICE_X3Y84          FDCE                                         f  units_counter_inst/bcd_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.376ns  (logic 4.746ns (45.743%)  route 5.630ns (54.257%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.905     6.643    seg7_scan_inst/sel[1]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.327     6.970 f  seg7_scan_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.818     7.788    seg7_scan_inst/sel_reg[0]_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.326     8.114 r  seg7_scan_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.059     9.173    seg7_scan_inst/bcd_out_reg[3]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.124     9.297 r  seg7_scan_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.848    12.144    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.695 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.695    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.308ns  (logic 4.751ns (46.096%)  route 5.556ns (53.904%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.905     6.643    seg7_scan_inst/sel[1]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.327     6.970 f  seg7_scan_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.818     7.788    seg7_scan_inst/sel_reg[0]_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.326     8.114 r  seg7_scan_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.913     9.027    seg7_scan_inst/bcd_out_reg[3]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  seg7_scan_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.920    12.071    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.627 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.627    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.194ns  (logic 4.773ns (46.823%)  route 5.421ns (53.177%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.905     6.643    seg7_scan_inst/sel[1]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.327     6.970 f  seg7_scan_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.818     7.788    seg7_scan_inst/sel_reg[0]_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.326     8.114 r  seg7_scan_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.927     9.041    seg7_scan_inst/bcd_out_reg[3]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.165 r  seg7_scan_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.770    11.935    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.512 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.512    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.835ns  (logic 4.757ns (48.364%)  route 5.079ns (51.636%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.983     6.721    seg7_scan_inst/sel[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.327     7.048 r  seg7_scan_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.815     7.863    tens_counter_inst/seg_OBUF[6]_inst_i_1_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.326     8.189 f  tens_counter_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.916     9.105    seg7_scan_inst/seg[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  seg7_scan_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.364    11.593    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.154 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.154    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.730ns (50.443%)  route 4.647ns (49.557%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.983     6.721    seg7_scan_inst/sel[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I1_O)        0.327     7.048 r  seg7_scan_inst/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.815     7.863    tens_counter_inst/seg_OBUF[6]_inst_i_1_1
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.326     8.189 f  tens_counter_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.906     9.095    seg7_scan_inst/seg[5]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.124     9.219 r  seg7_scan_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.942    11.161    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.695 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.695    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.303ns  (logic 4.689ns (50.403%)  route 4.614ns (49.597%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.905     6.643    seg7_scan_inst/sel[1]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.327     6.970 f  seg7_scan_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.818     7.788    seg7_scan_inst/sel_reg[0]_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.326     8.114 r  seg7_scan_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.781     8.895    tens_counter_inst/seg[4]_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I2_O)        0.124     9.019 r  tens_counter_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.110    11.129    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.622 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.622    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.264ns  (logic 4.733ns (51.095%)  route 4.530ns (48.905%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.905     6.643    seg7_scan_inst/sel[1]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.327     6.970 f  seg7_scan_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.818     7.788    seg7_scan_inst/sel_reg[0]_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.326     8.114 r  seg7_scan_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.771     8.885    tens_counter_inst/seg[4]_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.124     9.009 r  tens_counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.037    11.045    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.582 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.582    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.240ns  (logic 4.292ns (52.091%)  route 3.948ns (47.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 f  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.905     6.643    seg7_scan_inst/sel[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.299     6.942 r  seg7_scan_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.042     9.984    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.559 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.559    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 4.490ns (57.201%)  route 3.359ns (42.799%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.898     6.636    seg7_scan_inst/sel[1]
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.327     6.963 r  seg7_scan_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.461     9.424    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    13.167 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.167    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.254ns (57.243%)  route 3.177ns (42.757%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.716     5.319    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.419     5.738 r  seg7_scan_inst/sel_reg[1]/Q
                         net (fo=9, routed)           0.858     6.596    seg7_scan_inst/sel[1]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.299     6.895 r  seg7_scan_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.319     9.214    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.750 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.750    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.465ns (66.341%)  route 0.743ns (33.659%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.803    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.126     1.974    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.045     2.019 r  seg7_scan_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.473     2.492    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.726 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.726    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.493ns (64.712%)  route 0.814ns (35.288%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.803    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.049     1.852 r  seg7_scan_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.670     2.522    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.825 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.825    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.422ns (60.174%)  route 0.941ns (39.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.337     1.996    seg7_scan_inst/sel[0]
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.045     2.041 r  seg7_scan_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.604     2.645    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.881 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.881    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.425ns (58.054%)  route 1.030ns (41.946%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.803    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.366     2.214    tens_counter_inst/seg[4]_1
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.045     2.259 r  tens_counter_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.519     2.778    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.972 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.972    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.469ns (58.876%)  route 1.026ns (41.124%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.803    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.397     2.245    tens_counter_inst/seg[4]_1
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     2.290 r  tens_counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.485     2.775    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.013 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.013    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.461ns (58.048%)  route 1.056ns (41.952%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.143     1.802    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.847 r  seg7_scan_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.912     2.759    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.034 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.034    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.492ns (57.515%)  route 1.102ns (42.485%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.803    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.324     2.172    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.045     2.217 r  seg7_scan_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.634     2.851    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.112 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.112    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.482ns (54.418%)  route 1.241ns (45.582%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.803    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.263     2.111    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y84          LUT6 (Prop_lut6_I4_O)        0.045     2.156 r  seg7_scan_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.834     2.990    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.241 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.241    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.508ns (54.377%)  route 1.266ns (45.623%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.803    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.295     2.143    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045     2.188 r  seg7_scan_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.826     3.014    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.291 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.291    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7_scan_inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.840ns  (logic 1.487ns (52.354%)  route 1.353ns (47.646%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  seg7_scan_inst/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 f  seg7_scan_inst/sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.803    seg7_scan_inst/sel[0]
    SLICE_X4Y83          LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  seg7_scan_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.326     2.174    seg7_scan_inst/sel_reg[1]_1
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045     2.219 r  seg7_scan_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.883     3.102    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.358 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.358    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.610ns (35.187%)  route 2.965ns (64.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.586     4.575    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y79          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592     5.015    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.610ns (35.187%)  route 2.965ns (64.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.586     4.575    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y79          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592     5.015    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.610ns (35.187%)  route 2.965ns (64.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.586     4.575    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y79          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592     5.015    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.610ns (35.187%)  route 2.965ns (64.813%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.586     4.575    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y79          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592     5.015    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.610ns (36.305%)  route 2.824ns (63.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.445     4.434    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y80          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592     5.015    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.610ns (36.305%)  route 2.824ns (63.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.445     4.434    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y80          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592     5.015    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.610ns (36.305%)  route 2.824ns (63.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.445     4.434    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y80          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592     5.015    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.434ns  (logic 1.610ns (36.305%)  route 2.824ns (63.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.445     4.434    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y80          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.592     5.015    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.610ns (37.583%)  route 2.674ns (62.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.294     4.283    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y81          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593     5.016    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            seg7_scan_inst/refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.610ns (37.583%)  route 2.674ns (62.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.865    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.124     2.989 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          1.294     4.283    seg7_scan_inst/sel_reg[0]_1
    SLICE_X5Y81          FDCE                                         f  seg7_scan_inst/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593     5.016    seg7_scan_inst/clk_IBUF_BUFG
    SLICE_X5Y81          FDCE                                         r  seg7_scan_inst/refresh_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.299ns (29.969%)  route 0.698ns (70.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.191     0.996    clock_divider_inst/BTNO
    SLICE_X1Y87          FDCE                                         f  clock_divider_inst/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[28]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.299ns (29.969%)  route 0.698ns (70.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.191     0.996    clock_divider_inst/BTNO
    SLICE_X1Y87          FDCE                                         f  clock_divider_inst/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[29]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.299ns (29.969%)  route 0.698ns (70.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.191     0.996    clock_divider_inst/BTNO
    SLICE_X1Y87          FDCE                                         f  clock_divider_inst/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[30]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.299ns (29.969%)  route 0.698ns (70.031%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.191     0.996    clock_divider_inst/BTNO
    SLICE_X1Y87          FDCE                                         f  clock_divider_inst/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.873     2.038    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y87          FDCE                                         r  clock_divider_inst/counter_reg[31]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.299ns (28.431%)  route 0.752ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.245     1.050    clock_divider_inst/BTNO
    SLICE_X1Y86          FDCE                                         f  clock_divider_inst/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[24]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.299ns (28.431%)  route 0.752ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.245     1.050    clock_divider_inst/BTNO
    SLICE_X1Y86          FDCE                                         f  clock_divider_inst/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[25]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.299ns (28.431%)  route 0.752ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.245     1.050    clock_divider_inst/BTNO
    SLICE_X1Y86          FDCE                                         f  clock_divider_inst/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[26]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.299ns (28.431%)  route 0.752ns (71.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.245     1.050    clock_divider_inst/BTNO
    SLICE_X1Y86          FDCE                                         f  clock_divider_inst/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y86          FDCE                                         r  clock_divider_inst/counter_reg[27]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.299ns (27.734%)  route 0.778ns (72.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.272     1.077    clock_divider_inst/BTNO
    SLICE_X1Y85          FDCE                                         f  clock_divider_inst/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  clock_divider_inst/counter_reg[20]/C

Slack:                    inf
  Source:                 BTNO
                            (input port)
  Destination:            clock_divider_inst/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.299ns (27.734%)  route 0.778ns (72.266%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNO (IN)
                         net (fo=0)                   0.000     0.000    BTNO
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNO_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.760    clock_divider_inst/BTNO_IBUF
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.805 f  clock_divider_inst/bcd_out[3]_i_3/O
                         net (fo=58, routed)          0.272     1.077    clock_divider_inst/BTNO
    SLICE_X1Y85          FDCE                                         f  clock_divider_inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.037    clock_divider_inst/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  clock_divider_inst/counter_reg[21]/C





