<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LCD1602_Clocd.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name=".recordref"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="AutoConstraint_clock.sdc"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="backup"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_EDIF" xil_pn:name="clock.edn"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="clock.fse"/>
    <file xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock.map"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="clock.ncf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock.prj"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="clock.sap"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="clock.sdc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="clock.srd"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_SRM" xil_pn:name="clock.srm"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_REPORT" xil_pn:name="clock.srr"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_SRS" xil_pn:name="clock.srs"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="clock.szr"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="clock_compile.tcl"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clock_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="clock_map.tcl"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="coreip"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="layer0.tlg"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="rpt_clock.areasrr"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rpt_clock_areasrr.htm"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="run_options.txt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="stdout.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UCF" xil_pn:name="synplicity.ucf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="syntmp"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="verif"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544001110" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1544001110">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1544001110" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8974408213548505846" xil_pn:start_ts="1544001110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544001110" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8228886380622368106" xil_pn:start_ts="1544001110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544001110" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544001110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544001110" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2420661116207429516" xil_pn:start_ts="1544001110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544001110" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252417716204" xil_pn:start_ts="1544001110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544001110" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3444503983655657612" xil_pn:start_ts="1544001110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544001119" xil_pn:in_ck="-405004858714978929" xil_pn:name="TRANEXT_synprosynthesize_virtex" xil_pn:prop_ck="377615361726556532" xil_pn:start_ts="1544001110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".recordref"/>
      <outfile xil_pn:name="AutoConstraint_clock.sdc"/>
      <outfile xil_pn:name="backup"/>
      <outfile xil_pn:name="clock.edn"/>
      <outfile xil_pn:name="clock.fse"/>
      <outfile xil_pn:name="clock.map"/>
      <outfile xil_pn:name="clock.ncf"/>
      <outfile xil_pn:name="clock.prj"/>
      <outfile xil_pn:name="clock.sap"/>
      <outfile xil_pn:name="clock.sdc"/>
      <outfile xil_pn:name="clock.srd"/>
      <outfile xil_pn:name="clock.srm"/>
      <outfile xil_pn:name="clock.srr"/>
      <outfile xil_pn:name="clock.srs"/>
      <outfile xil_pn:name="clock.szr"/>
      <outfile xil_pn:name="clock_compile.tcl"/>
      <outfile xil_pn:name="clock_map.tcl"/>
      <outfile xil_pn:name="coreip"/>
      <outfile xil_pn:name="layer0.tlg"/>
      <outfile xil_pn:name="rpt_clock.areasrr"/>
      <outfile xil_pn:name="rpt_clock_areasrr.htm"/>
      <outfile xil_pn:name="run_options.txt"/>
      <outfile xil_pn:name="stdout.log"/>
      <outfile xil_pn:name="synplicity.ucf"/>
      <outfile xil_pn:name="syntmp"/>
      <outfile xil_pn:name="verif"/>
    </transform>
  </transforms>

</generated_project>
