Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  2 20:25:00 2018
| Host         : DESKTOP-V4T9AF7 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file hw.rpt
| Design       : top_level_verification_circuit
| Device       : 7a100tcsg324-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                                      Instance                                      |                           Module                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top_level_verification_circuit                                                     |                                                     (top) |       1614 |       1497 |      24 |   93 | 2172 |     40 |      2 |            0 |
|   (top_level_verification_circuit)                                                 |                                                     (top) |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|   button_synchronizer1                                                             |                                       button_synchronizer |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|   dbg_hub                                                                          |                                                dbg_hub_CV |        456 |        432 |      24 |    0 |  722 |      0 |      0 |            0 |
|     (dbg_hub)                                                                      |                                                dbg_hub_CV |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     inst                                                                           |                              dbg_hub_CVxsdbm_v3_0_0_xsdbm |        456 |        432 |      24 |    0 |  722 |      0 |      0 |            0 |
|       BSCANID.u_xsdbm_id                                                           |                           dbg_hub_CVxsdbm_v3_0_0_xsdbm_id |        456 |        432 |      24 |    0 |  722 |      0 |      0 |            0 |
|         (BSCANID.u_xsdbm_id)                                                       |                           dbg_hub_CVxsdbm_v3_0_0_xsdbm_id |         34 |         34 |       0 |    0 |   34 |      0 |      0 |            0 |
|         CORE_XSDB.UUT_MASTER                                                       |                          dbg_hub_CVxsdbm_v3_0_0_icon2xsdb |        254 |        230 |      24 |    0 |  536 |      0 |      0 |            0 |
|           U_ICON_INTERFACE                                                         |                                 dbg_hub_CVxsdbm_v3_0_0_if |        154 |        130 |      24 |    0 |  446 |      0 |      0 |            0 |
|             (U_ICON_INTERFACE)                                                     |                                 dbg_hub_CVxsdbm_v3_0_0_if |          6 |          6 |       0 |    0 |   15 |      0 |      0 |            0 |
|             U_CMD1                                                                 |                            dbg_hub_CVxsdbm_v3_0_0_ctl_reg |          2 |          2 |       0 |    0 |   10 |      0 |      0 |            0 |
|             U_CMD2                                                                 |                           dbg_hub_CVxsdbm_v3_0_0_stat_reg |          5 |          5 |       0 |    0 |   22 |      0 |      0 |            0 |
|             U_CMD3                                                                 |           dbg_hub_CVxsdbm_v3_0_0_stat_reg__parameterized0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |            0 |
|             U_CMD4                                                                 |            dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized0 |         10 |         10 |       0 |    0 |   62 |      0 |      0 |            0 |
|             U_CMD5                                                                 |            dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized1 |          9 |          9 |       0 |    0 |   42 |      0 |      0 |            0 |
|             U_CMD6_RD                                                              |                              dbg_hub_CVxsdbm_v3_0_0_rdreg |         62 |         50 |      12 |    0 |  132 |      0 |      0 |            0 |
|               (U_CMD6_RD)                                                          |                              dbg_hub_CVxsdbm_v3_0_0_rdreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |            0 |
|               U_RD_FIFO                                                            |                             dbg_hub_CVxsdbm_v3_0_0_rdfifo |         60 |         48 |      12 |    0 |  112 |      0 |      0 |            0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |          dbg_hub_CVfifo_generator_v13_1_4__parameterized0 |         60 |         48 |      12 |    0 |  112 |      0 |      0 |            0 |
|                   inst_fifo_gen                                                    |    dbg_hub_CVfifo_generator_v13_1_4_synth__parameterized0 |         60 |         48 |      12 |    0 |  112 |      0 |      0 |            0 |
|                     gconvfifo.rf                                                   |              dbg_hub_CVfifo_generator_top__parameterized0 |         60 |         48 |      12 |    0 |  112 |      0 |      0 |            0 |
|                       grf.rf                                                       |          dbg_hub_CVfifo_generator_ramfifo__parameterized0 |         60 |         48 |      12 |    0 |  112 |      0 |      0 |            0 |
|                         (grf.rf)                                                   |          dbg_hub_CVfifo_generator_ramfifo__parameterized0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                   dbg_hub_CVclk_x_pntrs_7 |         10 |         10 |       0 |    0 |   32 |      0 |      0 |            0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                   dbg_hub_CVclk_x_pntrs_7 |          8 |          8 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |              dbg_hub_CVsynchronizer_ff__parameterized0_18 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |              dbg_hub_CVsynchronizer_ff__parameterized0_19 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |              dbg_hub_CVsynchronizer_ff__parameterized0_20 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |              dbg_hub_CVsynchronizer_ff__parameterized0_21 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                   |                        dbg_hub_CVrd_logic__parameterized0 |         15 |         15 |       0 |    0 |   18 |      0 |      0 |            0 |
|                           gr1.gr1_int.rfwft                                        |                                         dbg_hub_CVrd_fwft |          8 |          8 |       0 |    0 |    8 |      0 |      0 |            0 |
|                           gras.rsts                                                |                           dbg_hub_CVrd_status_flags_as_16 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           rpntr                                                    |                                  dbg_hub_CVrd_bin_cntr_17 |          7 |          7 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                   |                        dbg_hub_CVwr_logic__parameterized0 |          7 |          7 |       0 |    0 |   14 |      0 |      0 |            0 |
|                           gwas.wsts                                                |                           dbg_hub_CVwr_status_flags_as_14 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           wpntr                                                    |                                  dbg_hub_CVwr_bin_cntr_15 |          6 |          6 |       0 |    0 |   12 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.mem                                      |                          dbg_hub_CVmemory__parameterized0 |         23 |         11 |      12 |    0 |   32 |      0 |      0 |            0 |
|                           (gntv_or_sync_fifo.mem)                                  |                          dbg_hub_CVmemory__parameterized0 |         11 |         11 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           gdm.dm_gen.dm                                            |                                         dbg_hub_CVdmem_13 |         12 |          0 |      12 |    0 |   16 |      0 |      0 |            0 |
|                         rstblk                                                     |                             dbg_hub_CVreset_blk_ramfifo_8 |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           (rstblk)                                                 |                             dbg_hub_CVreset_blk_ramfifo_8 |          0 |          0 |       0 |    0 |   12 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                               dbg_hub_CVsynchronizer_ff_9 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                              dbg_hub_CVsynchronizer_ff_10 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                              dbg_hub_CVsynchronizer_ff_11 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                              dbg_hub_CVsynchronizer_ff_12 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             U_CMD6_WR                                                              |                              dbg_hub_CVxsdbm_v3_0_0_wrreg |         42 |         30 |      12 |    0 |  108 |      0 |      0 |            0 |
|               (U_CMD6_WR)                                                          |                              dbg_hub_CVxsdbm_v3_0_0_wrreg |          2 |          2 |       0 |    0 |   20 |      0 |      0 |            0 |
|               U_WR_FIFO                                                            |                             dbg_hub_CVxsdbm_v3_0_0_wrfifo |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |                          dbg_hub_CVfifo_generator_v13_1_4 |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                   inst_fifo_gen                                                    |                    dbg_hub_CVfifo_generator_v13_1_4_synth |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                     gconvfifo.rf                                                   |                              dbg_hub_CVfifo_generator_top |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                       grf.rf                                                       |                          dbg_hub_CVfifo_generator_ramfifo |         40 |         28 |      12 |    0 |   88 |      0 |      0 |            0 |
|                         (grf.rf)                                                   |                          dbg_hub_CVfifo_generator_ramfifo |          1 |          1 |       0 |    0 |    0 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |                                     dbg_hub_CVclk_x_pntrs |         12 |         12 |       0 |    0 |   32 |      0 |      0 |            0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                             |                                     dbg_hub_CVclk_x_pntrs |         10 |         10 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |                 dbg_hub_CVsynchronizer_ff__parameterized0 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |               dbg_hub_CVsynchronizer_ff__parameterized0_4 |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |               dbg_hub_CVsynchronizer_ff__parameterized0_5 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |               dbg_hub_CVsynchronizer_ff__parameterized0_6 |          1 |          1 |       0 |    0 |    4 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                        dbg_hub_CVrd_logic |          6 |          6 |       0 |    0 |   10 |      0 |      0 |            0 |
|                           gras.rsts                                                |                              dbg_hub_CVrd_status_flags_as |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           rpntr                                                    |                                     dbg_hub_CVrd_bin_cntr |          6 |          6 |       0 |    0 |    8 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                        dbg_hub_CVwr_logic |          5 |          5 |       0 |    0 |   14 |      0 |      0 |            0 |
|                           gwas.wsts                                                |                              dbg_hub_CVwr_status_flags_as |          1 |          1 |       0 |    0 |    2 |      0 |      0 |            0 |
|                           wpntr                                                    |                                     dbg_hub_CVwr_bin_cntr |          4 |          4 |       0 |    0 |   12 |      0 |      0 |            0 |
|                         gntv_or_sync_fifo.mem                                      |                                          dbg_hub_CVmemory |         12 |          0 |      12 |    0 |   16 |      0 |      0 |            0 |
|                           gdm.dm_gen.dm                                            |                                            dbg_hub_CVdmem |         12 |          0 |      12 |    0 |   16 |      0 |      0 |            0 |
|                         rstblk                                                     |                               dbg_hub_CVreset_blk_ramfifo |          4 |          4 |       0 |    0 |   16 |      0 |      0 |            0 |
|                           (rstblk)                                                 |                               dbg_hub_CVreset_blk_ramfifo |          0 |          0 |       0 |    0 |   12 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                 dbg_hub_CVsynchronizer_ff |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                               dbg_hub_CVsynchronizer_ff_1 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                               dbg_hub_CVsynchronizer_ff_2 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                               dbg_hub_CVsynchronizer_ff_3 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             U_CMD7_CTL                                                             |            dbg_hub_CVxsdbm_v3_0_0_ctl_reg__parameterized2 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |            0 |
|             U_CMD7_STAT                                                            |         dbg_hub_CVxsdbm_v3_0_0_stat_reg__parameterized0_0 |          4 |          4 |       0 |    0 |   18 |      0 |      0 |            0 |
|             U_STATIC_STATUS                                                        |                   dbg_hub_CVxsdbm_v3_0_0_if_static_status |          8 |          8 |       0 |    0 |    7 |      0 |      0 |            0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |                           dbg_hub_CVxsdbm_v3_0_0_addr_ctl |         17 |         17 |       0 |    0 |   19 |      0 |      0 |            0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |                    dbg_hub_CVxsdbm_v3_0_0_burst_wdlen_ctl |         22 |         22 |       0 |    0 |   20 |      0 |      0 |            0 |
|           U_XSDB_BUS_CONTROLLER                                                    |                            dbg_hub_CVxsdbm_v3_0_0_bus_ctl |         61 |         61 |       0 |    0 |   34 |      0 |      0 |            0 |
|             (U_XSDB_BUS_CONTROLLER)                                                |                            dbg_hub_CVxsdbm_v3_0_0_bus_ctl |         10 |         10 |       0 |    0 |   23 |      0 |      0 |            0 |
|             U_RD_ABORT_FLAG                                                        |        dbg_hub_CVxsdbm_v3_0_0_bus_ctl_flg__parameterized0 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             U_RD_REQ_FLAG                                                          |                        dbg_hub_CVxsdbm_v3_0_0_bus_ctl_flg |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|             U_TIMER                                                                |                        dbg_hub_CVxsdbm_v3_0_0_bus_ctl_cnt |         45 |         45 |       0 |    0 |    8 |      0 |      0 |            0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |                     dbg_hub_CVxsdbm_v3_0_0_bus_mstr2sl_if |          0 |          0 |       0 |    0 |   17 |      0 |      0 |            0 |
|         CORE_XSDB.U_ICON                                                           |                               dbg_hub_CVxsdbm_v3_0_0_icon |         22 |         22 |       0 |    0 |   28 |      0 |      0 |            0 |
|           (CORE_XSDB.U_ICON)                                                       |                               dbg_hub_CVxsdbm_v3_0_0_icon |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|           U_CMD                                                                    |                         dbg_hub_CVxsdbm_v3_0_0_cmd_decode |         13 |         13 |       0 |    0 |   10 |      0 |      0 |            0 |
|           U_STAT                                                                   |                               dbg_hub_CVxsdbm_v3_0_0_stat |          5 |          5 |       0 |    0 |    7 |      0 |      0 |            0 |
|           U_SYNC                                                                   |                               dbg_hub_CVxsdbm_v3_0_0_sync |          3 |          3 |       0 |    0 |    8 |      0 |      0 |            0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |                              dbg_hub_CVltlib_v1_0_0_bscan |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |                       dbg_hub_CVxsdbm_v3_0_0_bscan_switch |        146 |        146 |       0 |    0 |  124 |      0 |      0 |            0 |
|   gcd_ring1                                                                        |                                                  gcd_ring |        181 |        181 |       0 |    0 |  101 |      0 |      0 |            0 |
|     (gcd_ring1)                                                                    |                                                  gcd_ring |         62 |         62 |       0 |    0 |   98 |      0 |      0 |            0 |
|     ctrl1                                                                          |                                          click_ctrl_delay |          7 |          7 |       0 |    0 |    1 |      0 |      0 |            0 |
|       (ctrl1)                                                                      |                                          click_ctrl_delay |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|       delay_a_req                                                                  |                                             delay_n_stage |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            0 |
|         (delay_a_req)                                                              |                                             delay_n_stage |          3 |          3 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[0].initial_buffer.bufferStart                              |                                           delay_buffer_89 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[1].internal_buffer.bufferX                                 |                                           delay_buffer_90 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[2].final_buffer.bufferEnd                                  |                                           delay_buffer_91 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       delay_b_req                                                                  |                                          delay_n_stage_85 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|         (delay_b_req)                                                              |                                          delay_n_stage_85 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[0].initial_buffer.bufferStart                              |                                           delay_buffer_86 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[1].internal_buffer.bufferX                                 |                                           delay_buffer_87 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[2].final_buffer.bufferEnd                                  |                                           delay_buffer_88 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     ctrl2                                                                          |                          click_ctrl_delay__parameterized1 |         46 |         46 |       0 |    0 |    1 |      0 |      0 |            0 |
|       (ctrl2)                                                                      |                          click_ctrl_delay__parameterized1 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|       delay_a_req                                                                  |                             delay_n_stage__parameterized2 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |            0 |
|         (delay_a_req)                                                              |                             delay_n_stage__parameterized2 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[0].initial_buffer.bufferStart                              |                                           delay_buffer_59 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[10].internal_buffer.bufferX                                |                                           delay_buffer_60 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[11].internal_buffer.bufferX                                |                                           delay_buffer_61 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[12].internal_buffer.bufferX                                |                                           delay_buffer_62 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[13].internal_buffer.bufferX                                |                                           delay_buffer_63 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[14].internal_buffer.bufferX                                |                                           delay_buffer_64 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[15].internal_buffer.bufferX                                |                                           delay_buffer_65 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[16].internal_buffer.bufferX                                |                                           delay_buffer_66 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[17].internal_buffer.bufferX                                |                                           delay_buffer_67 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[18].internal_buffer.bufferX                                |                                           delay_buffer_68 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[19].internal_buffer.bufferX                                |                                           delay_buffer_69 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[1].internal_buffer.bufferX                                 |                                           delay_buffer_70 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[20].internal_buffer.bufferX                                |                                           delay_buffer_71 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[21].internal_buffer.bufferX                                |                                           delay_buffer_72 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[22].internal_buffer.bufferX                                |                                           delay_buffer_73 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[23].internal_buffer.bufferX                                |                                           delay_buffer_74 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[24].internal_buffer.bufferX                                |                                           delay_buffer_75 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[25].final_buffer.bufferEnd                                 |                                           delay_buffer_76 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[2].internal_buffer.bufferX                                 |                                           delay_buffer_77 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[3].internal_buffer.bufferX                                 |                                           delay_buffer_78 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[4].internal_buffer.bufferX                                 |                                           delay_buffer_79 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[5].internal_buffer.bufferX                                 |                                           delay_buffer_80 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[6].internal_buffer.bufferX                                 |                                           delay_buffer_81 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[7].internal_buffer.bufferX                                 |                                           delay_buffer_82 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[8].internal_buffer.bufferX                                 |                                           delay_buffer_83 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[9].internal_buffer.bufferX                                 |                                           delay_buffer_84 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       delay_b_req                                                                  |                          delay_n_stage__parameterized2_32 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |            0 |
|         (delay_b_req)                                                              |                          delay_n_stage__parameterized2_32 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[0].initial_buffer.bufferStart                              |                                           delay_buffer_33 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[10].internal_buffer.bufferX                                |                                           delay_buffer_34 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[11].internal_buffer.bufferX                                |                                           delay_buffer_35 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[12].internal_buffer.bufferX                                |                                           delay_buffer_36 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[13].internal_buffer.bufferX                                |                                           delay_buffer_37 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[14].internal_buffer.bufferX                                |                                           delay_buffer_38 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[15].internal_buffer.bufferX                                |                                           delay_buffer_39 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[16].internal_buffer.bufferX                                |                                           delay_buffer_40 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[17].internal_buffer.bufferX                                |                                           delay_buffer_41 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[18].internal_buffer.bufferX                                |                                           delay_buffer_42 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[19].internal_buffer.bufferX                                |                                           delay_buffer_43 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[1].internal_buffer.bufferX                                 |                                           delay_buffer_44 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[20].internal_buffer.bufferX                                |                                           delay_buffer_45 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[21].internal_buffer.bufferX                                |                                           delay_buffer_46 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[22].internal_buffer.bufferX                                |                                           delay_buffer_47 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[23].internal_buffer.bufferX                                |                                           delay_buffer_48 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[24].internal_buffer.bufferX                                |                                           delay_buffer_49 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[25].final_buffer.bufferEnd                                 |                                           delay_buffer_50 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[2].internal_buffer.bufferX                                 |                                           delay_buffer_51 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[3].internal_buffer.bufferX                                 |                                           delay_buffer_52 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[4].internal_buffer.bufferX                                 |                                           delay_buffer_53 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[5].internal_buffer.bufferX                                 |                                           delay_buffer_54 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[6].internal_buffer.bufferX                                 |                                           delay_buffer_55 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[7].internal_buffer.bufferX                                 |                                           delay_buffer_56 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[8].internal_buffer.bufferX                                 |                                           delay_buffer_57 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[9].internal_buffer.bufferX                                 |                                           delay_buffer_58 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     ctrl3                                                                          |                          click_ctrl_delay__parameterized3 |         31 |         31 |       0 |    0 |    1 |      0 |      0 |            0 |
|       (ctrl3)                                                                      |                          click_ctrl_delay__parameterized3 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|       delay_a_req                                                                  |                             delay_n_stage__parameterized4 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            0 |
|         (delay_a_req)                                                              |                             delay_n_stage__parameterized4 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[0].initial_buffer.bufferStart                              |                                           delay_buffer_16 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[10].internal_buffer.bufferX                                |                                           delay_buffer_17 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[11].internal_buffer.bufferX                                |                                           delay_buffer_18 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[12].internal_buffer.bufferX                                |                                           delay_buffer_19 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[13].internal_buffer.bufferX                                |                                           delay_buffer_20 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[14].internal_buffer.bufferX                                |                                           delay_buffer_21 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[15].final_buffer.bufferEnd                                 |                                           delay_buffer_22 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[1].internal_buffer.bufferX                                 |                                           delay_buffer_23 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[2].internal_buffer.bufferX                                 |                                           delay_buffer_24 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[3].internal_buffer.bufferX                                 |                                           delay_buffer_25 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[4].internal_buffer.bufferX                                 |                                           delay_buffer_26 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[5].internal_buffer.bufferX                                 |                                           delay_buffer_27 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[6].internal_buffer.bufferX                                 |                                           delay_buffer_28 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[7].internal_buffer.bufferX                                 |                                           delay_buffer_29 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[8].internal_buffer.bufferX                                 |                                           delay_buffer_30 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[9].internal_buffer.bufferX                                 |                                           delay_buffer_31 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|       delay_b_req                                                                  |                           delay_n_stage__parameterized4_0 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            0 |
|         (delay_b_req)                                                              |                           delay_n_stage__parameterized4_0 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[0].initial_buffer.bufferStart                              |                                              delay_buffer |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[10].internal_buffer.bufferX                                |                                            delay_buffer_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[11].internal_buffer.bufferX                                |                                            delay_buffer_2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[12].internal_buffer.bufferX                                |                                            delay_buffer_3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[13].internal_buffer.bufferX                                |                                            delay_buffer_4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[14].internal_buffer.bufferX                                |                                            delay_buffer_5 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[15].final_buffer.bufferEnd                                 |                                            delay_buffer_6 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[1].internal_buffer.bufferX                                 |                                            delay_buffer_7 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[2].internal_buffer.bufferX                                 |                                            delay_buffer_8 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[3].internal_buffer.bufferX                                 |                                            delay_buffer_9 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[4].internal_buffer.bufferX                                 |                                           delay_buffer_10 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[5].internal_buffer.bufferX                                 |                                           delay_buffer_11 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[6].internal_buffer.bufferX                                 |                                           delay_buffer_12 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[7].internal_buffer.bufferX                                 |                                           delay_buffer_13 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[8].internal_buffer.bufferX                                 |                                           delay_buffer_14 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|         generate_delays[9].internal_buffer.bufferX                                 |                                           delay_buffer_15 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     gcd1                                                                           |                                                       GCD |         37 |         37 |       0 |    0 |    0 |      0 |      0 |            0 |
|   synchronizer1                                                                    |                                              synchronizer |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|   u_ila_0                                                                          |                                                u_ila_0_CV |        848 |        755 |       0 |   93 | 1268 |     40 |      0 |            0 |
|     (u_ila_0)                                                                      |                                                u_ila_0_CV |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|     inst                                                                           |                                  u_ila_0_CVila_v6_2_5_ila |        848 |        755 |       0 |   93 | 1268 |     40 |      0 |            0 |
|       (inst)                                                                       |                                  u_ila_0_CVila_v6_2_5_ila |          1 |          1 |       0 |    0 |    6 |      0 |      0 |            0 |
|       ila_core_inst                                                                |                             u_ila_0_CVila_v6_2_5_ila_core |        847 |        754 |       0 |   93 | 1262 |     40 |      0 |            0 |
|         (ila_core_inst)                                                            |                             u_ila_0_CVila_v6_2_5_ila_core |         26 |          3 |       0 |   23 |   94 |      0 |      0 |            0 |
|         ila_trace_memory_inst                                                      |                     u_ila_0_CVila_v6_2_5_ila_trace_memory |        112 |        112 |       0 |    0 |    6 |     40 |      0 |            0 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |                              u_ila_0_CVblk_mem_gen_v8_3_6 |        112 |        112 |       0 |    0 |    6 |     40 |      0 |            0 |
|             inst_blk_mem_gen                                                       |                        u_ila_0_CVblk_mem_gen_v8_3_6_synth |        112 |        112 |       0 |    0 |    6 |     40 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |                                 u_ila_0_CVblk_mem_gen_top |        112 |        112 |       0 |    0 |    6 |     40 |      0 |            0 |
|                 valid.cstr                                                         |                        u_ila_0_CVblk_mem_gen_generic_cstr |        112 |        112 |       0 |    0 |    6 |     40 |      0 |            0 |
|                   bindec_a.bindec_inst_a                                           |                                          u_ila_0_CVbindec |          8 |          8 |       0 |    0 |    0 |      0 |      0 |            0 |
|                   has_mux_b.B                                                      |                 u_ila_0_CVblk_mem_gen_mux__parameterized0 |         88 |         88 |       0 |    0 |    6 |      0 |      0 |            0 |
|                   ramloop[0].ram.r                                                 |                          u_ila_0_CVblk_mem_gen_prim_width |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |                        u_ila_0_CVblk_mem_gen_prim_wrapper |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[10].ram.r                                                |          u_ila_0_CVblk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[11].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[12].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[13].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[14].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[15].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[16].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[17].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[18].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[19].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[1].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized0 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized0 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[20].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[21].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[22].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[23].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[24].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[25].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[26].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized25 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized25 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[27].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[28].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[29].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized28 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized28 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[2].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized1 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized1 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[30].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized29 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized29 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[31].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[32].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized31 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized31 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[33].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized32 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized32 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[34].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized33 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized33 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[35].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized34 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized34 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[36].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized35 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized35 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[37].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized36 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized36 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[38].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized37 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized37 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[39].ram.r                                                |         u_ila_0_CVblk_mem_gen_prim_width__parameterized38 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |       u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized38 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[3].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized2 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized2 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[4].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized3 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[5].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized4 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized4 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[6].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized5 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized5 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[7].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized6 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[8].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                   ramloop[9].ram.r                                                 |          u_ila_0_CVblk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|                     prim_noinit.ram                                                |        u_ila_0_CVblk_mem_gen_prim_wrapper__parameterized8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |            0 |
|         u_ila_cap_ctrl                                                             |                  u_ila_0_CVila_v6_2_5_ila_cap_ctrl_legacy |         74 |         27 |       0 |   47 |  162 |      0 |      0 |            0 |
|           (u_ila_cap_ctrl)                                                         |                  u_ila_0_CVila_v6_2_5_ila_cap_ctrl_legacy |          1 |          1 |       0 |    0 |    3 |      0 |      0 |            0 |
|           U_CDONE                                                                  |            u_ila_0_CVltlib_v1_0_0_cfglut6__parameterized0 |          4 |          2 |       0 |    2 |    1 |      0 |      0 |            0 |
|           U_NS0                                                                    |                            u_ila_0_CVltlib_v1_0_0_cfglut7 |          5 |          1 |       0 |    4 |    1 |      0 |      0 |            0 |
|           U_NS1                                                                    |                         u_ila_0_CVltlib_v1_0_0_cfglut7_31 |          5 |          1 |       0 |    4 |    1 |      0 |      0 |            0 |
|           u_cap_addrgen                                                            |                      u_ila_0_CVila_v6_2_5_ila_cap_addrgen |         59 |         22 |       0 |   37 |  156 |      0 |      0 |            0 |
|             (u_cap_addrgen)                                                        |                      u_ila_0_CVila_v6_2_5_ila_cap_addrgen |         16 |         15 |       0 |    1 |   93 |      0 |      0 |            0 |
|             U_CMPRESET                                                             |                            u_ila_0_CVltlib_v1_0_0_cfglut6 |          3 |          1 |       0 |    2 |    0 |      0 |      0 |            0 |
|             u_cap_sample_counter                                                   |               u_ila_0_CVila_v6_2_5_ila_cap_sample_counter |         18 |          5 |       0 |   13 |   31 |      0 |      0 |            0 |
|               (u_cap_sample_counter)                                               |               u_ila_0_CVila_v6_2_5_ila_cap_sample_counter |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|               U_SCE                                                                |                         u_ila_0_CVltlib_v1_0_0_cfglut4_38 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               U_SCMPCE                                                             |                         u_ila_0_CVltlib_v1_0_0_cfglut5_39 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               U_SCRST                                                              |                         u_ila_0_CVltlib_v1_0_0_cfglut6_40 |          5 |          3 |       0 |    2 |    0 |      0 |      0 |            0 |
|               u_scnt_cmp                                                           |                   u_ila_0_CVltlib_v1_0_0_match_nodelay_41 |         10 |          1 |       0 |    9 |   15 |      0 |      0 |            0 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |              u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay_42 |         10 |          1 |       0 |    9 |   15 |      0 |      0 |            0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)        |              u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay_42 |          0 |          0 |       0 |    0 |   15 |      0 |      0 |            0 |
|                   DUT                                                              |       u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_43 |         10 |          1 |       0 |    9 |    0 |      0 |      0 |            0 |
|                     (DUT)                                                          |       u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_43 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_44 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1_45 |          5 |          1 |       0 |    4 |    0 |      0 |      0 |            0 |
|             u_cap_window_counter                                                   |               u_ila_0_CVila_v6_2_5_ila_cap_window_counter |         22 |          1 |       0 |   21 |   32 |      0 |      0 |            0 |
|               (u_cap_window_counter)                                               |               u_ila_0_CVila_v6_2_5_ila_cap_window_counter |          1 |          1 |       0 |    0 |   17 |      0 |      0 |            0 |
|               U_WCE                                                                |                            u_ila_0_CVltlib_v1_0_0_cfglut4 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               U_WHCMPCE                                                            |                            u_ila_0_CVltlib_v1_0_0_cfglut5 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               U_WLCMPCE                                                            |                         u_ila_0_CVltlib_v1_0_0_cfglut5_32 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|               u_wcnt_hcmp                                                          |                      u_ila_0_CVltlib_v1_0_0_match_nodelay |          9 |          0 |       0 |    9 |    0 |      0 |      0 |            0 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |              u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay_34 |          9 |          0 |       0 |    9 |    0 |      0 |      0 |            0 |
|                   DUT                                                              |       u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_35 |          9 |          0 |       0 |    9 |    0 |      0 |      0 |            0 |
|                     (DUT)                                                          |       u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0_35 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0_36 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   | u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1_37 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|               u_wcnt_lcmp                                                          |                   u_ila_0_CVltlib_v1_0_0_match_nodelay_33 |          9 |          0 |       0 |    9 |   15 |      0 |      0 |            0 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |                 u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay |          9 |          0 |       0 |    9 |   15 |      0 |      0 |            0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)        |                 u_ila_0_CVltlib_v1_0_0_allx_typeA_nodelay |          0 |          0 |       0 |    0 |   15 |      0 |      0 |            0 |
|                   DUT                                                              |          u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0 |          9 |          0 |       0 |    9 |    0 |      0 |      0 |            0 |
|                     (DUT)                                                          |          u_ila_0_CVltlib_v1_0_0_all_typeA__parameterized0 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized0 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    u_ila_0_CVltlib_v1_0_0_all_typeA_slice__parameterized1 |          4 |          0 |       0 |    4 |    0 |      0 |      0 |            0 |
|         u_ila_regs                                                                 |                         u_ila_0_CVila_v6_2_5_ila_register |        534 |        533 |       0 |    1 |  865 |      0 |      0 |            0 |
|           (u_ila_regs)                                                             |                         u_ila_0_CVila_v6_2_5_ila_register |        108 |        107 |       0 |    1 |  143 |      0 |      0 |            0 |
|           MU_SRL[2].mu_srl_reg                                                     |                            u_ila_0_CVxsdbs_v1_0_2_reg_p2s |         27 |         27 |       0 |    0 |   43 |      0 |      0 |            0 |
|           MU_SRL[3].mu_srl_reg                                                     |            u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized0 |         29 |         29 |       0 |    0 |   43 |      0 |      0 |            0 |
|           MU_SRL[4].mu_srl_reg                                                     |            u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized1 |         43 |         43 |       0 |    0 |   43 |      0 |      0 |            0 |
|           TC_SRL[0].tc_srl_reg                                                     |            u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized2 |         29 |         29 |       0 |    0 |   43 |      0 |      0 |            0 |
|           U_XSDB_SLAVE                                                             |                              u_ila_0_CVxsdbs_v1_0_2_xsdbs |         76 |         76 |       0 |    0 |  213 |      0 |      0 |            0 |
|           reg_15                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized32 |          6 |          6 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_29 |          6 |          6 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_16                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized33 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_28 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_17                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized34 |         25 |         25 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_27 |         25 |         25 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_18                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized35 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_26 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_19                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized36 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_25 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_1a                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized37 |         26 |         26 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |         u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized1_24 |         26 |         26 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_6                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized17 |          5 |          5 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_23 |          5 |          5 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_7                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized18 |         19 |         19 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |            u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized0 |         19 |         19 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_8                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized19 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                        u_ila_0_CVxsdbs_v1_0_2_reg_stat_22 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |            0 |
|           reg_80                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized38 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |         u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized1_21 |          2 |          2 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_81                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized39 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_20 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_82                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized40 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |            u_ila_0_CVxsdbs_v1_0_2_reg_ctl__parameterized1 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_83                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized41 |         45 |         45 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_19 |         45 |         45 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_84                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized42 |          6 |          6 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_18 |          6 |          6 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_85                                                                   |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized43 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                         u_ila_0_CVxsdbs_v1_0_2_reg_ctl_17 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_887                                                                  |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized45 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                        u_ila_0_CVxsdbs_v1_0_2_reg_stat_16 |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|           reg_88d                                                                  |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized47 |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                        u_ila_0_CVxsdbs_v1_0_2_reg_stat_15 |          4 |          4 |       0 |    0 |    2 |      0 |      0 |            0 |
|           reg_890                                                                  |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized50 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |            0 |
|             (reg_890)                                                              |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized50 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                        u_ila_0_CVxsdbs_v1_0_2_reg_stat_30 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_9                                                                    |               u_ila_0_CVxsdbs_v1_0_2_reg__parameterized20 |         12 |         12 |       0 |    0 |   15 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                        u_ila_0_CVxsdbs_v1_0_2_reg_stat_14 |         12 |         12 |       0 |    0 |   15 |      0 |      0 |            0 |
|           reg_srl_fff                                                              |            u_ila_0_CVxsdbs_v1_0_2_reg_p2s__parameterized3 |         48 |         48 |       0 |    0 |   43 |      0 |      0 |            0 |
|           reg_stream_ffd                                                           |                         u_ila_0_CVxsdbs_v1_0_2_reg_stream |          7 |          7 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_CTL_EQ1.U_CTL                                                     |                            u_ila_0_CVxsdbs_v1_0_2_reg_ctl |          7 |          7 |       0 |    0 |   16 |      0 |      0 |            0 |
|           reg_stream_ffe                                                           |         u_ila_0_CVxsdbs_v1_0_2_reg_stream__parameterized0 |          5 |          5 |       0 |    0 |   16 |      0 |      0 |            0 |
|             I_EN_STAT_EQ1.U_STAT                                                   |                           u_ila_0_CVxsdbs_v1_0_2_reg_stat |          5 |          5 |       0 |    0 |   16 |      0 |      0 |            0 |
|         u_ila_reset_ctrl                                                           |                       u_ila_0_CVila_v6_2_5_ila_reset_ctrl |         12 |         12 |       0 |    0 |   34 |      0 |      0 |            0 |
|           (u_ila_reset_ctrl)                                                       |                       u_ila_0_CVila_v6_2_5_ila_reset_ctrl |          1 |          1 |       0 |    0 |    8 |      0 |      0 |            0 |
|           arm_detection_inst                                                       |              u_ila_0_CVltlib_v1_0_0_rising_edge_detection |          2 |          2 |       0 |    0 |    3 |      0 |      0 |            0 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |                    u_ila_0_CVltlib_v1_0_0_async_edge_xfer |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |                 u_ila_0_CVltlib_v1_0_0_async_edge_xfer_10 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |            0 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |                 u_ila_0_CVltlib_v1_0_0_async_edge_xfer_11 |          2 |          2 |       0 |    0 |    5 |      0 |      0 |            0 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |                 u_ila_0_CVltlib_v1_0_0_async_edge_xfer_12 |          1 |          1 |       0 |    0 |    5 |      0 |      0 |            0 |
|           halt_detection_inst                                                      |           u_ila_0_CVltlib_v1_0_0_rising_edge_detection_13 |          3 |          3 |       0 |    0 |    3 |      0 |      0 |            0 |
|         u_trig                                                                     |                          u_ila_0_CVila_v6_2_5_ila_trigger |         21 |          1 |       0 |   20 |   18 |      0 |      0 |            0 |
|           (u_trig)                                                                 |                          u_ila_0_CVila_v6_2_5_ila_trigger |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |                              u_ila_0_CVltlib_v1_0_0_match |          6 |          1 |       0 |    5 |    5 |      0 |      0 |            0 |
|             (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                       |                              u_ila_0_CVltlib_v1_0_0_match |          1 |          1 |       0 |    0 |    1 |      0 |      0 |            0 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |                         u_ila_0_CVltlib_v1_0_0_allx_typeA |          5 |          0 |       0 |    5 |    4 |      0 |      0 |            0 |
|               (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)            |                         u_ila_0_CVltlib_v1_0_0_allx_typeA |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|               DUT                                                                  |                        u_ila_0_CVltlib_v1_0_0_all_typeA_8 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |            0 |
|                 (DUT)                                                              |                        u_ila_0_CVltlib_v1_0_0_all_typeA_8 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                  u_ila_0_CVltlib_v1_0_0_all_typeA_slice_9 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |            0 |
|           U_TM                                                                     |                       u_ila_0_CVila_v6_2_5_ila_trig_match |         15 |          0 |       0 |   15 |   12 |      0 |      0 |            0 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |              u_ila_0_CVltlib_v1_0_0_match__parameterized0 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |            0 |
|               (N_DDR_MODE.G_NMU[2].U_M)                                            |              u_ila_0_CVltlib_v1_0_0_match__parameterized0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |       u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0_5 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |            0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)          |       u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0_5 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 DUT                                                                |                        u_ila_0_CVltlib_v1_0_0_all_typeA_6 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |            0 |
|                   (DUT)                                                            |                        u_ila_0_CVltlib_v1_0_0_all_typeA_6 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |                  u_ila_0_CVltlib_v1_0_0_all_typeA_slice_7 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |            0 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |            u_ila_0_CVltlib_v1_0_0_match__parameterized0_0 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |            0 |
|               (N_DDR_MODE.G_NMU[3].U_M)                                            |            u_ila_0_CVltlib_v1_0_0_match__parameterized0_0 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |       u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0_2 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |            0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)          |       u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0_2 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 DUT                                                                |                        u_ila_0_CVltlib_v1_0_0_all_typeA_3 |          5 |          0 |       0 |    5 |    1 |      0 |      0 |            0 |
|                   (DUT)                                                            |                        u_ila_0_CVltlib_v1_0_0_all_typeA_3 |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |                  u_ila_0_CVltlib_v1_0_0_all_typeA_slice_4 |          4 |          0 |       0 |    4 |    1 |      0 |      0 |            0 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |            u_ila_0_CVltlib_v1_0_0_match__parameterized0_1 |          5 |          0 |       0 |    5 |    4 |      0 |      0 |            0 |
|               (N_DDR_MODE.G_NMU[4].U_M)                                            |            u_ila_0_CVltlib_v1_0_0_match__parameterized0_1 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |            0 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |         u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0 |          5 |          0 |       0 |    5 |    3 |      0 |      0 |            0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst)          |         u_ila_0_CVltlib_v1_0_0_allx_typeA__parameterized0 |          0 |          0 |       0 |    0 |    2 |      0 |      0 |            0 |
|                 DUT                                                                |                          u_ila_0_CVltlib_v1_0_0_all_typeA |          5 |          0 |       0 |    5 |    1 |      0 |      0 |            0 |
|                   (DUT)                                                            |                          u_ila_0_CVltlib_v1_0_0_all_typeA |          1 |          0 |       0 |    1 |    0 |      0 |      0 |            0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |                    u_ila_0_CVltlib_v1_0_0_all_typeA_slice |          4 |          0 |       0 |    4 |    1 |      0 |      0 |            0 |
|         xsdb_memory_read_inst                                                      |                      u_ila_0_CVltlib_v1_0_0_generic_memrd |         68 |         66 |       0 |    2 |   83 |      0 |      0 |            0 |
|   verification_circuit1                                                            |                                      verification_circuit |        128 |        128 |       0 |    0 |   76 |      0 |      2 |            0 |
|     (verification_circuit1)                                                        |                                      verification_circuit |         25 |         25 |       0 |    0 |   68 |      0 |      0 |            0 |
|     romA                                                                           |                                                  rams_21a |          1 |          1 |       0 |    0 |    1 |      0 |      1 |            0 |
|     romB                                                                           |                                                  rams_21b |          1 |          1 |       0 |    0 |    0 |      0 |      1 |            0 |
|     romC                                                                           |                                                  rams_21c |        101 |        101 |       0 |    0 |    7 |      0 |      0 |            0 |
+------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


