
iCAP_testproject_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ea9c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800ed34  0800ed34  0000fd34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ed9c  0800ed9c  00010010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ed9c  0800ed9c  0000fd9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eda4  0800eda4  00010010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eda4  0800eda4  0000fda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eda8  0800eda8  0000fda8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  0800edac  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000083e8  24000010  0800edbc  00010010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240083f8  0800edbc  000103f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fb69  00000000  00000000  0001003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037d4  00000000  00000000  0002fba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001880  00000000  00000000  00033380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000132a  00000000  00000000  00034c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003e203  00000000  00000000  00035f2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000212d7  00000000  00000000  0007412d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a1215  00000000  00000000  00095404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00236619  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a1c  00000000  00000000  0023665c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0023d078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800ed1c 	.word	0x0800ed1c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	0800ed1c 	.word	0x0800ed1c

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000618:	4b49      	ldr	r3, [pc, #292]	@ (8000740 <SystemInit+0x12c>)
 800061a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800061e:	4a48      	ldr	r2, [pc, #288]	@ (8000740 <SystemInit+0x12c>)
 8000620:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000624:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000628:	4b45      	ldr	r3, [pc, #276]	@ (8000740 <SystemInit+0x12c>)
 800062a:	691b      	ldr	r3, [r3, #16]
 800062c:	4a44      	ldr	r2, [pc, #272]	@ (8000740 <SystemInit+0x12c>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000634:	4b43      	ldr	r3, [pc, #268]	@ (8000744 <SystemInit+0x130>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f003 030f 	and.w	r3, r3, #15
 800063c:	2b06      	cmp	r3, #6
 800063e:	d807      	bhi.n	8000650 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000640:	4b40      	ldr	r3, [pc, #256]	@ (8000744 <SystemInit+0x130>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f023 030f 	bic.w	r3, r3, #15
 8000648:	4a3e      	ldr	r2, [pc, #248]	@ (8000744 <SystemInit+0x130>)
 800064a:	f043 0307 	orr.w	r3, r3, #7
 800064e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000650:	4b3d      	ldr	r3, [pc, #244]	@ (8000748 <SystemInit+0x134>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4a3c      	ldr	r2, [pc, #240]	@ (8000748 <SystemInit+0x134>)
 8000656:	f043 0301 	orr.w	r3, r3, #1
 800065a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800065c:	4b3a      	ldr	r3, [pc, #232]	@ (8000748 <SystemInit+0x134>)
 800065e:	2200      	movs	r2, #0
 8000660:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000662:	4b39      	ldr	r3, [pc, #228]	@ (8000748 <SystemInit+0x134>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	4938      	ldr	r1, [pc, #224]	@ (8000748 <SystemInit+0x134>)
 8000668:	4b38      	ldr	r3, [pc, #224]	@ (800074c <SystemInit+0x138>)
 800066a:	4013      	ands	r3, r2
 800066c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800066e:	4b35      	ldr	r3, [pc, #212]	@ (8000744 <SystemInit+0x130>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f003 0308 	and.w	r3, r3, #8
 8000676:	2b00      	cmp	r3, #0
 8000678:	d007      	beq.n	800068a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800067a:	4b32      	ldr	r3, [pc, #200]	@ (8000744 <SystemInit+0x130>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	f023 030f 	bic.w	r3, r3, #15
 8000682:	4a30      	ldr	r2, [pc, #192]	@ (8000744 <SystemInit+0x130>)
 8000684:	f043 0307 	orr.w	r3, r3, #7
 8000688:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800068a:	4b2f      	ldr	r3, [pc, #188]	@ (8000748 <SystemInit+0x134>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000690:	4b2d      	ldr	r3, [pc, #180]	@ (8000748 <SystemInit+0x134>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000696:	4b2c      	ldr	r3, [pc, #176]	@ (8000748 <SystemInit+0x134>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800069c:	4b2a      	ldr	r3, [pc, #168]	@ (8000748 <SystemInit+0x134>)
 800069e:	4a2c      	ldr	r2, [pc, #176]	@ (8000750 <SystemInit+0x13c>)
 80006a0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006a2:	4b29      	ldr	r3, [pc, #164]	@ (8000748 <SystemInit+0x134>)
 80006a4:	4a2b      	ldr	r2, [pc, #172]	@ (8000754 <SystemInit+0x140>)
 80006a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006a8:	4b27      	ldr	r3, [pc, #156]	@ (8000748 <SystemInit+0x134>)
 80006aa:	4a2b      	ldr	r2, [pc, #172]	@ (8000758 <SystemInit+0x144>)
 80006ac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006ae:	4b26      	ldr	r3, [pc, #152]	@ (8000748 <SystemInit+0x134>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006b4:	4b24      	ldr	r3, [pc, #144]	@ (8000748 <SystemInit+0x134>)
 80006b6:	4a28      	ldr	r2, [pc, #160]	@ (8000758 <SystemInit+0x144>)
 80006b8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006ba:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemInit+0x134>)
 80006bc:	2200      	movs	r2, #0
 80006be:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c0:	4b21      	ldr	r3, [pc, #132]	@ (8000748 <SystemInit+0x134>)
 80006c2:	4a25      	ldr	r2, [pc, #148]	@ (8000758 <SystemInit+0x144>)
 80006c4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006c6:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <SystemInit+0x134>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000748 <SystemInit+0x134>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000748 <SystemInit+0x134>)
 80006d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000748 <SystemInit+0x134>)
 80006da:	2200      	movs	r2, #0
 80006dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006de:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <SystemInit+0x148>)
 80006e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006e2:	4a1e      	ldr	r2, [pc, #120]	@ (800075c <SystemInit+0x148>)
 80006e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <SystemInit+0x14c>)
 80006ec:	681a      	ldr	r2, [r3, #0]
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <SystemInit+0x150>)
 80006f0:	4013      	ands	r3, r2
 80006f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006f6:	d202      	bcs.n	80006fe <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <SystemInit+0x154>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006fe:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <SystemInit+0x134>)
 8000700:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000704:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d113      	bne.n	8000734 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800070c:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <SystemInit+0x134>)
 800070e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000712:	4a0d      	ldr	r2, [pc, #52]	@ (8000748 <SystemInit+0x134>)
 8000714:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000718:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800071c:	4b13      	ldr	r3, [pc, #76]	@ (800076c <SystemInit+0x158>)
 800071e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000722:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000724:	4b08      	ldr	r3, [pc, #32]	@ (8000748 <SystemInit+0x134>)
 8000726:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800072a:	4a07      	ldr	r2, [pc, #28]	@ (8000748 <SystemInit+0x134>)
 800072c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000730:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000ed00 	.word	0xe000ed00
 8000744:	52002000 	.word	0x52002000
 8000748:	58024400 	.word	0x58024400
 800074c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000750:	02020200 	.word	0x02020200
 8000754:	01ff0000 	.word	0x01ff0000
 8000758:	01010280 	.word	0x01010280
 800075c:	580000c0 	.word	0x580000c0
 8000760:	5c001000 	.word	0x5c001000
 8000764:	ffff0000 	.word	0xffff0000
 8000768:	51008108 	.word	0x51008108
 800076c:	52004000 	.word	0x52004000

08000770 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <ExitRun0Mode+0x2c>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	4a08      	ldr	r2, [pc, #32]	@ (800079c <ExitRun0Mode+0x2c>)
 800077a:	f023 0302 	bic.w	r3, r3, #2
 800077e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000780:	bf00      	nop
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <ExitRun0Mode+0x2c>)
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800078a:	2b00      	cmp	r3, #0
 800078c:	d0f9      	beq.n	8000782 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800078e:	bf00      	nop
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	58024800 	.word	0x58024800

080007a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b092      	sub	sp, #72	@ 0x48
 80007a4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80007a6:	f000 fc67 	bl	8001078 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80007aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007ae:	647b      	str	r3, [r7, #68]	@ 0x44
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007b0:	bf00      	nop
 80007b2:	4b5b      	ldr	r3, [pc, #364]	@ (8000920 <main+0x180>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d004      	beq.n	80007c8 <main+0x28>
 80007be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007c0:	1e5a      	subs	r2, r3, #1
 80007c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	dcf4      	bgt.n	80007b2 <main+0x12>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007c8:	f002 fb84 	bl	8002ed4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007cc:	f000 f8b8 	bl	8000940 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007d0:	4b53      	ldr	r3, [pc, #332]	@ (8000920 <main+0x180>)
 80007d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d6:	4a52      	ldr	r2, [pc, #328]	@ (8000920 <main+0x180>)
 80007d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007e0:	4b4f      	ldr	r3, [pc, #316]	@ (8000920 <main+0x180>)
 80007e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80007ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007ee:	2000      	movs	r0, #0
 80007f0:	f007 f9b2 	bl	8007b58 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007f4:	2100      	movs	r1, #0
 80007f6:	2000      	movs	r0, #0
 80007f8:	f007 f9c8 	bl	8007b8c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80007fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000800:	647b      	str	r3, [r7, #68]	@ 0x44
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000802:	bf00      	nop
 8000804:	4b46      	ldr	r3, [pc, #280]	@ (8000920 <main+0x180>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800080c:	2b00      	cmp	r3, #0
 800080e:	d104      	bne.n	800081a <main+0x7a>
 8000810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000812:	1e5a      	subs	r2, r3, #1
 8000814:	647a      	str	r2, [r7, #68]	@ 0x44
 8000816:	2b00      	cmp	r3, #0
 8000818:	dcf4      	bgt.n	8000804 <main+0x64>
if ( timeout < 0 )
 800081a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800081c:	2b00      	cmp	r3, #0
 800081e:	da01      	bge.n	8000824 <main+0x84>
{
Error_Handler();
 8000820:	f000 fc56 	bl	80010d0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000824:	f000 fb50 	bl	8000ec8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000828:	f000 fb06 	bl	8000e38 <MX_DMA_Init>
  MX_UART4_Init();
 800082c:	f000 fa1e 	bl	8000c6c <MX_UART4_Init>
  MX_USART1_UART_Init();
 8000830:	f000 fab6 	bl	8000da0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000834:	f000 f902 	bl	8000a3c <MX_ADC1_Init>
  MX_SPI1_Init();
 8000838:	f000 f98c 	bl	8000b54 <MX_SPI1_Init>
  MX_TIM7_Init();
 800083c:	f000 f9e0 	bl	8000c00 <MX_TIM7_Init>
  MX_UART5_Init();
 8000840:	f000 fa62 	bl	8000d08 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  
  /* Set PC0, PC1, PC2, PC3 to High (ON) state */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	210f      	movs	r1, #15
 8000848:	4836      	ldr	r0, [pc, #216]	@ (8000924 <main+0x184>)
 800084a:	f007 f951 	bl	8007af0 <HAL_GPIO_WritePin>

  /* Initialize UART1 for test (115200 baud) */
  if (!UART_Init(UART_UMBILICAL, 115200)) {
 800084e:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000852:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000856:	f001 fdb1 	bl	80023bc <UART_Init>
    //Error_Handler();
  }
  
  /* Initialize UART4 for Honeywell i400 IMU - Factory default baud rate is 1Mbps (1,000,000) */
  if (!UART_Init(UART_IMU, 1000000)) {
 800085a:	4933      	ldr	r1, [pc, #204]	@ (8000928 <main+0x188>)
 800085c:	f240 102f 	movw	r0, #303	@ 0x12f
 8000860:	f001 fdac 	bl	80023bc <UART_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	f083 0301 	eor.w	r3, r3, #1
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <main+0xd4>
    Error_Handler();
 8000870:	f000 fc2e 	bl	80010d0 <Error_Handler>
  }

  /* Initialize UART5 for Raspberry Pi (RPI) - 115200 bps */
  if (!UART_Init(UART_RPI, 115200)) {
 8000874:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000878:	f240 102d 	movw	r0, #301	@ 0x12d
 800087c:	f001 fd9e 	bl	80023bc <UART_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	f083 0301 	eor.w	r3, r3, #1
 8000886:	b2db      	uxtb	r3, r3
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <main+0xf0>
    Error_Handler();
 800088c:	f000 fc20 	bl	80010d0 <Error_Handler>
  }

  /* Initialize Pressure Transducer (PT) module */
  PT_Init();
 8000890:	f002 f962 	bl	8002b58 <PT_Init>

  /* Initialize Thermocouple (TC) module */
  TC_Init();
 8000894:	f002 f9e6 	bl	8002c64 <TC_Init>

  /* Start TIM7 for 1ms base */
  if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK) {
 8000898:	4824      	ldr	r0, [pc, #144]	@ (800092c <main+0x18c>)
 800089a:	f00b fcc3 	bl	800c224 <HAL_TIM_Base_Start_IT>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <main+0x108>
    Error_Handler();
 80008a4:	f000 fc14 	bl	80010d0 <Error_Handler>
  while (1)
  {
    /* UART4 IMU Data Decoding - Get decoded IMU data from Honeywell i400 */
    /* CRITICAL: Call UART_GetIMUData as frequently as possible to minimize data_loss_count */
	IMU_Data_t imu_data;
    if (UART_GetIMUData(UART_IMU, &imu_data)) {
 80008a8:	463b      	mov	r3, r7
 80008aa:	4619      	mov	r1, r3
 80008ac:	f240 102f 	movw	r0, #303	@ 0x12f
 80008b0:	f001 feb0 	bl	8002614 <UART_GetIMUData>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d003      	beq.n	80008c2 <main+0x122>
      /* Toggle PA2 to indicate valid IMU data acquisition in main loop */
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 80008ba:	2104      	movs	r1, #4
 80008bc:	481c      	ldr	r0, [pc, #112]	@ (8000930 <main+0x190>)
 80008be:	f007 f930 	bl	8007b22 <HAL_GPIO_TogglePin>
      /* Decoded IMU data is available */
      /* TODO: Add your IMU data processing logic here */
    }

    /* Update Pressure Transducer (PT) sensor data */
    PT_Update();
 80008c2:	f002 f985 	bl	8002bd0 <PT_Update>

    /* Update Thermocouple (TC) sensor data */
    TC_Update();
 80008c6:	f002 fa91 	bl	8002dec <TC_Update>
    
    /* UART5 1Hz Transmission: "CM4 BOARD TEST" via RPI channel */
    static uint32_t last_uart5_tx = 0;
    if (HAL_GetTick() - last_uart5_tx >= 1000) {
 80008ca:	f002 fb89 	bl	8002fe0 <HAL_GetTick>
 80008ce:	4602      	mov	r2, r0
 80008d0:	4b18      	ldr	r3, [pc, #96]	@ (8000934 <main+0x194>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80008da:	d311      	bcc.n	8000900 <main+0x160>
      char *msg = "CM4 BOARD TEST";
 80008dc:	4b16      	ldr	r3, [pc, #88]	@ (8000938 <main+0x198>)
 80008de:	643b      	str	r3, [r7, #64]	@ 0x40
      UART_Transmit(UART_RPI, (uint8_t*)msg, strlen(msg));
 80008e0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80008e2:	f7ff fcf9 	bl	80002d8 <strlen>
 80008e6:	4603      	mov	r3, r0
 80008e8:	b29b      	uxth	r3, r3
 80008ea:	461a      	mov	r2, r3
 80008ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80008ee:	f240 102d 	movw	r0, #301	@ 0x12d
 80008f2:	f001 fe1b 	bl	800252c <UART_Transmit>
      last_uart5_tx = HAL_GetTick();
 80008f6:	f002 fb73 	bl	8002fe0 <HAL_GetTick>
 80008fa:	4603      	mov	r3, r0
 80008fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000934 <main+0x194>)
 80008fe:	6013      	str	r3, [r2, #0]
    }

    /* UART5 Reception via RPI channel */

    uint16_t uart5_rx_len = UART_Receive(UART_RPI, uart5_rx_buf, sizeof(uart5_rx_buf));
 8000900:	2280      	movs	r2, #128	@ 0x80
 8000902:	490e      	ldr	r1, [pc, #56]	@ (800093c <main+0x19c>)
 8000904:	f240 102d 	movw	r0, #301	@ 0x12d
 8000908:	f001 feec 	bl	80026e4 <UART_Receive>
 800090c:	4603      	mov	r3, r0
 800090e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    if (uart5_rx_len > 0) {
 8000910:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000912:	2b00      	cmp	r3, #0
 8000914:	d0c8      	beq.n	80008a8 <main+0x108>
      /* Process received data here if needed */
    	uart5_rx_buf[0] = uart5_rx_buf[0];
 8000916:	4b09      	ldr	r3, [pc, #36]	@ (800093c <main+0x19c>)
 8000918:	781a      	ldrb	r2, [r3, #0]
 800091a:	4b08      	ldr	r3, [pc, #32]	@ (800093c <main+0x19c>)
 800091c:	701a      	strb	r2, [r3, #0]
  {
 800091e:	e7c3      	b.n	80008a8 <main+0x108>
 8000920:	58024400 	.word	0x58024400
 8000924:	58020800 	.word	0x58020800
 8000928:	000f4240 	.word	0x000f4240
 800092c:	24000190 	.word	0x24000190
 8000930:	58020000 	.word	0x58020000
 8000934:	240006e8 	.word	0x240006e8
 8000938:	0800ed34 	.word	0x0800ed34
 800093c:	24000668 	.word	0x24000668

08000940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b09c      	sub	sp, #112	@ 0x70
 8000944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800094a:	224c      	movs	r2, #76	@ 0x4c
 800094c:	2100      	movs	r1, #0
 800094e:	4618      	mov	r0, r3
 8000950:	f00e f9aa 	bl	800eca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	2220      	movs	r2, #32
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f00e f9a4 	bl	800eca8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000960:	2004      	movs	r0, #4
 8000962:	f007 f927 	bl	8007bb4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000966:	2300      	movs	r3, #0
 8000968:	603b      	str	r3, [r7, #0]
 800096a:	4b32      	ldr	r3, [pc, #200]	@ (8000a34 <SystemClock_Config+0xf4>)
 800096c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800096e:	4a31      	ldr	r2, [pc, #196]	@ (8000a34 <SystemClock_Config+0xf4>)
 8000970:	f023 0301 	bic.w	r3, r3, #1
 8000974:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000976:	4b2f      	ldr	r3, [pc, #188]	@ (8000a34 <SystemClock_Config+0xf4>)
 8000978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800097a:	f003 0301 	and.w	r3, r3, #1
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	4b2d      	ldr	r3, [pc, #180]	@ (8000a38 <SystemClock_Config+0xf8>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000988:	4a2b      	ldr	r2, [pc, #172]	@ (8000a38 <SystemClock_Config+0xf8>)
 800098a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800098e:	6193      	str	r3, [r2, #24]
 8000990:	4b29      	ldr	r3, [pc, #164]	@ (8000a38 <SystemClock_Config+0xf8>)
 8000992:	699b      	ldr	r3, [r3, #24]
 8000994:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000998:	603b      	str	r3, [r7, #0]
 800099a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800099c:	bf00      	nop
 800099e:	4b26      	ldr	r3, [pc, #152]	@ (8000a38 <SystemClock_Config+0xf8>)
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009aa:	d1f8      	bne.n	800099e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009ac:	2302      	movs	r3, #2
 80009ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 80009b0:	2309      	movs	r3, #9
 80009b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009b4:	2340      	movs	r3, #64	@ 0x40
 80009b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009b8:	2302      	movs	r3, #2
 80009ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009bc:	2300      	movs	r3, #0
 80009be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 32;
 80009c0:	2320      	movs	r3, #32
 80009c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 150;
 80009c4:	2396      	movs	r3, #150	@ 0x96
 80009c6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009c8:	2302      	movs	r3, #2
 80009ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80009cc:	2302      	movs	r3, #2
 80009ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009d0:	2302      	movs	r3, #2
 80009d2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80009d8:	2302      	movs	r3, #2
 80009da:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009e4:	4618      	mov	r0, r3
 80009e6:	f007 f93f 	bl	8007c68 <HAL_RCC_OscConfig>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80009f0:	f000 fb6e 	bl	80010d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f4:	233f      	movs	r3, #63	@ 0x3f
 80009f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009f8:	2300      	movs	r3, #0
 80009fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009fc:	2300      	movs	r3, #0
 80009fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a08:	2340      	movs	r3, #64	@ 0x40
 8000a0a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a10:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a16:	1d3b      	adds	r3, r7, #4
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f007 fd7e 	bl	800851c <HAL_RCC_ClockConfig>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000a26:	f000 fb53 	bl	80010d0 <Error_Handler>
  }
}
 8000a2a:	bf00      	nop
 8000a2c:	3770      	adds	r7, #112	@ 0x70
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	58000400 	.word	0x58000400
 8000a38:	58024800 	.word	0x58024800

08000a3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08a      	sub	sp, #40	@ 0x28
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a42:	f107 031c 	add.w	r3, r7, #28
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a4e:	463b      	mov	r3, r7
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
 8000a5c:	615a      	str	r2, [r3, #20]
 8000a5e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a60:	4b38      	ldr	r3, [pc, #224]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a62:	4a39      	ldr	r2, [pc, #228]	@ (8000b48 <MX_ADC1_Init+0x10c>)
 8000a64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000a66:	4b37      	ldr	r3, [pc, #220]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a68:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000a6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000a6e:	4b35      	ldr	r3, [pc, #212]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000a74:	4b33      	ldr	r3, [pc, #204]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a76:	2201      	movs	r2, #1
 8000a78:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a7a:	4b32      	ldr	r3, [pc, #200]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a7c:	2204      	movs	r2, #4
 8000a7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a80:	4b30      	ldr	r3, [pc, #192]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a86:	4b2f      	ldr	r3, [pc, #188]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a88:	2201      	movs	r2, #1
 8000a8a:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 8000a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a8e:	2202      	movs	r2, #2
 8000a90:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a92:	4b2c      	ldr	r3, [pc, #176]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a98:	4b2a      	ldr	r3, [pc, #168]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a9e:	4b29      	ldr	r3, [pc, #164]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000aa4:	4b27      	ldr	r3, [pc, #156]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000aa6:	2203      	movs	r2, #3
 8000aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000aaa:	4b26      	ldr	r3, [pc, #152]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000ab0:	4b24      	ldr	r3, [pc, #144]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000ab6:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000abe:	4b21      	ldr	r3, [pc, #132]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ac4:	481f      	ldr	r0, [pc, #124]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000ac6:	f002 fcf9 	bl	80034bc <HAL_ADC_Init>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000ad0:	f000 fafe 	bl	80010d0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ad8:	f107 031c 	add.w	r3, r7, #28
 8000adc:	4619      	mov	r1, r3
 8000ade:	4819      	ldr	r0, [pc, #100]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000ae0:	f003 fda8 	bl	8004634 <HAL_ADCEx_MultiModeConfigChannel>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000aea:	f000 faf1 	bl	80010d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000aee:	4b17      	ldr	r3, [pc, #92]	@ (8000b4c <MX_ADC1_Init+0x110>)
 8000af0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000af2:	2306      	movs	r3, #6
 8000af4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000af6:	2307      	movs	r3, #7
 8000af8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000afa:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000afe:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b00:	2304      	movs	r3, #4
 8000b02:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b0c:	463b      	mov	r3, r7
 8000b0e:	4619      	mov	r1, r3
 8000b10:	480c      	ldr	r0, [pc, #48]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000b12:	f002 ff57 	bl	80039c4 <HAL_ADC_ConfigChannel>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000b1c:	f000 fad8 	bl	80010d0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000b20:	4b0b      	ldr	r3, [pc, #44]	@ (8000b50 <MX_ADC1_Init+0x114>)
 8000b22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b24:	230c      	movs	r3, #12
 8000b26:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b28:	463b      	mov	r3, r7
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4805      	ldr	r0, [pc, #20]	@ (8000b44 <MX_ADC1_Init+0x108>)
 8000b2e:	f002 ff49 	bl	80039c4 <HAL_ADC_ConfigChannel>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000b38:	f000 faca 	bl	80010d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b3c:	bf00      	nop
 8000b3e:	3728      	adds	r7, #40	@ 0x28
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	2400002c 	.word	0x2400002c
 8000b48:	40022000 	.word	0x40022000
 8000b4c:	0c900008 	.word	0x0c900008
 8000b50:	1d500080 	.word	0x1d500080

08000b54 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b5a:	4a28      	ldr	r2, [pc, #160]	@ (8000bfc <MX_SPI1_Init+0xa8>)
 8000b5c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b60:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000b64:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b66:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b6c:	4b22      	ldr	r3, [pc, #136]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b6e:	2207      	movs	r2, #7
 8000b70:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b72:	4b21      	ldr	r3, [pc, #132]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b78:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b80:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000b84:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000b86:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b88:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b8c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b94:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000ba0:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000ba8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bac:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000bb4:	4b10      	ldr	r3, [pc, #64]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bba:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000bd2:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000bd8:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000bde:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000be4:	4804      	ldr	r0, [pc, #16]	@ (8000bf8 <MX_SPI1_Init+0xa4>)
 8000be6:	f00a fd23 	bl	800b630 <HAL_SPI_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000bf0:	f000 fa6e 	bl	80010d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	24000108 	.word	0x24000108
 8000bfc:	40013000 	.word	0x40013000

08000c00 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
 8000c0c:	605a      	str	r2, [r3, #4]
 8000c0e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000c10:	4b14      	ldr	r3, [pc, #80]	@ (8000c64 <MX_TIM7_Init+0x64>)
 8000c12:	4a15      	ldr	r2, [pc, #84]	@ (8000c68 <MX_TIM7_Init+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 31;
 8000c16:	4b13      	ldr	r3, [pc, #76]	@ (8000c64 <MX_TIM7_Init+0x64>)
 8000c18:	221f      	movs	r2, #31
 8000c1a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c1c:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <MX_TIM7_Init+0x64>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8000c22:	4b10      	ldr	r3, [pc, #64]	@ (8000c64 <MX_TIM7_Init+0x64>)
 8000c24:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c28:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c64 <MX_TIM7_Init+0x64>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000c30:	480c      	ldr	r0, [pc, #48]	@ (8000c64 <MX_TIM7_Init+0x64>)
 8000c32:	f00b faa0 	bl	800c176 <HAL_TIM_Base_Init>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000c3c:	f000 fa48 	bl	80010d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c40:	2300      	movs	r3, #0
 8000c42:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4805      	ldr	r0, [pc, #20]	@ (8000c64 <MX_TIM7_Init+0x64>)
 8000c4e:	f00b fd31 	bl	800c6b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000c58:	f000 fa3a 	bl	80010d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000c5c:	bf00      	nop
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	24000190 	.word	0x24000190
 8000c68:	40001400 	.word	0x40001400

08000c6c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000c70:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000c72:	4a23      	ldr	r2, [pc, #140]	@ (8000d00 <MX_UART4_Init+0x94>)
 8000c74:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 1000000;
 8000c76:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000c78:	4a22      	ldr	r2, [pc, #136]	@ (8000d04 <MX_UART4_Init+0x98>)
 8000c7a:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000c82:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000c88:	4b1c      	ldr	r3, [pc, #112]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000c90:	220c      	movs	r2, #12
 8000c92:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c94:	4b19      	ldr	r3, [pc, #100]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c9a:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ca0:	4b16      	ldr	r3, [pc, #88]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ca6:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cac:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000cb2:	4812      	ldr	r0, [pc, #72]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000cb4:	f00b fdaa 	bl	800c80c <HAL_UART_Init>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_UART4_Init+0x56>
  {
    Error_Handler();
 8000cbe:	f000 fa07 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	480d      	ldr	r0, [pc, #52]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000cc6:	f00d ff25 	bl	800eb14 <HAL_UARTEx_SetTxFifoThreshold>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_UART4_Init+0x68>
  {
    Error_Handler();
 8000cd0:	f000 f9fe 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4809      	ldr	r0, [pc, #36]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000cd8:	f00d ff5a 	bl	800eb90 <HAL_UARTEx_SetRxFifoThreshold>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_UART4_Init+0x7a>
  {
    Error_Handler();
 8000ce2:	f000 f9f5 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 8000ce6:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <MX_UART4_Init+0x90>)
 8000ce8:	f00d fea0 	bl	800ea2c <HAL_UARTEx_EnableFifoMode>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_UART4_Init+0x8a>
  {
    Error_Handler();
 8000cf2:	f000 f9ed 	bl	80010d0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	240001dc 	.word	0x240001dc
 8000d00:	40004c00 	.word	0x40004c00
 8000d04:	000f4240 	.word	0x000f4240

08000d08 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000d0c:	4b22      	ldr	r3, [pc, #136]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d0e:	4a23      	ldr	r2, [pc, #140]	@ (8000d9c <MX_UART5_Init+0x94>)
 8000d10:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000d12:	4b21      	ldr	r3, [pc, #132]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d14:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d18:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000d20:	4b1d      	ldr	r3, [pc, #116]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000d26:	4b1c      	ldr	r3, [pc, #112]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d2e:	220c      	movs	r2, #12
 8000d30:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d32:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d38:	4b17      	ldr	r3, [pc, #92]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d3e:	4b16      	ldr	r3, [pc, #88]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d44:	4b14      	ldr	r3, [pc, #80]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d4a:	4b13      	ldr	r3, [pc, #76]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000d50:	4811      	ldr	r0, [pc, #68]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d52:	f00b fd5b 	bl	800c80c <HAL_UART_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000d5c:	f000 f9b8 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d60:	2100      	movs	r1, #0
 8000d62:	480d      	ldr	r0, [pc, #52]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d64:	f00d fed6 	bl	800eb14 <HAL_UARTEx_SetTxFifoThreshold>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000d6e:	f000 f9af 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d72:	2100      	movs	r1, #0
 8000d74:	4808      	ldr	r0, [pc, #32]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d76:	f00d ff0b 	bl	800eb90 <HAL_UARTEx_SetRxFifoThreshold>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000d80:	f000 f9a6 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000d84:	4804      	ldr	r0, [pc, #16]	@ (8000d98 <MX_UART5_Init+0x90>)
 8000d86:	f00d fe8c 	bl	800eaa2 <HAL_UARTEx_DisableFifoMode>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000d90:	f000 f99e 	bl	80010d0 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	24000270 	.word	0x24000270
 8000d9c:	40005000 	.word	0x40005000

08000da0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000da4:	4b22      	ldr	r3, [pc, #136]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000da6:	4a23      	ldr	r2, [pc, #140]	@ (8000e34 <MX_USART1_UART_Init+0x94>)
 8000da8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000daa:	4b21      	ldr	r3, [pc, #132]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000db0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000db2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000db8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dc6:	220c      	movs	r2, #12
 8000dc8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dca:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dd0:	4b17      	ldr	r3, [pc, #92]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dd6:	4b16      	ldr	r3, [pc, #88]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ddc:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000de2:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000de8:	4811      	ldr	r0, [pc, #68]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dea:	f00b fd0f 	bl	800c80c <HAL_UART_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000df4:	f000 f96c 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000df8:	2100      	movs	r1, #0
 8000dfa:	480d      	ldr	r0, [pc, #52]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000dfc:	f00d fe8a 	bl	800eb14 <HAL_UARTEx_SetTxFifoThreshold>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e06:	f000 f963 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	4808      	ldr	r0, [pc, #32]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000e0e:	f00d febf 	bl	800eb90 <HAL_UARTEx_SetRxFifoThreshold>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e18:	f000 f95a 	bl	80010d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e1c:	4804      	ldr	r0, [pc, #16]	@ (8000e30 <MX_USART1_UART_Init+0x90>)
 8000e1e:	f00d fe40 	bl	800eaa2 <HAL_UARTEx_DisableFifoMode>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e28:	f000 f952 	bl	80010d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	24000304 	.word	0x24000304
 8000e34:	40011000 	.word	0x40011000

08000e38 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e3e:	4b21      	ldr	r3, [pc, #132]	@ (8000ec4 <MX_DMA_Init+0x8c>)
 8000e40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e44:	4a1f      	ldr	r2, [pc, #124]	@ (8000ec4 <MX_DMA_Init+0x8c>)
 8000e46:	f043 0301 	orr.w	r3, r3, #1
 8000e4a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec4 <MX_DMA_Init+0x8c>)
 8000e50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2100      	movs	r1, #0
 8000e60:	200b      	movs	r0, #11
 8000e62:	f003 fda0 	bl	80049a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e66:	200b      	movs	r0, #11
 8000e68:	f003 fdb7 	bl	80049da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2100      	movs	r1, #0
 8000e70:	200c      	movs	r0, #12
 8000e72:	f003 fd98 	bl	80049a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000e76:	200c      	movs	r0, #12
 8000e78:	f003 fdaf 	bl	80049da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2100      	movs	r1, #0
 8000e80:	200d      	movs	r0, #13
 8000e82:	f003 fd90 	bl	80049a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000e86:	200d      	movs	r0, #13
 8000e88:	f003 fda7 	bl	80049da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	2100      	movs	r1, #0
 8000e90:	200e      	movs	r0, #14
 8000e92:	f003 fd88 	bl	80049a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e96:	200e      	movs	r0, #14
 8000e98:	f003 fd9f 	bl	80049da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	200f      	movs	r0, #15
 8000ea2:	f003 fd80 	bl	80049a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000ea6:	200f      	movs	r0, #15
 8000ea8:	f003 fd97 	bl	80049da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000eac:	2200      	movs	r2, #0
 8000eae:	2100      	movs	r1, #0
 8000eb0:	2010      	movs	r0, #16
 8000eb2:	f003 fd78 	bl	80049a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000eb6:	2010      	movs	r0, #16
 8000eb8:	f003 fd8f 	bl	80049da <HAL_NVIC_EnableIRQ>

}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	58024400 	.word	0x58024400

08000ec8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	@ 0x28
 8000ecc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ece:	f107 0314 	add.w	r3, r7, #20
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]
 8000eda:	60da      	str	r2, [r3, #12]
 8000edc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ede:	4b56      	ldr	r3, [pc, #344]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee4:	4a54      	ldr	r2, [pc, #336]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000ee6:	f043 0304 	orr.w	r3, r3, #4
 8000eea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eee:	4b52      	ldr	r3, [pc, #328]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef4:	f003 0304 	and.w	r3, r3, #4
 8000ef8:	613b      	str	r3, [r7, #16]
 8000efa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efc:	4b4e      	ldr	r3, [pc, #312]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f02:	4a4d      	ldr	r2, [pc, #308]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0c:	4b4a      	ldr	r3, [pc, #296]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1a:	4b47      	ldr	r3, [pc, #284]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f20:	4a45      	ldr	r2, [pc, #276]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f22:	f043 0302 	orr.w	r3, r3, #2
 8000f26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f2a:	4b43      	ldr	r3, [pc, #268]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f38:	4b3f      	ldr	r3, [pc, #252]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3e:	4a3e      	ldr	r2, [pc, #248]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f40:	f043 0308 	orr.w	r3, r3, #8
 8000f44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f48:	4b3b      	ldr	r3, [pc, #236]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4e:	f003 0308 	and.w	r3, r3, #8
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f56:	4b38      	ldr	r3, [pc, #224]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5c:	4a36      	ldr	r2, [pc, #216]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f66:	4b34      	ldr	r3, [pc, #208]	@ (8001038 <MX_GPIO_Init+0x170>)
 8000f68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f70:	603b      	str	r3, [r7, #0]
 8000f72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	210f      	movs	r1, #15
 8000f78:	4830      	ldr	r0, [pc, #192]	@ (800103c <MX_GPIO_Init+0x174>)
 8000f7a:	f006 fdb9 	bl	8007af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2104      	movs	r1, #4
 8000f82:	482f      	ldr	r0, [pc, #188]	@ (8001040 <MX_GPIO_Init+0x178>)
 8000f84:	f006 fdb4 	bl	8007af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2108      	movs	r1, #8
 8000f8c:	482c      	ldr	r0, [pc, #176]	@ (8001040 <MX_GPIO_Init+0x178>)
 8000f8e:	f006 fdaf 	bl	8007af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	210f      	movs	r1, #15
 8000f96:	482b      	ldr	r0, [pc, #172]	@ (8001044 <MX_GPIO_Init+0x17c>)
 8000f98:	f006 fdaa 	bl	8007af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8000fa2:	4829      	ldr	r0, [pc, #164]	@ (8001048 <MX_GPIO_Init+0x180>)
 8000fa4:	f006 fda4 	bl	8007af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000fa8:	230f      	movs	r3, #15
 8000faa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fac:	2301      	movs	r3, #1
 8000fae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	481f      	ldr	r0, [pc, #124]	@ (800103c <MX_GPIO_Init+0x174>)
 8000fc0:	f006 fbe6 	bl	8007790 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000fc4:	230c      	movs	r3, #12
 8000fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4819      	ldr	r0, [pc, #100]	@ (8001040 <MX_GPIO_Init+0x178>)
 8000fdc:	f006 fbd8 	bl	8007790 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fec:	2300      	movs	r3, #0
 8000fee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ff0:	f107 0314 	add.w	r3, r7, #20
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4813      	ldr	r0, [pc, #76]	@ (8001044 <MX_GPIO_Init+0x17c>)
 8000ff8:	f006 fbca 	bl	8007790 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG10 PG11 PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000ffc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001000:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001002:	2301      	movs	r3, #1
 8001004:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100a:	2300      	movs	r3, #0
 800100c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	480c      	ldr	r0, [pc, #48]	@ (8001048 <MX_GPIO_Init+0x180>)
 8001016:	f006 fbbb 	bl	8007790 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 800101a:	2100      	movs	r1, #0
 800101c:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8001020:	f001 fff6 	bl	8003010 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8001024:	2100      	movs	r1, #0
 8001026:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800102a:	f001 fff1 	bl	8003010 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800102e:	bf00      	nop
 8001030:	3728      	adds	r7, #40	@ 0x28
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	58024400 	.word	0x58024400
 800103c:	58020800 	.word	0x58020800
 8001040:	58020000 	.word	0x58020000
 8001044:	58020c00 	.word	0x58020c00
 8001048:	58021800 	.word	0x58021800

0800104c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM7)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d103      	bne.n	8001066 <HAL_TIM_PeriodElapsedCallback+0x1a>
  {
    /* 1ms event */
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3);
 800105e:	2108      	movs	r1, #8
 8001060:	4804      	ldr	r0, [pc, #16]	@ (8001074 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001062:	f006 fd5e 	bl	8007b22 <HAL_GPIO_TogglePin>
  }
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40001400 	.word	0x40001400
 8001074:	58020000 	.word	0x58020000

08001078 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800107e:	463b      	mov	r3, r7
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800108a:	f003 fcc1 	bl	8004a10 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800108e:	2301      	movs	r3, #1
 8001090:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001092:	2300      	movs	r3, #0
 8001094:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001096:	2300      	movs	r3, #0
 8001098:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800109a:	231f      	movs	r3, #31
 800109c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800109e:	2387      	movs	r3, #135	@ 0x87
 80010a0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80010a6:	2300      	movs	r3, #0
 80010a8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80010aa:	2301      	movs	r3, #1
 80010ac:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80010ae:	2301      	movs	r3, #1
 80010b0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80010ba:	463b      	mov	r3, r7
 80010bc:	4618      	mov	r0, r3
 80010be:	f003 fcdf 	bl	8004a80 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80010c2:	2004      	movs	r0, #4
 80010c4:	f003 fcbc 	bl	8004a40 <HAL_MPU_Enable>

}
 80010c8:	bf00      	nop
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010d4:	b672      	cpsid	i
}
 80010d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <Error_Handler+0x8>

080010dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e2:	4b0a      	ldr	r3, [pc, #40]	@ (800110c <HAL_MspInit+0x30>)
 80010e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010e8:	4a08      	ldr	r2, [pc, #32]	@ (800110c <HAL_MspInit+0x30>)
 80010ea:	f043 0302 	orr.w	r3, r3, #2
 80010ee:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010f2:	4b06      	ldr	r3, [pc, #24]	@ (800110c <HAL_MspInit+0x30>)
 80010f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010f8:	f003 0302 	and.w	r3, r3, #2
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	58024400 	.word	0x58024400

08001110 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b0ba      	sub	sp, #232	@ 0xe8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001128:	f107 0310 	add.w	r3, r7, #16
 800112c:	22c0      	movs	r2, #192	@ 0xc0
 800112e:	2100      	movs	r1, #0
 8001130:	4618      	mov	r0, r3
 8001132:	f00d fdb9 	bl	800eca8 <memset>
  if(hadc->Instance==ADC1)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a43      	ldr	r2, [pc, #268]	@ (8001248 <HAL_ADC_MspInit+0x138>)
 800113c:	4293      	cmp	r3, r2
 800113e:	d17f      	bne.n	8001240 <HAL_ADC_MspInit+0x130>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001140:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 800114c:	2320      	movs	r3, #32
 800114e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 150;
 8001150:	2396      	movs	r3, #150	@ 0x96
 8001152:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001154:	2302      	movs	r3, #2
 8001156:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001158:	2302      	movs	r3, #2
 800115a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800115c:	2302      	movs	r3, #2
 800115e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8001160:	2300      	movs	r3, #0
 8001162:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001164:	2320      	movs	r3, #32
 8001166:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001172:	f107 0310 	add.w	r3, r7, #16
 8001176:	4618      	mov	r0, r3
 8001178:	f007 fd5c 	bl	8008c34 <HAL_RCCEx_PeriphCLKConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8001182:	f7ff ffa5 	bl	80010d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001186:	4b31      	ldr	r3, [pc, #196]	@ (800124c <HAL_ADC_MspInit+0x13c>)
 8001188:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800118c:	4a2f      	ldr	r2, [pc, #188]	@ (800124c <HAL_ADC_MspInit+0x13c>)
 800118e:	f043 0320 	orr.w	r3, r3, #32
 8001192:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001196:	4b2d      	ldr	r3, [pc, #180]	@ (800124c <HAL_ADC_MspInit+0x13c>)
 8001198:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800119c:	f003 0320 	and.w	r3, r3, #32
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b29      	ldr	r3, [pc, #164]	@ (800124c <HAL_ADC_MspInit+0x13c>)
 80011a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011aa:	4a28      	ldr	r2, [pc, #160]	@ (800124c <HAL_ADC_MspInit+0x13c>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011b4:	4b25      	ldr	r3, [pc, #148]	@ (800124c <HAL_ADC_MspInit+0x13c>)
 80011b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INP7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011c2:	23c0      	movs	r3, #192	@ 0xc0
 80011c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c8:	2303      	movs	r3, #3
 80011ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011d8:	4619      	mov	r1, r3
 80011da:	481d      	ldr	r0, [pc, #116]	@ (8001250 <HAL_ADC_MspInit+0x140>)
 80011dc:	f006 fad8 	bl	8007790 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream3;
 80011e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 80011e2:	4a1d      	ldr	r2, [pc, #116]	@ (8001258 <HAL_ADC_MspInit+0x148>)
 80011e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 80011e8:	2209      	movs	r2, #9
 80011ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ec:	4b19      	ldr	r3, [pc, #100]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011f2:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011f8:	4b16      	ldr	r3, [pc, #88]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 80011fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001200:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 8001202:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001206:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001208:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 800120a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800120e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001210:	4b10      	ldr	r3, [pc, #64]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 8001212:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001216:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001218:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 800121a:	2200      	movs	r2, #0
 800121c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800121e:	4b0d      	ldr	r3, [pc, #52]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 8001220:	2200      	movs	r2, #0
 8001222:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001224:	480b      	ldr	r0, [pc, #44]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 8001226:	f003 fc6b 	bl	8004b00 <HAL_DMA_Init>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <HAL_ADC_MspInit+0x124>
    {
      Error_Handler();
 8001230:	f7ff ff4e 	bl	80010d0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4a07      	ldr	r2, [pc, #28]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 8001238:	64da      	str	r2, [r3, #76]	@ 0x4c
 800123a:	4a06      	ldr	r2, [pc, #24]	@ (8001254 <HAL_ADC_MspInit+0x144>)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001240:	bf00      	nop
 8001242:	37e8      	adds	r7, #232	@ 0xe8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40022000 	.word	0x40022000
 800124c:	58024400 	.word	0x58024400
 8001250:	58020000 	.word	0x58020000
 8001254:	24000090 	.word	0x24000090
 8001258:	40020058 	.word	0x40020058

0800125c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b0bc      	sub	sp, #240	@ 0xf0
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001264:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001268:	2200      	movs	r2, #0
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	605a      	str	r2, [r3, #4]
 800126e:	609a      	str	r2, [r3, #8]
 8001270:	60da      	str	r2, [r3, #12]
 8001272:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001274:	f107 0318 	add.w	r3, r7, #24
 8001278:	22c0      	movs	r2, #192	@ 0xc0
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f00d fd13 	bl	800eca8 <memset>
  if(hspi->Instance==SPI1)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a4b      	ldr	r2, [pc, #300]	@ (80013b4 <HAL_SPI_MspInit+0x158>)
 8001288:	4293      	cmp	r3, r2
 800128a:	f040 808e 	bne.w	80013aa <HAL_SPI_MspInit+0x14e>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800128e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001292:	f04f 0300 	mov.w	r3, #0
 8001296:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800129a:	2300      	movs	r3, #0
 800129c:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800129e:	f107 0318 	add.w	r3, r7, #24
 80012a2:	4618      	mov	r0, r3
 80012a4:	f007 fcc6 	bl	8008c34 <HAL_RCCEx_PeriphCLKConfig>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80012ae:	f7ff ff0f 	bl	80010d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012b2:	4b41      	ldr	r3, [pc, #260]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 80012b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012b8:	4a3f      	ldr	r2, [pc, #252]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 80012ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80012c2:	4b3d      	ldr	r3, [pc, #244]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 80012c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012cc:	617b      	str	r3, [r7, #20]
 80012ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d0:	4b39      	ldr	r3, [pc, #228]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 80012d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d6:	4a38      	ldr	r2, [pc, #224]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e0:	4b35      	ldr	r3, [pc, #212]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 80012e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e6:	f003 0301 	and.w	r3, r3, #1
 80012ea:	613b      	str	r3, [r7, #16]
 80012ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012ee:	4b32      	ldr	r3, [pc, #200]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 80012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012f4:	4a30      	ldr	r2, [pc, #192]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 80012f6:	f043 0308 	orr.w	r3, r3, #8
 80012fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012fe:	4b2e      	ldr	r3, [pc, #184]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 8001300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001304:	f003 0308 	and.w	r3, r3, #8
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800130c:	4b2a      	ldr	r3, [pc, #168]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 800130e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001312:	4a29      	ldr	r2, [pc, #164]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 8001314:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001318:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800131c:	4b26      	ldr	r3, [pc, #152]	@ (80013b8 <HAL_SPI_MspInit+0x15c>)
 800131e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800132a:	2320      	movs	r3, #32
 800132c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001330:	2302      	movs	r3, #2
 8001332:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133c:	2300      	movs	r3, #0
 800133e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001342:	2305      	movs	r3, #5
 8001344:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001348:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800134c:	4619      	mov	r1, r3
 800134e:	481b      	ldr	r0, [pc, #108]	@ (80013bc <HAL_SPI_MspInit+0x160>)
 8001350:	f006 fa1e 	bl	8007790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001354:	2380      	movs	r3, #128	@ 0x80
 8001356:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135a:	2302      	movs	r3, #2
 800135c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001366:	2300      	movs	r3, #0
 8001368:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800136c:	2305      	movs	r3, #5
 800136e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001372:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001376:	4619      	mov	r1, r3
 8001378:	4811      	ldr	r0, [pc, #68]	@ (80013c0 <HAL_SPI_MspInit+0x164>)
 800137a:	f006 fa09 	bl	8007790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800137e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001382:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001386:	2302      	movs	r3, #2
 8001388:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2300      	movs	r3, #0
 8001394:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001398:	2305      	movs	r3, #5
 800139a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800139e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80013a2:	4619      	mov	r1, r3
 80013a4:	4807      	ldr	r0, [pc, #28]	@ (80013c4 <HAL_SPI_MspInit+0x168>)
 80013a6:	f006 f9f3 	bl	8007790 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80013aa:	bf00      	nop
 80013ac:	37f0      	adds	r7, #240	@ 0xf0
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40013000 	.word	0x40013000
 80013b8:	58024400 	.word	0x58024400
 80013bc:	58020000 	.word	0x58020000
 80013c0:	58020c00 	.word	0x58020c00
 80013c4:	58021800 	.word	0x58021800

080013c8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001410 <HAL_TIM_Base_MspInit+0x48>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d116      	bne.n	8001408 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80013da:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <HAL_TIM_Base_MspInit+0x4c>)
 80013dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001414 <HAL_TIM_Base_MspInit+0x4c>)
 80013e2:	f043 0320 	orr.w	r3, r3, #32
 80013e6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001414 <HAL_TIM_Base_MspInit+0x4c>)
 80013ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013f0:	f003 0320 	and.w	r3, r3, #32
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80013f8:	2200      	movs	r2, #0
 80013fa:	2100      	movs	r1, #0
 80013fc:	2037      	movs	r0, #55	@ 0x37
 80013fe:	f003 fad2 	bl	80049a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001402:	2037      	movs	r0, #55	@ 0x37
 8001404:	f003 fae9 	bl	80049da <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001408:	bf00      	nop
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40001400 	.word	0x40001400
 8001414:	58024400 	.word	0x58024400

08001418 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b0be      	sub	sp, #248	@ 0xf8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001420:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001430:	f107 0320 	add.w	r3, r7, #32
 8001434:	22c0      	movs	r2, #192	@ 0xc0
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f00d fc35 	bl	800eca8 <memset>
  if(huart->Instance==UART4)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4aa5      	ldr	r2, [pc, #660]	@ (80016d8 <HAL_UART_MspInit+0x2c0>)
 8001444:	4293      	cmp	r3, r2
 8001446:	f040 8094 	bne.w	8001572 <HAL_UART_MspInit+0x15a>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800144a:	f04f 0202 	mov.w	r2, #2
 800144e:	f04f 0300 	mov.w	r3, #0
 8001452:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001456:	2300      	movs	r3, #0
 8001458:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4618      	mov	r0, r3
 8001462:	f007 fbe7 	bl	8008c34 <HAL_RCCEx_PeriphCLKConfig>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 800146c:	f7ff fe30 	bl	80010d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001470:	4b9a      	ldr	r3, [pc, #616]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 8001472:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001476:	4a99      	ldr	r2, [pc, #612]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 8001478:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800147c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001480:	4b96      	ldr	r3, [pc, #600]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 8001482:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001486:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800148a:	61fb      	str	r3, [r7, #28]
 800148c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	4b93      	ldr	r3, [pc, #588]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 8001490:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001494:	4a91      	ldr	r2, [pc, #580]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800149e:	4b8f      	ldr	r3, [pc, #572]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 80014a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	61bb      	str	r3, [r7, #24]
 80014aa:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014ac:	2301      	movs	r3, #1
 80014ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b2:	2302      	movs	r3, #2
 80014b4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014be:	2303      	movs	r3, #3
 80014c0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014c4:	2308      	movs	r3, #8
 80014c6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ca:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80014ce:	4619      	mov	r1, r3
 80014d0:	4883      	ldr	r0, [pc, #524]	@ (80016e0 <HAL_UART_MspInit+0x2c8>)
 80014d2:	f006 f95d 	bl	8007790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014d6:	2302      	movs	r3, #2
 80014d8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014dc:	2302      	movs	r3, #2
 80014de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e8:	2303      	movs	r3, #3
 80014ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014ee:	2308      	movs	r3, #8
 80014f0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80014f8:	4619      	mov	r1, r3
 80014fa:	4879      	ldr	r0, [pc, #484]	@ (80016e0 <HAL_UART_MspInit+0x2c8>)
 80014fc:	f006 f948 	bl	8007790 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001500:	4b78      	ldr	r3, [pc, #480]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 8001502:	4a79      	ldr	r2, [pc, #484]	@ (80016e8 <HAL_UART_MspInit+0x2d0>)
 8001504:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8001506:	4b77      	ldr	r3, [pc, #476]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 8001508:	223f      	movs	r2, #63	@ 0x3f
 800150a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800150c:	4b75      	ldr	r3, [pc, #468]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 800150e:	2200      	movs	r2, #0
 8001510:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001512:	4b74      	ldr	r3, [pc, #464]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 8001514:	2200      	movs	r2, #0
 8001516:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001518:	4b72      	ldr	r3, [pc, #456]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 800151a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800151e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001520:	4b70      	ldr	r3, [pc, #448]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 8001522:	2200      	movs	r2, #0
 8001524:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001526:	4b6f      	ldr	r3, [pc, #444]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800152c:	4b6d      	ldr	r3, [pc, #436]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 800152e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001532:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001534:	4b6b      	ldr	r3, [pc, #428]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 8001536:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800153a:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800153c:	4b69      	ldr	r3, [pc, #420]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 800153e:	2200      	movs	r2, #0
 8001540:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001542:	4868      	ldr	r0, [pc, #416]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 8001544:	f003 fadc 	bl	8004b00 <HAL_DMA_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800154e:	f7ff fdbf 	bl	80010d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a63      	ldr	r2, [pc, #396]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 8001556:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800155a:	4a62      	ldr	r2, [pc, #392]	@ (80016e4 <HAL_UART_MspInit+0x2cc>)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001560:	2200      	movs	r2, #0
 8001562:	2100      	movs	r1, #0
 8001564:	2034      	movs	r0, #52	@ 0x34
 8001566:	f003 fa1e 	bl	80049a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800156a:	2034      	movs	r0, #52	@ 0x34
 800156c:	f003 fa35 	bl	80049da <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8001570:	e178      	b.n	8001864 <HAL_UART_MspInit+0x44c>
  else if(huart->Instance==UART5)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a5d      	ldr	r2, [pc, #372]	@ (80016ec <HAL_UART_MspInit+0x2d4>)
 8001578:	4293      	cmp	r3, r2
 800157a:	f040 80c3 	bne.w	8001704 <HAL_UART_MspInit+0x2ec>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800157e:	f04f 0202 	mov.w	r2, #2
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800158a:	2300      	movs	r3, #0
 800158c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001590:	f107 0320 	add.w	r3, r7, #32
 8001594:	4618      	mov	r0, r3
 8001596:	f007 fb4d 	bl	8008c34 <HAL_RCCEx_PeriphCLKConfig>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80015a0:	f7ff fd96 	bl	80010d0 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80015a4:	4b4d      	ldr	r3, [pc, #308]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 80015a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015aa:	4a4c      	ldr	r2, [pc, #304]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 80015ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80015b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80015b4:	4b49      	ldr	r3, [pc, #292]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 80015b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c2:	4b46      	ldr	r3, [pc, #280]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 80015c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c8:	4a44      	ldr	r2, [pc, #272]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 80015ca:	f043 0302 	orr.w	r3, r3, #2
 80015ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d2:	4b42      	ldr	r3, [pc, #264]	@ (80016dc <HAL_UART_MspInit+0x2c4>)
 80015d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d8:	f003 0302 	and.w	r3, r3, #2
 80015dc:	613b      	str	r3, [r7, #16]
 80015de:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80015e0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80015e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e8:	2302      	movs	r3, #2
 80015ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 80015fa:	230e      	movs	r3, #14
 80015fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001600:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001604:	4619      	mov	r1, r3
 8001606:	483a      	ldr	r0, [pc, #232]	@ (80016f0 <HAL_UART_MspInit+0x2d8>)
 8001608:	f006 f8c2 	bl	8007790 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream4;
 800160c:	4b39      	ldr	r3, [pc, #228]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 800160e:	4a3a      	ldr	r2, [pc, #232]	@ (80016f8 <HAL_UART_MspInit+0x2e0>)
 8001610:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 8001612:	4b38      	ldr	r3, [pc, #224]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 8001614:	2241      	movs	r2, #65	@ 0x41
 8001616:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001618:	4b36      	ldr	r3, [pc, #216]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800161e:	4b35      	ldr	r3, [pc, #212]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 8001620:	2200      	movs	r2, #0
 8001622:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001624:	4b33      	ldr	r3, [pc, #204]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 8001626:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800162a:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800162c:	4b31      	ldr	r3, [pc, #196]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 800162e:	2200      	movs	r2, #0
 8001630:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001632:	4b30      	ldr	r3, [pc, #192]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 8001634:	2200      	movs	r2, #0
 8001636:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8001638:	4b2e      	ldr	r3, [pc, #184]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 800163a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800163e:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001640:	4b2c      	ldr	r3, [pc, #176]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 8001642:	2200      	movs	r2, #0
 8001644:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001646:	4b2b      	ldr	r3, [pc, #172]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 8001648:	2200      	movs	r2, #0
 800164a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800164c:	4829      	ldr	r0, [pc, #164]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 800164e:	f003 fa57 	bl	8004b00 <HAL_DMA_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <HAL_UART_MspInit+0x244>
      Error_Handler();
 8001658:	f7ff fd3a 	bl	80010d0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4a25      	ldr	r2, [pc, #148]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 8001660:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001664:	4a23      	ldr	r2, [pc, #140]	@ (80016f4 <HAL_UART_MspInit+0x2dc>)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart5_tx.Instance = DMA1_Stream5;
 800166a:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 800166c:	4a24      	ldr	r2, [pc, #144]	@ (8001700 <HAL_UART_MspInit+0x2e8>)
 800166e:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_UART5_TX;
 8001670:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 8001672:	2242      	movs	r2, #66	@ 0x42
 8001674:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001676:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 8001678:	2240      	movs	r2, #64	@ 0x40
 800167a:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001682:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 8001684:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001688:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800168a:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 800168c:	2200      	movs	r2, #0
 800168e:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001690:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 8001692:	2200      	movs	r2, #0
 8001694:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_CIRCULAR;
 8001696:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 8001698:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800169c:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 800169e:	4b17      	ldr	r3, [pc, #92]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016a4:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80016aa:	4814      	ldr	r0, [pc, #80]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 80016ac:	f003 fa28 	bl	8004b00 <HAL_DMA_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <HAL_UART_MspInit+0x2a2>
      Error_Handler();
 80016b6:	f7ff fd0b 	bl	80010d0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4a0f      	ldr	r2, [pc, #60]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 80016be:	67da      	str	r2, [r3, #124]	@ 0x7c
 80016c0:	4a0e      	ldr	r2, [pc, #56]	@ (80016fc <HAL_UART_MspInit+0x2e4>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2035      	movs	r0, #53	@ 0x35
 80016cc:	f003 f96b 	bl	80049a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80016d0:	2035      	movs	r0, #53	@ 0x35
 80016d2:	f003 f982 	bl	80049da <HAL_NVIC_EnableIRQ>
}
 80016d6:	e0c5      	b.n	8001864 <HAL_UART_MspInit+0x44c>
 80016d8:	40004c00 	.word	0x40004c00
 80016dc:	58024400 	.word	0x58024400
 80016e0:	58020000 	.word	0x58020000
 80016e4:	24000398 	.word	0x24000398
 80016e8:	40020040 	.word	0x40020040
 80016ec:	40005000 	.word	0x40005000
 80016f0:	58020400 	.word	0x58020400
 80016f4:	24000410 	.word	0x24000410
 80016f8:	40020070 	.word	0x40020070
 80016fc:	24000488 	.word	0x24000488
 8001700:	40020088 	.word	0x40020088
  else if(huart->Instance==USART1)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a58      	ldr	r2, [pc, #352]	@ (800186c <HAL_UART_MspInit+0x454>)
 800170a:	4293      	cmp	r3, r2
 800170c:	f040 80aa 	bne.w	8001864 <HAL_UART_MspInit+0x44c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001710:	f04f 0201 	mov.w	r2, #1
 8001714:	f04f 0300 	mov.w	r3, #0
 8001718:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 800171c:	2300      	movs	r3, #0
 800171e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001722:	f107 0320 	add.w	r3, r7, #32
 8001726:	4618      	mov	r0, r3
 8001728:	f007 fa84 	bl	8008c34 <HAL_RCCEx_PeriphCLKConfig>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_UART_MspInit+0x31e>
      Error_Handler();
 8001732:	f7ff fccd 	bl	80010d0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001736:	4b4e      	ldr	r3, [pc, #312]	@ (8001870 <HAL_UART_MspInit+0x458>)
 8001738:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800173c:	4a4c      	ldr	r2, [pc, #304]	@ (8001870 <HAL_UART_MspInit+0x458>)
 800173e:	f043 0310 	orr.w	r3, r3, #16
 8001742:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001746:	4b4a      	ldr	r3, [pc, #296]	@ (8001870 <HAL_UART_MspInit+0x458>)
 8001748:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800174c:	f003 0310 	and.w	r3, r3, #16
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001754:	4b46      	ldr	r3, [pc, #280]	@ (8001870 <HAL_UART_MspInit+0x458>)
 8001756:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800175a:	4a45      	ldr	r2, [pc, #276]	@ (8001870 <HAL_UART_MspInit+0x458>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001764:	4b42      	ldr	r3, [pc, #264]	@ (8001870 <HAL_UART_MspInit+0x458>)
 8001766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8001772:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001776:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001786:	2300      	movs	r3, #0
 8001788:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800178c:	2307      	movs	r3, #7
 800178e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001792:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001796:	4619      	mov	r1, r3
 8001798:	4836      	ldr	r0, [pc, #216]	@ (8001874 <HAL_UART_MspInit+0x45c>)
 800179a:	f005 fff9 	bl	8007790 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 800179e:	4b36      	ldr	r3, [pc, #216]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017a0:	4a36      	ldr	r2, [pc, #216]	@ (800187c <HAL_UART_MspInit+0x464>)
 80017a2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80017a4:	4b34      	ldr	r3, [pc, #208]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017a6:	2229      	movs	r2, #41	@ 0x29
 80017a8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017aa:	4b33      	ldr	r3, [pc, #204]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b0:	4b31      	ldr	r3, [pc, #196]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017b6:	4b30      	ldr	r3, [pc, #192]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017bc:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017be:	4b2e      	ldr	r3, [pc, #184]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80017ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017d0:	4b29      	ldr	r3, [pc, #164]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017d6:	4b28      	ldr	r3, [pc, #160]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017d8:	2200      	movs	r2, #0
 80017da:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80017dc:	4826      	ldr	r0, [pc, #152]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017de:	f003 f98f 	bl	8004b00 <HAL_DMA_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <HAL_UART_MspInit+0x3d4>
      Error_Handler();
 80017e8:	f7ff fc72 	bl	80010d0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a22      	ldr	r2, [pc, #136]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80017f4:	4a20      	ldr	r2, [pc, #128]	@ (8001878 <HAL_UART_MspInit+0x460>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream1;
 80017fa:	4b21      	ldr	r3, [pc, #132]	@ (8001880 <HAL_UART_MspInit+0x468>)
 80017fc:	4a21      	ldr	r2, [pc, #132]	@ (8001884 <HAL_UART_MspInit+0x46c>)
 80017fe:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001800:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <HAL_UART_MspInit+0x468>)
 8001802:	222a      	movs	r2, #42	@ 0x2a
 8001804:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001806:	4b1e      	ldr	r3, [pc, #120]	@ (8001880 <HAL_UART_MspInit+0x468>)
 8001808:	2240      	movs	r2, #64	@ 0x40
 800180a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800180c:	4b1c      	ldr	r3, [pc, #112]	@ (8001880 <HAL_UART_MspInit+0x468>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001812:	4b1b      	ldr	r3, [pc, #108]	@ (8001880 <HAL_UART_MspInit+0x468>)
 8001814:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001818:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800181a:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_UART_MspInit+0x468>)
 800181c:	2200      	movs	r2, #0
 800181e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001820:	4b17      	ldr	r3, [pc, #92]	@ (8001880 <HAL_UART_MspInit+0x468>)
 8001822:	2200      	movs	r2, #0
 8001824:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001826:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <HAL_UART_MspInit+0x468>)
 8001828:	2200      	movs	r2, #0
 800182a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800182c:	4b14      	ldr	r3, [pc, #80]	@ (8001880 <HAL_UART_MspInit+0x468>)
 800182e:	2200      	movs	r2, #0
 8001830:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001832:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <HAL_UART_MspInit+0x468>)
 8001834:	2200      	movs	r2, #0
 8001836:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001838:	4811      	ldr	r0, [pc, #68]	@ (8001880 <HAL_UART_MspInit+0x468>)
 800183a:	f003 f961 	bl	8004b00 <HAL_DMA_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <HAL_UART_MspInit+0x430>
      Error_Handler();
 8001844:	f7ff fc44 	bl	80010d0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a0d      	ldr	r2, [pc, #52]	@ (8001880 <HAL_UART_MspInit+0x468>)
 800184c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800184e:	4a0c      	ldr	r2, [pc, #48]	@ (8001880 <HAL_UART_MspInit+0x468>)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001854:	2200      	movs	r2, #0
 8001856:	2100      	movs	r1, #0
 8001858:	2025      	movs	r0, #37	@ 0x25
 800185a:	f003 f8a4 	bl	80049a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800185e:	2025      	movs	r0, #37	@ 0x25
 8001860:	f003 f8bb 	bl	80049da <HAL_NVIC_EnableIRQ>
}
 8001864:	bf00      	nop
 8001866:	37f8      	adds	r7, #248	@ 0xf8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40011000 	.word	0x40011000
 8001870:	58024400 	.word	0x58024400
 8001874:	58020000 	.word	0x58020000
 8001878:	24000500 	.word	0x24000500
 800187c:	40020010 	.word	0x40020010
 8001880:	24000578 	.word	0x24000578
 8001884:	40020028 	.word	0x40020028

08001888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800188c:	bf00      	nop
 800188e:	e7fd      	b.n	800188c <NMI_Handler+0x4>

08001890 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <HardFault_Handler+0x4>

08001898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <MemManage_Handler+0x4>

080018a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018a4:	bf00      	nop
 80018a6:	e7fd      	b.n	80018a4 <BusFault_Handler+0x4>

080018a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ac:	bf00      	nop
 80018ae:	e7fd      	b.n	80018ac <UsageFault_Handler+0x4>

080018b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d0:	bf00      	nop
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr

080018da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018de:	f001 fb6b 	bl	8002fb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80018ec:	4802      	ldr	r0, [pc, #8]	@ (80018f8 <DMA1_Stream0_IRQHandler+0x10>)
 80018ee:	f004 fc31 	bl	8006154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	24000500 	.word	0x24000500

080018fc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001900:	4802      	ldr	r0, [pc, #8]	@ (800190c <DMA1_Stream1_IRQHandler+0x10>)
 8001902:	f004 fc27 	bl	8006154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	24000578 	.word	0x24000578

08001910 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001914:	4802      	ldr	r0, [pc, #8]	@ (8001920 <DMA1_Stream2_IRQHandler+0x10>)
 8001916:	f004 fc1d 	bl	8006154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	24000398 	.word	0x24000398

08001924 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001928:	4802      	ldr	r0, [pc, #8]	@ (8001934 <DMA1_Stream3_IRQHandler+0x10>)
 800192a:	f004 fc13 	bl	8006154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	24000090 	.word	0x24000090

08001938 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800193c:	4802      	ldr	r0, [pc, #8]	@ (8001948 <DMA1_Stream4_IRQHandler+0x10>)
 800193e:	f004 fc09 	bl	8006154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	24000410 	.word	0x24000410

0800194c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8001950:	4802      	ldr	r0, [pc, #8]	@ (800195c <DMA1_Stream5_IRQHandler+0x10>)
 8001952:	f004 fbff 	bl	8006154 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	24000488 	.word	0x24000488

08001960 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001964:	4802      	ldr	r0, [pc, #8]	@ (8001970 <USART1_IRQHandler+0x10>)
 8001966:	f00b f917 	bl	800cb98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	24000304 	.word	0x24000304

08001974 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
  /* Check for IDLE line interrupt (for DMA + IDLE mode) */
  if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE) != RESET) {
 800197a:	4b4e      	ldr	r3, [pc, #312]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	69db      	ldr	r3, [r3, #28]
 8001980:	f003 0310 	and.w	r3, r3, #16
 8001984:	2b10      	cmp	r3, #16
 8001986:	f040 808d 	bne.w	8001aa4 <UART4_IRQHandler+0x130>
    /* Clear IDLE flag - MUST be cleared */
    __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 800198a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2210      	movs	r2, #16
 8001990:	621a      	str	r2, [r3, #32]
    /* HAL_UART_Receive_DMA doesn't automatically trigger RxEventCallback */
    extern void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size);
    
    /* Calculate received size from DMA counter */
    /* RX_DMA_BUFFER_SIZE is defined in UARTComm.h (4096 bytes) */
    uint16_t received_size = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart4.hdmarx);
 8001992:	4b48      	ldr	r3, [pc, #288]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a47      	ldr	r2, [pc, #284]	@ (8001ab8 <UART4_IRQHandler+0x144>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d068      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 80019a0:	4b44      	ldr	r3, [pc, #272]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 80019a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a44      	ldr	r2, [pc, #272]	@ (8001abc <UART4_IRQHandler+0x148>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d061      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 80019ae:	4b41      	ldr	r3, [pc, #260]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 80019b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a42      	ldr	r2, [pc, #264]	@ (8001ac0 <UART4_IRQHandler+0x14c>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d05a      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 80019bc:	4b3d      	ldr	r3, [pc, #244]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 80019be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a3f      	ldr	r2, [pc, #252]	@ (8001ac4 <UART4_IRQHandler+0x150>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d053      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 80019ca:	4b3a      	ldr	r3, [pc, #232]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 80019cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a3d      	ldr	r2, [pc, #244]	@ (8001ac8 <UART4_IRQHandler+0x154>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d04c      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 80019d8:	4b36      	ldr	r3, [pc, #216]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 80019da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a3a      	ldr	r2, [pc, #232]	@ (8001acc <UART4_IRQHandler+0x158>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d045      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 80019e6:	4b33      	ldr	r3, [pc, #204]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 80019e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a38      	ldr	r2, [pc, #224]	@ (8001ad0 <UART4_IRQHandler+0x15c>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d03e      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 80019f4:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 80019f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a35      	ldr	r2, [pc, #212]	@ (8001ad4 <UART4_IRQHandler+0x160>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d037      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 8001a02:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a33      	ldr	r2, [pc, #204]	@ (8001ad8 <UART4_IRQHandler+0x164>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d030      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 8001a10:	4b28      	ldr	r3, [pc, #160]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a30      	ldr	r2, [pc, #192]	@ (8001adc <UART4_IRQHandler+0x168>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d029      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 8001a1e:	4b25      	ldr	r3, [pc, #148]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a2e      	ldr	r2, [pc, #184]	@ (8001ae0 <UART4_IRQHandler+0x16c>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d022      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 8001a2c:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a2b      	ldr	r2, [pc, #172]	@ (8001ae4 <UART4_IRQHandler+0x170>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d01b      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a29      	ldr	r2, [pc, #164]	@ (8001ae8 <UART4_IRQHandler+0x174>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d014      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 8001a48:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a26      	ldr	r2, [pc, #152]	@ (8001aec <UART4_IRQHandler+0x178>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d00d      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 8001a56:	4b17      	ldr	r3, [pc, #92]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a24      	ldr	r2, [pc, #144]	@ (8001af0 <UART4_IRQHandler+0x17c>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d006      	beq.n	8001a72 <UART4_IRQHandler+0xfe>
 8001a64:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a21      	ldr	r2, [pc, #132]	@ (8001af4 <UART4_IRQHandler+0x180>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d109      	bne.n	8001a86 <UART4_IRQHandler+0x112>
 8001a72:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	e008      	b.n	8001a98 <UART4_IRQHandler+0x124>
 8001a86:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001a88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	80fb      	strh	r3, [r7, #6]
    HAL_UARTEx_RxEventCallback(&huart4, received_size);
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4805      	ldr	r0, [pc, #20]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001aa0:	f000 ff5c 	bl	800295c <HAL_UARTEx_RxEventCallback>
  }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001aa4:	4803      	ldr	r0, [pc, #12]	@ (8001ab4 <UART4_IRQHandler+0x140>)
 8001aa6:	f00b f877 	bl	800cb98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	240001dc 	.word	0x240001dc
 8001ab8:	40020010 	.word	0x40020010
 8001abc:	40020028 	.word	0x40020028
 8001ac0:	40020040 	.word	0x40020040
 8001ac4:	40020058 	.word	0x40020058
 8001ac8:	40020070 	.word	0x40020070
 8001acc:	40020088 	.word	0x40020088
 8001ad0:	400200a0 	.word	0x400200a0
 8001ad4:	400200b8 	.word	0x400200b8
 8001ad8:	40020410 	.word	0x40020410
 8001adc:	40020428 	.word	0x40020428
 8001ae0:	40020440 	.word	0x40020440
 8001ae4:	40020458 	.word	0x40020458
 8001ae8:	40020470 	.word	0x40020470
 8001aec:	40020488 	.word	0x40020488
 8001af0:	400204a0 	.word	0x400204a0
 8001af4:	400204b8 	.word	0x400204b8

08001af8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001afc:	4802      	ldr	r0, [pc, #8]	@ (8001b08 <UART5_IRQHandler+0x10>)
 8001afe:	f00b f84b 	bl	800cb98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	24000270 	.word	0x24000270

08001b0c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001b10:	4802      	ldr	r0, [pc, #8]	@ (8001b1c <TIM7_IRQHandler+0x10>)
 8001b12:	f00a fbff 	bl	800c314 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	24000190 	.word	0x24000190

08001b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b20:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001b5c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001b24:	f7fe fe24 	bl	8000770 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b28:	f7fe fd74 	bl	8000614 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b2c:	480c      	ldr	r0, [pc, #48]	@ (8001b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b2e:	490d      	ldr	r1, [pc, #52]	@ (8001b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b30:	4a0d      	ldr	r2, [pc, #52]	@ (8001b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b34:	e002      	b.n	8001b3c <LoopCopyDataInit>

08001b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b3a:	3304      	adds	r3, #4

08001b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b40:	d3f9      	bcc.n	8001b36 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b42:	4a0a      	ldr	r2, [pc, #40]	@ (8001b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b44:	4c0a      	ldr	r4, [pc, #40]	@ (8001b70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b48:	e001      	b.n	8001b4e <LoopFillZerobss>

08001b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b4c:	3204      	adds	r2, #4

08001b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b50:	d3fb      	bcc.n	8001b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b52:	f00d f8b1 	bl	800ecb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b56:	f7fe fe23 	bl	80007a0 <main>
  bx  lr
 8001b5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b5c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001b60:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001b64:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001b68:	0800edac 	.word	0x0800edac
  ldr r2, =_sbss
 8001b6c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001b70:	240083f8 	.word	0x240083f8

08001b74 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b74:	e7fe      	b.n	8001b74 <ADC3_IRQHandler>
	...

08001b78 <GetChannelIndex>:
static bool ParseI400Packet(uint16_t channel_idx, uint8_t *packet_data);
static void ProcessDmaBuffer(uint16_t channel_idx);

/* Helper Functions */
static uint16_t GetChannelIndex(uint16_t Channel)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	80fb      	strh	r3, [r7, #6]
    switch (Channel) {
 8001b82:	88fb      	ldrh	r3, [r7, #6]
 8001b84:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001b88:	2b05      	cmp	r3, #5
 8001b8a:	d819      	bhi.n	8001bc0 <GetChannelIndex+0x48>
 8001b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b94 <GetChannelIndex+0x1c>)
 8001b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b92:	bf00      	nop
 8001b94:	08001bad 	.word	0x08001bad
 8001b98:	08001bb1 	.word	0x08001bb1
 8001b9c:	08001bbd 	.word	0x08001bbd
 8001ba0:	08001bb5 	.word	0x08001bb5
 8001ba4:	08001bc1 	.word	0x08001bc1
 8001ba8:	08001bb9 	.word	0x08001bb9
        case UART_UMBILICAL: return UART_CH_UMBILICAL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	e008      	b.n	8001bc2 <GetChannelIndex+0x4a>
        case UART_RPI: return UART_CH_CERTUS;  /* Map RPI to UART5 index */
 8001bb0:	2304      	movs	r3, #4
 8001bb2:	e006      	b.n	8001bc2 <GetChannelIndex+0x4a>
        case UART_IMU: return UART_CH_IMU;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e004      	b.n	8001bc2 <GetChannelIndex+0x4a>
        case UART_CERTUS: return UART_CH_CERTUS;
 8001bb8:	2304      	movs	r3, #4
 8001bba:	e002      	b.n	8001bc2 <GetChannelIndex+0x4a>
        case UART_GPS: return UART_CH_GPS;
 8001bbc:	2305      	movs	r3, #5
 8001bbe:	e000      	b.n	8001bc2 <GetChannelIndex+0x4a>
        default: return UART_CHANNEL_MAX;
 8001bc0:	2307      	movs	r3, #7
    }
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop

08001bd0 <InitChannelMapping>:

static void InitChannelMapping(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
    /* UART1 (UMBILICAL) */
    uart_instances[0].huart = &huart1;
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c44 <InitChannelMapping+0x74>)
 8001bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8001c48 <InitChannelMapping+0x78>)
 8001bd8:	601a      	str	r2, [r3, #0]
    uart_instances[0].hdma_rx = &hdma_usart1_rx;
 8001bda:	4b1a      	ldr	r3, [pc, #104]	@ (8001c44 <InitChannelMapping+0x74>)
 8001bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8001c4c <InitChannelMapping+0x7c>)
 8001bde:	605a      	str	r2, [r3, #4]
    uart_instances[0].hdma_tx = &hdma_usart1_tx;
 8001be0:	4b18      	ldr	r3, [pc, #96]	@ (8001c44 <InitChannelMapping+0x74>)
 8001be2:	4a1b      	ldr	r2, [pc, #108]	@ (8001c50 <InitChannelMapping+0x80>)
 8001be4:	609a      	str	r2, [r3, #8]
    
    /* UART4 (IMU) */
    uart_instances[3].huart = &huart4;
 8001be6:	4b17      	ldr	r3, [pc, #92]	@ (8001c44 <InitChannelMapping+0x74>)
 8001be8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001bec:	461a      	mov	r2, r3
 8001bee:	4b19      	ldr	r3, [pc, #100]	@ (8001c54 <InitChannelMapping+0x84>)
 8001bf0:	f8c2 3558 	str.w	r3, [r2, #1368]	@ 0x558
    uart_instances[3].hdma_rx = &hdma_uart4_rx;
 8001bf4:	4b13      	ldr	r3, [pc, #76]	@ (8001c44 <InitChannelMapping+0x74>)
 8001bf6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4b16      	ldr	r3, [pc, #88]	@ (8001c58 <InitChannelMapping+0x88>)
 8001bfe:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
    uart_instances[3].hdma_tx = &hdma_uart4_tx;
 8001c02:	4b10      	ldr	r3, [pc, #64]	@ (8001c44 <InitChannelMapping+0x74>)
 8001c04:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <InitChannelMapping+0x8c>)
 8001c0c:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560

    /* UART5 (RPI/CERTUS) */
    uart_instances[4].huart = &huart5;
 8001c10:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <InitChannelMapping+0x74>)
 8001c12:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001c16:	461a      	mov	r2, r3
 8001c18:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <InitChannelMapping+0x90>)
 8001c1a:	f8c2 3720 	str.w	r3, [r2, #1824]	@ 0x720
    uart_instances[4].hdma_rx = &hdma_uart5_rx;
 8001c1e:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <InitChannelMapping+0x74>)
 8001c20:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <InitChannelMapping+0x94>)
 8001c28:	f8c2 3724 	str.w	r3, [r2, #1828]	@ 0x724
    uart_instances[4].hdma_tx = &hdma_uart5_tx;
 8001c2c:	4b05      	ldr	r3, [pc, #20]	@ (8001c44 <InitChannelMapping+0x74>)
 8001c2e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <InitChannelMapping+0x98>)
 8001c36:	f8c2 3728 	str.w	r3, [r2, #1832]	@ 0x728
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	240006ec 	.word	0x240006ec
 8001c48:	24000304 	.word	0x24000304
 8001c4c:	24000500 	.word	0x24000500
 8001c50:	24000578 	.word	0x24000578
 8001c54:	240001dc 	.word	0x240001dc
 8001c58:	24000398 	.word	0x24000398
 8001c5c:	240005f0 	.word	0x240005f0
 8001c60:	24000270 	.word	0x24000270
 8001c64:	24000410 	.word	0x24000410
 8001c68:	24000488 	.word	0x24000488

08001c6c <Verify_i400_Checksum>:
 * @param pPacket: Pointer to packet buffer (must be at least 44 bytes)
 * @param length: Packet length (should be IMU_PACKET_SIZE = 44)
 * @return 1 if checksum valid, 0 if invalid
 */
static uint8_t Verify_i400_Checksum(uint8_t *pPacket, uint16_t length)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	807b      	strh	r3, [r7, #2]
    if (pPacket == NULL || length < IMU_PACKET_SIZE) {
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <Verify_i400_Checksum+0x18>
 8001c7e:	887b      	ldrh	r3, [r7, #2]
 8001c80:	2b2b      	cmp	r3, #43	@ 0x2b
 8001c82:	d801      	bhi.n	8001c88 <Verify_i400_Checksum+0x1c>
        return 0;  /* Invalid packet */
 8001c84:	2300      	movs	r3, #0
 8001c86:	e032      	b.n	8001cee <Verify_i400_Checksum+0x82>
    }
    
    /* Initialize 16-bit sum to 0 */
    uint16_t sum = 0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	81fb      	strh	r3, [r7, #14]
    
    /* Sum 21 words (42 bytes) using Little Endian word formation */
    for (uint16_t i = 0; i < (IMU_PACKET_SIZE - 2); i += 2) {
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	81bb      	strh	r3, [r7, #12]
 8001c90:	e016      	b.n	8001cc0 <Verify_i400_Checksum+0x54>
        uint16_t word = (uint16_t)pPacket[i] | ((uint16_t)pPacket[i + 1] << 8);
 8001c92:	89bb      	ldrh	r3, [r7, #12]
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b21a      	sxth	r2, r3
 8001c9c:	89bb      	ldrh	r3, [r7, #12]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	440b      	add	r3, r1
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	b21b      	sxth	r3, r3
 8001ca8:	021b      	lsls	r3, r3, #8
 8001caa:	b21b      	sxth	r3, r3
 8001cac:	4313      	orrs	r3, r2
 8001cae:	b21b      	sxth	r3, r3
 8001cb0:	813b      	strh	r3, [r7, #8]
        sum += word;
 8001cb2:	89fa      	ldrh	r2, [r7, #14]
 8001cb4:	893b      	ldrh	r3, [r7, #8]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < (IMU_PACKET_SIZE - 2); i += 2) {
 8001cba:	89bb      	ldrh	r3, [r7, #12]
 8001cbc:	3302      	adds	r3, #2
 8001cbe:	81bb      	strh	r3, [r7, #12]
 8001cc0:	89bb      	ldrh	r3, [r7, #12]
 8001cc2:	2b29      	cmp	r3, #41	@ 0x29
 8001cc4:	d9e5      	bls.n	8001c92 <Verify_i400_Checksum+0x26>
    }
    
    /* Read received checksum from bytes 42 (LSB) and 43 (MSB) - Little Endian */
    uint16_t received_checksum = (uint16_t)pPacket[IMU_PACKET_SIZE - 2] | 
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	332a      	adds	r3, #42	@ 0x2a
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	b21a      	sxth	r2, r3
                                 ((uint16_t)pPacket[IMU_PACKET_SIZE - 1] << 8);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	332b      	adds	r3, #43	@ 0x2b
 8001cd2:	781b      	ldrb	r3, [r3, #0]
    uint16_t received_checksum = (uint16_t)pPacket[IMU_PACKET_SIZE - 2] | 
 8001cd4:	b21b      	sxth	r3, r3
 8001cd6:	021b      	lsls	r3, r3, #8
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	b21b      	sxth	r3, r3
 8001cde:	817b      	strh	r3, [r7, #10]
    
    /* Compare calculated sum with received checksum */
    return (sum == received_checksum) ? 1 : 0;
 8001ce0:	89fa      	ldrh	r2, [r7, #14]
 8001ce2:	897b      	ldrh	r3, [r7, #10]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	bf0c      	ite	eq
 8001ce8:	2301      	moveq	r3, #1
 8001cea:	2300      	movne	r3, #0
 8001cec:	b2db      	uxtb	r3, r3
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
	...

08001cfc <ParseI400Packet>:

/* Parse i400 Navigation packet (0xA2) - wrapper for IMU_ParsePacket */
static bool ParseI400Packet(uint16_t channel_idx, uint8_t *packet_data)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08a      	sub	sp, #40	@ 0x28
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	6039      	str	r1, [r7, #0]
 8001d06:	80fb      	strh	r3, [r7, #6]
    if (channel_idx != 3) return false;  /* Only process for UART_IMU (UART4) */
 8001d08:	88fb      	ldrh	r3, [r7, #6]
 8001d0a:	2b03      	cmp	r3, #3
 8001d0c:	d001      	beq.n	8001d12 <ParseI400Packet+0x16>
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e14a      	b.n	8001fa8 <ParseI400Packet+0x2ac>
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001d18:	fb02 f303 	mul.w	r3, r2, r3
 8001d1c:	4aa4      	ldr	r2, [pc, #656]	@ (8001fb0 <ParseI400Packet+0x2b4>)
 8001d1e:	4413      	add	r3, r2
 8001d20:	623b      	str	r3, [r7, #32]
    
    /* Verify sync byte and message ID first */
    if (packet_data[0] != IMU_SYNC_BYTE || packet_data[1] != IMU_MSG_ID_NAV) {
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	2b0e      	cmp	r3, #14
 8001d28:	d104      	bne.n	8001d34 <ParseI400Packet+0x38>
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2ba2      	cmp	r3, #162	@ 0xa2
 8001d32:	d001      	beq.n	8001d38 <ParseI400Packet+0x3c>
        return false;
 8001d34:	2300      	movs	r3, #0
 8001d36:	e137      	b.n	8001fa8 <ParseI400Packet+0x2ac>
    }
    
    /* Store packet for debugging before verification */
    memcpy((void*)inst->last_packet_bytes, packet_data, IMU_PACKET_SIZE);
 8001d38:	6a3a      	ldr	r2, [r7, #32]
 8001d3a:	f241 1330 	movw	r3, #4400	@ 0x1130
 8001d3e:	4413      	add	r3, r2
 8001d40:	222c      	movs	r2, #44	@ 0x2c
 8001d42:	6839      	ldr	r1, [r7, #0]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f00c ffdb 	bl	800ed00 <memcpy>
    
    /* Calculate checksum for debugging (16-bit Unsigned Summation) */
    uint16_t calculated_sum = 0;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (uint16_t i = 0; i < IMU_PACKET_SIZE - 2; i++) {
 8001d4e:	2300      	movs	r3, #0
 8001d50:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001d52:	e00a      	b.n	8001d6a <ParseI400Packet+0x6e>
        calculated_sum += (uint16_t)packet_data[i];
 8001d54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	4413      	add	r3, r2
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d60:	4413      	add	r3, r2
 8001d62:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (uint16_t i = 0; i < IMU_PACKET_SIZE - 2; i++) {
 8001d64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d66:	3301      	adds	r3, #1
 8001d68:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001d6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001d6c:	2b29      	cmp	r3, #41	@ 0x29
 8001d6e:	d9f1      	bls.n	8001d54 <ParseI400Packet+0x58>
    }
    /* Read received checksum (Little Endian: LSB at index 42, MSB at index 43) */
    uint16_t received_checksum = (uint16_t)packet_data[IMU_PACKET_SIZE - 2] | 
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	332a      	adds	r3, #42	@ 0x2a
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	b21a      	sxth	r2, r3
                                  ((uint16_t)packet_data[IMU_PACKET_SIZE - 1] << 8);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	332b      	adds	r3, #43	@ 0x2b
 8001d7c:	781b      	ldrb	r3, [r3, #0]
    uint16_t received_checksum = (uint16_t)packet_data[IMU_PACKET_SIZE - 2] | 
 8001d7e:	b21b      	sxth	r3, r3
 8001d80:	021b      	lsls	r3, r3, #8
 8001d82:	b21b      	sxth	r3, r3
 8001d84:	4313      	orrs	r3, r2
 8001d86:	b21b      	sxth	r3, r3
 8001d88:	83fb      	strh	r3, [r7, #30]
    inst->last_calculated_checksum = calculated_sum;
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d90:	461a      	mov	r2, r3
 8001d92:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d94:	f8a2 312c 	strh.w	r3, [r2, #300]	@ 0x12c
    inst->last_received_checksum = received_checksum;
 8001d98:	6a3b      	ldr	r3, [r7, #32]
 8001d9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d9e:	461a      	mov	r2, r3
 8001da0:	8bfb      	ldrh	r3, [r7, #30]
 8001da2:	f8a2 312e 	strh.w	r3, [r2, #302]	@ 0x12e
    
    /* Verify checksum using i400 IMU protocol (16-bit Unsigned Summation) */
    if (Verify_i400_Checksum(packet_data, IMU_PACKET_SIZE) == 0) {
 8001da6:	212c      	movs	r1, #44	@ 0x2c
 8001da8:	6838      	ldr	r0, [r7, #0]
 8001daa:	f7ff ff5f 	bl	8001c6c <Verify_i400_Checksum>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d10c      	bne.n	8001dce <ParseI400Packet+0xd2>
        inst->checksum_error_count++;
 8001db4:	6a3b      	ldr	r3, [r7, #32]
 8001db6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dba:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	6a3a      	ldr	r2, [r7, #32]
 8001dc2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dc6:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
        return false;  /* Checksum mismatch */
 8001dca:	2300      	movs	r3, #0
 8001dcc:	e0ec      	b.n	8001fa8 <ParseI400Packet+0x2ac>
    }
    
    /* Parse packet using IMU module */
    imu_raw_packet_t *packet = (imu_raw_packet_t *)packet_data;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	61bb      	str	r3, [r7, #24]
    
    /* Decode Angular Rate (rad/s) - LSB: 2^-11 rad/s */
    const float ANGULAR_RATE_LSB = 1.0f / (1 << 11);  /* 2^-11 */
 8001dd2:	f04f 5368 	mov.w	r3, #973078528	@ 0x3a000000
 8001dd6:	617b      	str	r3, [r7, #20]
    inst->decoded_imu_data.angular_rate_x = (float)packet->angular_rate_x * ANGULAR_RATE_LSB;
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001dde:	b21b      	sxth	r3, r3
 8001de0:	ee07 3a90 	vmov	s15, r3
 8001de4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001de8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001df0:	6a3b      	ldr	r3, [r7, #32]
 8001df2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001df6:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
    inst->decoded_imu_data.angular_rate_y = (float)packet->angular_rate_y * ANGULAR_RATE_LSB;
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e00:	b21b      	sxth	r3, r3
 8001e02:	ee07 3a90 	vmov	s15, r3
 8001e06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e12:	6a3b      	ldr	r3, [r7, #32]
 8001e14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e18:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
    inst->decoded_imu_data.angular_rate_z = (float)packet->angular_rate_z * ANGULAR_RATE_LSB;
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e22:	b21b      	sxth	r3, r3
 8001e24:	ee07 3a90 	vmov	s15, r3
 8001e28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e34:	6a3b      	ldr	r3, [r7, #32]
 8001e36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e3a:	edc3 7a65 	vstr	s15, [r3, #404]	@ 0x194
    
    /* Decode Linear Acceleration (m/s) - LSB: (2^-5) * 0.3048 m/s */
    const float LINEAR_ACCEL_LSB = (1.0f / (1 << 5)) * 0.3048f;  /* (2^-5) * 0.3048 */
 8001e3e:	4b5d      	ldr	r3, [pc, #372]	@ (8001fb4 <ParseI400Packet+0x2b8>)
 8001e40:	613b      	str	r3, [r7, #16]
    inst->decoded_imu_data.linear_accel_x = (float)packet->linear_accel_x * LINEAR_ACCEL_LSB;
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001e48:	b21b      	sxth	r3, r3
 8001e4a:	ee07 3a90 	vmov	s15, r3
 8001e4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e52:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e5a:	6a3b      	ldr	r3, [r7, #32]
 8001e5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e60:	edc3 7a66 	vstr	s15, [r3, #408]	@ 0x198
    inst->decoded_imu_data.linear_accel_y = (float)packet->linear_accel_y * LINEAR_ACCEL_LSB;
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e6a:	b21b      	sxth	r3, r3
 8001e6c:	ee07 3a90 	vmov	s15, r3
 8001e70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e74:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e82:	edc3 7a67 	vstr	s15, [r3, #412]	@ 0x19c
    inst->decoded_imu_data.linear_accel_z = (float)packet->linear_accel_z * LINEAR_ACCEL_LSB;
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001e8c:	b21b      	sxth	r3, r3
 8001e8e:	ee07 3a90 	vmov	s15, r3
 8001e92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e96:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e9e:	6a3b      	ldr	r3, [r7, #32]
 8001ea0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ea4:	edc3 7a68 	vstr	s15, [r3, #416]	@ 0x1a0
    
    /* Status Word */
    inst->decoded_imu_data.status_word = packet->status_word;
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	89db      	ldrh	r3, [r3, #14]
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	6a3b      	ldr	r3, [r7, #32]
 8001eb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001eb4:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
    
    /* Decode Delta Angle (rad) - LSB: 2^-33 rad */
    const float DELTA_ANGLE_LSB = 1.0f / (1ULL << 33);  /* 2^-33 */
 8001eb8:	f04f 533c 	mov.w	r3, #788529152	@ 0x2f000000
 8001ebc:	60fb      	str	r3, [r7, #12]
    inst->decoded_imu_data.delta_angle_x = (float)packet->delta_angle_x * DELTA_ANGLE_LSB;
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	ee07 3a90 	vmov	s15, r3
 8001ec6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001eca:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ece:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed2:	6a3b      	ldr	r3, [r7, #32]
 8001ed4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ed8:	edc3 7a6a 	vstr	s15, [r3, #424]	@ 0x1a8
    inst->decoded_imu_data.delta_angle_y = (float)packet->delta_angle_y * DELTA_ANGLE_LSB;
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	695b      	ldr	r3, [r3, #20]
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ee8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef0:	6a3b      	ldr	r3, [r7, #32]
 8001ef2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ef6:	edc3 7a6b 	vstr	s15, [r3, #428]	@ 0x1ac
    inst->decoded_imu_data.delta_angle_z = (float)packet->delta_angle_z * DELTA_ANGLE_LSB;
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	ee07 3a90 	vmov	s15, r3
 8001f02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f06:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f0e:	6a3b      	ldr	r3, [r7, #32]
 8001f10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f14:	edc3 7a6c 	vstr	s15, [r3, #432]	@ 0x1b0
    
    /* Decode Delta Velocity (m/s) - LSB: (2^-27) * 0.3048 m/s */
    const float DELTA_VELOCITY_LSB = (1.0f / (1ULL << 27)) * 0.3048f;  /* (2^-27) * 0.3048 */
 8001f18:	4b27      	ldr	r3, [pc, #156]	@ (8001fb8 <ParseI400Packet+0x2bc>)
 8001f1a:	60bb      	str	r3, [r7, #8]
    inst->decoded_imu_data.delta_velocity_x = (float)packet->delta_velocity_x * DELTA_VELOCITY_LSB;
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	69db      	ldr	r3, [r3, #28]
 8001f20:	ee07 3a90 	vmov	s15, r3
 8001f24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f28:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f30:	6a3b      	ldr	r3, [r7, #32]
 8001f32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f36:	edc3 7a6d 	vstr	s15, [r3, #436]	@ 0x1b4
    inst->decoded_imu_data.delta_velocity_y = (float)packet->delta_velocity_y * DELTA_VELOCITY_LSB;
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	ee07 3a90 	vmov	s15, r3
 8001f42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f46:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f4e:	6a3b      	ldr	r3, [r7, #32]
 8001f50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f54:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8
    inst->decoded_imu_data.delta_velocity_z = (float)packet->delta_velocity_z * DELTA_VELOCITY_LSB;
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f5c:	ee07 3a90 	vmov	s15, r3
 8001f60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f64:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f6c:	6a3b      	ldr	r3, [r7, #32]
 8001f6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f72:	edc3 7a6f 	vstr	s15, [r3, #444]	@ 0x1bc
    
    /* Timestamp is not provided by packet, leave it to caller to fill if needed */
    inst->decoded_imu_data.timestamp = 0;
 8001f76:	6a3b      	ldr	r3, [r7, #32]
 8001f78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2300      	movs	r3, #0
 8001f80:	f8c2 31c0 	str.w	r3, [r2, #448]	@ 0x1c0
    
    /* Mark data as ready */
    inst->imu_data_ready = true;
 8001f84:	6a3b      	ldr	r3, [r7, #32]
 8001f86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    inst->packet_count++;
 8001f90:	6a3b      	ldr	r3, [r7, #32]
 8001f92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f96:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	6a3a      	ldr	r2, [r7, #32]
 8001f9e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001fa2:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
    
    return true;
 8001fa6:	2301      	movs	r3, #1
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3728      	adds	r7, #40	@ 0x28
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	240006ec 	.word	0x240006ec
 8001fb4:	3c1c0ebf 	.word	0x3c1c0ebf
 8001fb8:	311c0ebf 	.word	0x311c0ebf

08001fbc <ProcessDmaBuffer>:
 * This function processes new data in DMA circular buffer
 * 
 * @param channel_idx: UART channel index
 */
static void ProcessDmaBuffer(uint16_t channel_idx)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b095      	sub	sp, #84	@ 0x54
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	80fb      	strh	r3, [r7, #6]
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001fcc:	fb02 f303 	mul.w	r3, r2, r3
 8001fd0:	4a9c      	ldr	r2, [pc, #624]	@ (8002244 <ProcessDmaBuffer+0x288>)
 8001fd2:	4413      	add	r3, r2
 8001fd4:	643b      	str	r3, [r7, #64]	@ 0x40
    
    if (channel_idx != UART_CH_IMU) return;
 8001fd6:	88fb      	ldrh	r3, [r7, #6]
 8001fd8:	2b03      	cmp	r3, #3
 8001fda:	f040 81e9 	bne.w	80023b0 <ProcessDmaBuffer+0x3f4>

    /* Get current DMA position */
    uint16_t current_pos = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(inst->huart->hdmarx);
 8001fde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a97      	ldr	r2, [pc, #604]	@ (8002248 <ProcessDmaBuffer+0x28c>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d077      	beq.n	80020de <ProcessDmaBuffer+0x122>
 8001fee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a94      	ldr	r2, [pc, #592]	@ (800224c <ProcessDmaBuffer+0x290>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d06f      	beq.n	80020de <ProcessDmaBuffer+0x122>
 8001ffe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a91      	ldr	r2, [pc, #580]	@ (8002250 <ProcessDmaBuffer+0x294>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d067      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800200e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a8e      	ldr	r2, [pc, #568]	@ (8002254 <ProcessDmaBuffer+0x298>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d05f      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800201e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a8b      	ldr	r2, [pc, #556]	@ (8002258 <ProcessDmaBuffer+0x29c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d057      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800202e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a88      	ldr	r2, [pc, #544]	@ (800225c <ProcessDmaBuffer+0x2a0>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d04f      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800203e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a85      	ldr	r2, [pc, #532]	@ (8002260 <ProcessDmaBuffer+0x2a4>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d047      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800204e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a82      	ldr	r2, [pc, #520]	@ (8002264 <ProcessDmaBuffer+0x2a8>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d03f      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800205e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a7f      	ldr	r2, [pc, #508]	@ (8002268 <ProcessDmaBuffer+0x2ac>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d037      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800206e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a7c      	ldr	r2, [pc, #496]	@ (800226c <ProcessDmaBuffer+0x2b0>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d02f      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800207e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a79      	ldr	r2, [pc, #484]	@ (8002270 <ProcessDmaBuffer+0x2b4>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d027      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800208e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a76      	ldr	r2, [pc, #472]	@ (8002274 <ProcessDmaBuffer+0x2b8>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d01f      	beq.n	80020de <ProcessDmaBuffer+0x122>
 800209e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a73      	ldr	r2, [pc, #460]	@ (8002278 <ProcessDmaBuffer+0x2bc>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d017      	beq.n	80020de <ProcessDmaBuffer+0x122>
 80020ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a70      	ldr	r2, [pc, #448]	@ (800227c <ProcessDmaBuffer+0x2c0>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d00f      	beq.n	80020de <ProcessDmaBuffer+0x122>
 80020be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a6d      	ldr	r2, [pc, #436]	@ (8002280 <ProcessDmaBuffer+0x2c4>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d007      	beq.n	80020de <ProcessDmaBuffer+0x122>
 80020ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a6a      	ldr	r2, [pc, #424]	@ (8002284 <ProcessDmaBuffer+0x2c8>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d10a      	bne.n	80020f4 <ProcessDmaBuffer+0x138>
 80020de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	e009      	b.n	8002108 <ProcessDmaBuffer+0x14c>
 80020f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	b29b      	uxth	r3, r3
 8002102:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8002106:	b29b      	uxth	r3, r3
 8002108:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    inst->rx_dma_current_pos = current_pos;
 800210a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800210c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002110:	461a      	mov	r2, r3
 8002112:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002114:	81d3      	strh	r3, [r2, #14]

    /* Calculate available bytes to process */
    uint16_t available;
    if (current_pos >= inst->rx_dma_last_pos) {
 8002116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002118:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800211c:	899b      	ldrh	r3, [r3, #12]
 800211e:	b29b      	uxth	r3, r3
 8002120:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002122:	429a      	cmp	r2, r3
 8002124:	d309      	bcc.n	800213a <ProcessDmaBuffer+0x17e>
        available = current_pos - inst->rx_dma_last_pos;
 8002126:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800212c:	899b      	ldrh	r3, [r3, #12]
 800212e:	b29b      	uxth	r3, r3
 8002130:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002138:	e134      	b.n	80023a4 <ProcessDmaBuffer+0x3e8>
    } else {
        available = (RX_DMA_BUFFER_SIZE - inst->rx_dma_last_pos) + current_pos;
 800213a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800213c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002140:	899b      	ldrh	r3, [r3, #12]
 8002142:	b29b      	uxth	r3, r3
 8002144:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	b29b      	uxth	r3, r3
 800214a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800214e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    }

    /* Process buffer while we have enough data for a packet header at least */
    while (available >= IMU_PACKET_SIZE) {
 8002152:	e127      	b.n	80023a4 <ProcessDmaBuffer+0x3e8>
        uint16_t pos = inst->rx_dma_last_pos;
 8002154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002156:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800215a:	899b      	ldrh	r3, [r3, #12]
 800215c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for Sync Byte (0x0E) */
        if (inst->rx_dma_buffer[pos] == IMU_SYNC_BYTE) {
 800215e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002160:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002162:	4413      	add	r3, r2
 8002164:	7b1b      	ldrb	r3, [r3, #12]
 8002166:	2b0e      	cmp	r3, #14
 8002168:	f040 8109 	bne.w	800237e <ProcessDmaBuffer+0x3c2>
            /* Found 0x0E, now check for 0xA2 Message ID at next position */
            uint16_t next_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 800216c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800216e:	3301      	adds	r3, #1
 8002170:	425a      	negs	r2, r3
 8002172:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002176:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800217a:	bf58      	it	pl
 800217c:	4253      	negpl	r3, r2
 800217e:	877b      	strh	r3, [r7, #58]	@ 0x3a
            
            if (inst->rx_dma_buffer[next_pos] == IMU_MSG_ID_NAV) {
 8002180:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002182:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002184:	4413      	add	r3, r2
 8002186:	7b1b      	ldrb	r3, [r3, #12]
 8002188:	2ba2      	cmp	r3, #162	@ 0xa2
 800218a:	f040 80d9 	bne.w	8002340 <ProcessDmaBuffer+0x384>
                /* We have 0x0E and 0xA2. Extract full 44 bytes (handle wrap-around) */
                uint8_t packet[IMU_PACKET_SIZE];
                for (uint16_t i = 0; i < IMU_PACKET_SIZE; i++) {
 800218e:	2300      	movs	r3, #0
 8002190:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8002194:	e014      	b.n	80021c0 <ProcessDmaBuffer+0x204>
                    packet[i] = inst->rx_dma_buffer[(pos + i) % RX_DMA_BUFFER_SIZE];
 8002196:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8002198:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800219c:	4413      	add	r3, r2
 800219e:	b29b      	uxth	r3, r3
 80021a0:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80021a4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80021a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80021aa:	440a      	add	r2, r1
 80021ac:	7b12      	ldrb	r2, [r2, #12]
 80021ae:	3350      	adds	r3, #80	@ 0x50
 80021b0:	443b      	add	r3, r7
 80021b2:	f803 2c48 	strb.w	r2, [r3, #-72]
                for (uint16_t i = 0; i < IMU_PACKET_SIZE; i++) {
 80021b6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80021ba:	3301      	adds	r3, #1
 80021bc:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80021c0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80021c4:	2b2b      	cmp	r3, #43	@ 0x2b
 80021c6:	d9e6      	bls.n	8002196 <ProcessDmaBuffer+0x1da>
                }

                /* Verify checksum FIRST using 16-bit Word Sum (Method 3) */
                uint16_t sum = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                for (uint16_t j = 0; j < (IMU_PACKET_SIZE - 2); j += 2) {
 80021ce:	2300      	movs	r3, #0
 80021d0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80021d4:	e01e      	b.n	8002214 <ProcessDmaBuffer+0x258>
                    /* Create 16-bit word using Little Endian (pPacket[i+1] << 8 | pPacket[i]) */
                    uint16_t word = (uint16_t)packet[j] | ((uint16_t)packet[j + 1] << 8);
 80021d6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80021da:	3350      	adds	r3, #80	@ 0x50
 80021dc:	443b      	add	r3, r7
 80021de:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80021e2:	b21a      	sxth	r2, r3
 80021e4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80021e8:	3301      	adds	r3, #1
 80021ea:	3350      	adds	r3, #80	@ 0x50
 80021ec:	443b      	add	r3, r7
 80021ee:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80021f2:	b21b      	sxth	r3, r3
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	b21b      	sxth	r3, r3
 80021f8:	4313      	orrs	r3, r2
 80021fa:	b21b      	sxth	r3, r3
 80021fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
                    sum += word;
 80021fe:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002202:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002204:	4413      	add	r3, r2
 8002206:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                for (uint16_t j = 0; j < (IMU_PACKET_SIZE - 2); j += 2) {
 800220a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800220e:	3302      	adds	r3, #2
 8002210:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002214:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002218:	2b29      	cmp	r3, #41	@ 0x29
 800221a:	d9dc      	bls.n	80021d6 <ProcessDmaBuffer+0x21a>
                }
                uint16_t received_checksum = (uint16_t)packet[42] | ((uint16_t)packet[43] << 8);
 800221c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002220:	b21a      	sxth	r2, r3
 8002222:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002226:	b21b      	sxth	r3, r3
 8002228:	021b      	lsls	r3, r3, #8
 800222a:	b21b      	sxth	r3, r3
 800222c:	4313      	orrs	r3, r2
 800222e:	b21b      	sxth	r3, r3
 8002230:	873b      	strh	r3, [r7, #56]	@ 0x38

                if (sum == received_checksum) {
 8002232:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002236:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002238:	429a      	cmp	r2, r3
 800223a:	d162      	bne.n	8002302 <ProcessDmaBuffer+0x346>
                    /* Valid packet! Update storage and pointers */
                    for (uint16_t j = 0; j < IMU_PACKET_SIZE; j++) {
 800223c:	2300      	movs	r3, #0
 800223e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8002242:	e035      	b.n	80022b0 <ProcessDmaBuffer+0x2f4>
 8002244:	240006ec 	.word	0x240006ec
 8002248:	40020010 	.word	0x40020010
 800224c:	40020028 	.word	0x40020028
 8002250:	40020040 	.word	0x40020040
 8002254:	40020058 	.word	0x40020058
 8002258:	40020070 	.word	0x40020070
 800225c:	40020088 	.word	0x40020088
 8002260:	400200a0 	.word	0x400200a0
 8002264:	400200b8 	.word	0x400200b8
 8002268:	40020410 	.word	0x40020410
 800226c:	40020428 	.word	0x40020428
 8002270:	40020440 	.word	0x40020440
 8002274:	40020458 	.word	0x40020458
 8002278:	40020470 	.word	0x40020470
 800227c:	40020488 	.word	0x40020488
 8002280:	400204a0 	.word	0x400204a0
 8002284:	400204b8 	.word	0x400204b8
                        inst->completed_packet[j] = packet[j];
 8002288:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800228c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002290:	3250      	adds	r2, #80	@ 0x50
 8002292:	443a      	add	r2, r7
 8002294:	f812 1c48 	ldrb.w	r1, [r2, #-72]
 8002298:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800229a:	441a      	add	r2, r3
 800229c:	f241 135c 	movw	r3, #4444	@ 0x115c
 80022a0:	4413      	add	r3, r2
 80022a2:	460a      	mov	r2, r1
 80022a4:	701a      	strb	r2, [r3, #0]
                    for (uint16_t j = 0; j < IMU_PACKET_SIZE; j++) {
 80022a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80022aa:	3301      	adds	r3, #1
 80022ac:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80022b0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80022b4:	2b2b      	cmp	r3, #43	@ 0x2b
 80022b6:	d9e7      	bls.n	8002288 <ProcessDmaBuffer+0x2cc>
                    }
                    inst->packet_ready = true;
 80022b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
                    inst->packet_count++;
 80022c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022ca:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80022ce:	3301      	adds	r3, #1
 80022d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80022d2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80022d6:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c

                    /* Advance last_pos by full packet size */
                    inst->rx_dma_last_pos = (pos + IMU_PACKET_SIZE) % RX_DMA_BUFFER_SIZE;
 80022da:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80022dc:	332c      	adds	r3, #44	@ 0x2c
 80022de:	425a      	negs	r2, r3
 80022e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e4:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80022e8:	bf58      	it	pl
 80022ea:	4253      	negpl	r3, r2
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022f4:	819a      	strh	r2, [r3, #12]
                    available -= IMU_PACKET_SIZE;
 80022f6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80022fa:	3b2c      	subs	r3, #44	@ 0x2c
 80022fc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    continue; /* Search for next packet */
 8002300:	e050      	b.n	80023a4 <ProcessDmaBuffer+0x3e8>
                } else {
                    /* Checksum failed - False Sync (0x0E was in data) */
                    inst->checksum_error_count++;
 8002302:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002304:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002308:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800230c:	3301      	adds	r3, #1
 800230e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002310:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002314:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
                    /* Advance by only 1 byte to search from next position */
                    inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 8002318:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800231a:	3301      	adds	r3, #1
 800231c:	425a      	negs	r2, r3
 800231e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002322:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002326:	bf58      	it	pl
 8002328:	4253      	negpl	r3, r2
 800232a:	b29a      	uxth	r2, r3
 800232c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800232e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002332:	819a      	strh	r2, [r3, #12]
                    available--;
 8002334:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002338:	3b01      	subs	r3, #1
 800233a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    continue;
 800233e:	e031      	b.n	80023a4 <ProcessDmaBuffer+0x3e8>
                }
            } else {
                /* Not 0xA2 after 0x0E - Skip this 0x0E */
                inst->sync_error_count++;
 8002340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002342:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002346:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800234a:	3301      	adds	r3, #1
 800234c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800234e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002352:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
                inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 8002356:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002358:	3301      	adds	r3, #1
 800235a:	425a      	negs	r2, r3
 800235c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002360:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002364:	bf58      	it	pl
 8002366:	4253      	negpl	r3, r2
 8002368:	b29a      	uxth	r2, r3
 800236a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800236c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002370:	819a      	strh	r2, [r3, #12]
                available--;
 8002372:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002376:	3b01      	subs	r3, #1
 8002378:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                continue;
 800237c:	e012      	b.n	80023a4 <ProcessDmaBuffer+0x3e8>
            }
        }
        
        /* Not 0x0E - Skip to next byte */
        inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 800237e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002380:	3301      	adds	r3, #1
 8002382:	425a      	negs	r2, r3
 8002384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002388:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800238c:	bf58      	it	pl
 800238e:	4253      	negpl	r3, r2
 8002390:	b29a      	uxth	r2, r3
 8002392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002394:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002398:	819a      	strh	r2, [r3, #12]
        available--;
 800239a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800239e:	3b01      	subs	r3, #1
 80023a0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    while (available >= IMU_PACKET_SIZE) {
 80023a4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80023a8:	2b2b      	cmp	r3, #43	@ 0x2b
 80023aa:	f63f aed3 	bhi.w	8002154 <ProcessDmaBuffer+0x198>
 80023ae:	e000      	b.n	80023b2 <ProcessDmaBuffer+0x3f6>
    if (channel_idx != UART_CH_IMU) return;
 80023b0:	bf00      	nop
    }
}
 80023b2:	3754      	adds	r7, #84	@ 0x54
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <UART_Init>:

/* Public Functions */

bool UART_Init(uint16_t Channel, uint32_t baudrate)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	6039      	str	r1, [r7, #0]
 80023c6:	80fb      	strh	r3, [r7, #6]
    uint16_t channel_idx = GetChannelIndex(Channel);
 80023c8:	88fb      	ldrh	r3, [r7, #6]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fbd4 	bl	8001b78 <GetChannelIndex>
 80023d0:	4603      	mov	r3, r0
 80023d2:	81fb      	strh	r3, [r7, #14]
    if (channel_idx >= UART_CHANNEL_MAX) {
 80023d4:	89fb      	ldrh	r3, [r7, #14]
 80023d6:	2b06      	cmp	r3, #6
 80023d8:	d901      	bls.n	80023de <UART_Init+0x22>
        return false;
 80023da:	2300      	movs	r3, #0
 80023dc:	e09f      	b.n	800251e <UART_Init+0x162>
    }
    
    InitChannelMapping();
 80023de:	f7ff fbf7 	bl	8001bd0 <InitChannelMapping>
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 80023e2:	89fb      	ldrh	r3, [r7, #14]
 80023e4:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 80023e8:	fb02 f303 	mul.w	r3, r2, r3
 80023ec:	4a4e      	ldr	r2, [pc, #312]	@ (8002528 <UART_Init+0x16c>)
 80023ee:	4413      	add	r3, r2
 80023f0:	60bb      	str	r3, [r7, #8]
    
    /* Configure UART baudrate */
    inst->huart->Init.BaudRate = baudrate;
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	605a      	str	r2, [r3, #4]
    if (HAL_UART_Init(inst->huart) != HAL_OK) {
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f00a fa04 	bl	800c80c <HAL_UART_Init>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <UART_Init+0x52>
        return false;
 800240a:	2300      	movs	r3, #0
 800240c:	e087      	b.n	800251e <UART_Init+0x162>
    }
    
    /* Initialize instance */
    inst->tx_busy = false;
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002414:	2200      	movs	r2, #0
 8002416:	741a      	strb	r2, [r3, #16]
    inst->tx_index = 0;
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800241e:	2200      	movs	r2, #0
 8002420:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
    inst->tx_length = 0;
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800242a:	2200      	movs	r2, #0
 800242c:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
    inst->initialized = false;
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002436:	2200      	movs	r2, #0
 8002438:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    inst->error_count = 0;
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002442:	461a      	mov	r2, r3
 8002444:	2300      	movs	r3, #0
 8002446:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
    inst->packet_count = 0;
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002450:	461a      	mov	r2, r3
 8002452:	2300      	movs	r3, #0
 8002454:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
    inst->sync_error_count = 0;
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800245e:	461a      	mov	r2, r3
 8002460:	2300      	movs	r3, #0
 8002462:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
    inst->checksum_error_count = 0;
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800246c:	461a      	mov	r2, r3
 800246e:	2300      	movs	r3, #0
 8002470:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
    inst->data_loss_count = 0;
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800247a:	461a      	mov	r2, r3
 800247c:	2300      	movs	r3, #0
 800247e:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
    inst->imu_data_ready = false;
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002488:	2200      	movs	r2, #0
 800248a:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    inst->packet_ready = false;
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002494:	2200      	movs	r2, #0
 8002496:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    
    /* Initialize DMA buffer pointers */
    inst->rx_dma_last_pos = 0;
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024a0:	2200      	movs	r2, #0
 80024a2:	819a      	strh	r2, [r3, #12]
    inst->rx_dma_current_pos = 0;
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024aa:	2200      	movs	r2, #0
 80024ac:	81da      	strh	r2, [r3, #14]
    memset(inst->rx_dma_buffer, 0, RX_DMA_BUFFER_SIZE);
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	330c      	adds	r3, #12
 80024b2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024b6:	2100      	movs	r1, #0
 80024b8:	4618      	mov	r0, r3
 80024ba:	f00c fbf5 	bl	800eca8 <memset>
    memset(inst->completed_packet, 0, IMU_PACKET_SIZE);
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	f241 135c 	movw	r3, #4444	@ 0x115c
 80024c4:	4413      	add	r3, r2
 80024c6:	222c      	movs	r2, #44	@ 0x2c
 80024c8:	2100      	movs	r1, #0
 80024ca:	4618      	mov	r0, r3
 80024cc:	f00c fbec 	bl	800eca8 <memset>
    
    /* For UART4 (IMU) only, start DMA reception in Circular mode */
    /* Note: UART5 (RPI) uses standard interrupt/polling to avoid DMA configuration issues during boot */
    if (channel_idx == UART_CH_IMU) {
 80024d0:	89fb      	ldrh	r3, [r7, #14]
 80024d2:	2b03      	cmp	r3, #3
 80024d4:	d11c      	bne.n	8002510 <UART_Init+0x154>
        /* Clear any pending IDLE flag */
        __HAL_UART_CLEAR_IDLEFLAG(inst->huart);
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2210      	movs	r2, #16
 80024de:	621a      	str	r2, [r3, #32]
        
        /* Enable IDLE line interrupt for packet detection */
        __HAL_UART_ENABLE_IT(inst->huart, UART_IT_IDLE);
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0210 	orr.w	r2, r2, #16
 80024f2:	601a      	str	r2, [r3, #0]
        
        /* Start DMA reception in Circular mode */
        if (HAL_UART_Receive_DMA(inst->huart, inst->rx_dma_buffer, RX_DMA_BUFFER_SIZE) != HAL_OK) {
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	6818      	ldr	r0, [r3, #0]
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	330c      	adds	r3, #12
 80024fc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002500:	4619      	mov	r1, r3
 8002502:	f00a fa67 	bl	800c9d4 <HAL_UART_Receive_DMA>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <UART_Init+0x154>
            return false;
 800250c:	2300      	movs	r3, #0
 800250e:	e006      	b.n	800251e <UART_Init+0x162>
        }
    }
    
    inst->initialized = true;
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    return true;
 800251c:	2301      	movs	r3, #1
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	240006ec 	.word	0x240006ec

0800252c <UART_Transmit>:

UART_Status_t UART_Transmit(uint16_t Channel, uint8_t *data, uint16_t length)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	6039      	str	r1, [r7, #0]
 8002536:	80fb      	strh	r3, [r7, #6]
 8002538:	4613      	mov	r3, r2
 800253a:	80bb      	strh	r3, [r7, #4]
    uint16_t channel_idx = GetChannelIndex(Channel);
 800253c:	88fb      	ldrh	r3, [r7, #6]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fb1a 	bl	8001b78 <GetChannelIndex>
 8002544:	4603      	mov	r3, r0
 8002546:	81fb      	strh	r3, [r7, #14]
    if (channel_idx >= UART_CHANNEL_MAX || data == NULL || length == 0) {
 8002548:	89fb      	ldrh	r3, [r7, #14]
 800254a:	2b06      	cmp	r3, #6
 800254c:	d805      	bhi.n	800255a <UART_Transmit+0x2e>
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d002      	beq.n	800255a <UART_Transmit+0x2e>
 8002554:	88bb      	ldrh	r3, [r7, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <UART_Transmit+0x32>
        return UART_INVALID_CHANNEL;
 800255a:	2304      	movs	r3, #4
 800255c:	e054      	b.n	8002608 <UART_Transmit+0xdc>
    }
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 800255e:	89fb      	ldrh	r3, [r7, #14]
 8002560:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8002564:	fb02 f303 	mul.w	r3, r2, r3
 8002568:	4a29      	ldr	r2, [pc, #164]	@ (8002610 <UART_Transmit+0xe4>)
 800256a:	4413      	add	r3, r2
 800256c:	60bb      	str	r3, [r7, #8]
    if (!inst->initialized) {
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002574:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8002578:	b2db      	uxtb	r3, r3
 800257a:	f083 0301 	eor.w	r3, r3, #1
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <UART_Transmit+0x5c>
        return UART_ERROR;
 8002584:	2302      	movs	r3, #2
 8002586:	e03f      	b.n	8002608 <UART_Transmit+0xdc>
    }
    
    if (inst->tx_busy) {
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800258e:	7c1b      	ldrb	r3, [r3, #16]
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <UART_Transmit+0x6e>
        return UART_BUSY;
 8002596:	2301      	movs	r3, #1
 8002598:	e036      	b.n	8002608 <UART_Transmit+0xdc>
    }
    
    if (length > TX_BUFFER_SIZE) {
 800259a:	88bb      	ldrh	r3, [r7, #4]
 800259c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025a0:	d902      	bls.n	80025a8 <UART_Transmit+0x7c>
        length = TX_BUFFER_SIZE;
 80025a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025a6:	80bb      	strh	r3, [r7, #4]
    }
    
    /* Copy data to transmit buffer */
    memcpy(inst->tx_buffer, data, length);
 80025a8:	68ba      	ldr	r2, [r7, #8]
 80025aa:	f241 0311 	movw	r3, #4113	@ 0x1011
 80025ae:	4413      	add	r3, r2
 80025b0:	88ba      	ldrh	r2, [r7, #4]
 80025b2:	6839      	ldr	r1, [r7, #0]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f00c fba3 	bl	800ed00 <memcpy>
    inst->tx_index = 0;
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025c0:	2200      	movs	r2, #0
 80025c2:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
    inst->tx_length = length;
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025cc:	461a      	mov	r2, r3
 80025ce:	88bb      	ldrh	r3, [r7, #4]
 80025d0:	f8a2 3114 	strh.w	r3, [r2, #276]	@ 0x114
    inst->tx_busy = true;
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025da:	2201      	movs	r2, #1
 80025dc:	741a      	strb	r2, [r3, #16]
    
    /* Start transmission */
    if (HAL_UART_Transmit_IT(inst->huart, inst->tx_buffer, length) != HAL_OK) {
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	6818      	ldr	r0, [r3, #0]
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	f241 0311 	movw	r3, #4113	@ 0x1011
 80025e8:	4413      	add	r3, r2
 80025ea:	88ba      	ldrh	r2, [r7, #4]
 80025ec:	4619      	mov	r1, r3
 80025ee:	f00a f95d 	bl	800c8ac <HAL_UART_Transmit_IT>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d006      	beq.n	8002606 <UART_Transmit+0xda>
        inst->tx_busy = false;
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025fe:	2200      	movs	r2, #0
 8002600:	741a      	strb	r2, [r3, #16]
        return UART_ERROR;
 8002602:	2302      	movs	r3, #2
 8002604:	e000      	b.n	8002608 <UART_Transmit+0xdc>
    }
    
    return UART_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	240006ec 	.word	0x240006ec

08002614 <UART_GetIMUData>:
    UART_Instance_t *inst = &uart_instances[channel_idx];
    return !inst->tx_busy;
}

bool UART_GetIMUData(uint16_t Channel, IMU_Data_t *imu_data)
{
 8002614:	b5b0      	push	{r4, r5, r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	6039      	str	r1, [r7, #0]
 800261e:	80fb      	strh	r3, [r7, #6]
    uint16_t channel_idx = GetChannelIndex(Channel);
 8002620:	88fb      	ldrh	r3, [r7, #6]
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff faa8 	bl	8001b78 <GetChannelIndex>
 8002628:	4603      	mov	r3, r0
 800262a:	81fb      	strh	r3, [r7, #14]
    
    /* Only available for UART_IMU (UART4) */
    if (channel_idx != UART_CH_IMU || imu_data == NULL) {
 800262c:	89fb      	ldrh	r3, [r7, #14]
 800262e:	2b03      	cmp	r3, #3
 8002630:	d102      	bne.n	8002638 <UART_GetIMUData+0x24>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <UART_GetIMUData+0x28>
        return false;
 8002638:	2300      	movs	r3, #0
 800263a:	e04d      	b.n	80026d8 <UART_GetIMUData+0xc4>
    }
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 800263c:	89fb      	ldrh	r3, [r7, #14]
 800263e:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8002642:	fb02 f303 	mul.w	r3, r2, r3
 8002646:	4a26      	ldr	r2, [pc, #152]	@ (80026e0 <UART_GetIMUData+0xcc>)
 8002648:	4413      	add	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
    
    if (!inst->initialized) {
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002652:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8002656:	b2db      	uxtb	r3, r3
 8002658:	f083 0301 	eor.w	r3, r3, #1
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <UART_GetIMUData+0x52>
        return false;
 8002662:	2300      	movs	r3, #0
 8002664:	e038      	b.n	80026d8 <UART_GetIMUData+0xc4>
    }
    
    /* Data is processed in HAL_UARTEx_RxEventCallback (IDLE interrupt)
     * Check if new complete packet was prepared by ISR */
    if (!inst->packet_ready) {
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800266c:	f893 3188 	ldrb.w	r3, [r3, #392]	@ 0x188
 8002670:	b2db      	uxtb	r3, r3
 8002672:	f083 0301 	eor.w	r3, r3, #1
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <UART_GetIMUData+0x6c>
        return false;
 800267c:	2300      	movs	r3, #0
 800267e:	e02b      	b.n	80026d8 <UART_GetIMUData+0xc4>
    }
    
    /* Parse completed packet into physical values */
    if (ParseI400Packet(channel_idx, inst->completed_packet)) {
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	f241 135c 	movw	r3, #4444	@ 0x115c
 8002686:	4413      	add	r3, r2
 8002688:	89fa      	ldrh	r2, [r7, #14]
 800268a:	4619      	mov	r1, r3
 800268c:	4610      	mov	r0, r2
 800268e:	f7ff fb35 	bl	8001cfc <ParseI400Packet>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d018      	beq.n	80026ca <UART_GetIMUData+0xb6>
        /* Copy decoded data */
        *imu_data = inst->decoded_imu_data;
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026a0:	4615      	mov	r5, r2
 80026a2:	f503 74c6 	add.w	r4, r3, #396	@ 0x18c
 80026a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026b2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80026b6:	e885 0003 	stmia.w	r5, {r0, r1}
        
        /* Clear packet ready flag after consuming */
        inst->packet_ready = false;
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
        return true;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e006      	b.n	80026d8 <UART_GetIMUData+0xc4>
    }
    
    /* Parsing failed - clear flag anyway */
    inst->packet_ready = false;
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    return false;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bdb0      	pop	{r4, r5, r7, pc}
 80026e0:	240006ec 	.word	0x240006ec

080026e4 <UART_Receive>:

uint16_t UART_Receive(uint16_t Channel, uint8_t *buffer, uint16_t max_length)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	6039      	str	r1, [r7, #0]
 80026ee:	80fb      	strh	r3, [r7, #6]
 80026f0:	4613      	mov	r3, r2
 80026f2:	80bb      	strh	r3, [r7, #4]
    uint16_t channel_idx = GetChannelIndex(Channel);
 80026f4:	88fb      	ldrh	r3, [r7, #6]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff fa3e 	bl	8001b78 <GetChannelIndex>
 80026fc:	4603      	mov	r3, r0
 80026fe:	827b      	strh	r3, [r7, #18]
    if (channel_idx >= UART_CHANNEL_MAX || buffer == NULL || max_length == 0) {
 8002700:	8a7b      	ldrh	r3, [r7, #18]
 8002702:	2b06      	cmp	r3, #6
 8002704:	d805      	bhi.n	8002712 <UART_Receive+0x2e>
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d002      	beq.n	8002712 <UART_Receive+0x2e>
 800270c:	88bb      	ldrh	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <UART_Receive+0x32>
        return 0;
 8002712:	2300      	movs	r3, #0
 8002714:	e0fb      	b.n	800290e <UART_Receive+0x22a>
    }
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 8002716:	8a7b      	ldrh	r3, [r7, #18]
 8002718:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 800271c:	fb02 f303 	mul.w	r3, r2, r3
 8002720:	4a7d      	ldr	r2, [pc, #500]	@ (8002918 <UART_Receive+0x234>)
 8002722:	4413      	add	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
    if (!inst->initialized) {
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800272c:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8002730:	b2db      	uxtb	r3, r3
 8002732:	f083 0301 	eor.w	r3, r3, #1
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <UART_Receive+0x5c>
        return 0;
 800273c:	2300      	movs	r3, #0
 800273e:	e0e6      	b.n	800290e <UART_Receive+0x22a>
    }
    
    /* Get current DMA position */
    uint16_t current_pos = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(inst->huart->hdmarx);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a74      	ldr	r2, [pc, #464]	@ (800291c <UART_Receive+0x238>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d077      	beq.n	8002840 <UART_Receive+0x15c>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a71      	ldr	r2, [pc, #452]	@ (8002920 <UART_Receive+0x23c>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d06f      	beq.n	8002840 <UART_Receive+0x15c>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a6e      	ldr	r2, [pc, #440]	@ (8002924 <UART_Receive+0x240>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d067      	beq.n	8002840 <UART_Receive+0x15c>
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a6b      	ldr	r2, [pc, #428]	@ (8002928 <UART_Receive+0x244>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d05f      	beq.n	8002840 <UART_Receive+0x15c>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a68      	ldr	r2, [pc, #416]	@ (800292c <UART_Receive+0x248>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d057      	beq.n	8002840 <UART_Receive+0x15c>
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a65      	ldr	r2, [pc, #404]	@ (8002930 <UART_Receive+0x24c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d04f      	beq.n	8002840 <UART_Receive+0x15c>
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a62      	ldr	r2, [pc, #392]	@ (8002934 <UART_Receive+0x250>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d047      	beq.n	8002840 <UART_Receive+0x15c>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a5f      	ldr	r2, [pc, #380]	@ (8002938 <UART_Receive+0x254>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d03f      	beq.n	8002840 <UART_Receive+0x15c>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a5c      	ldr	r2, [pc, #368]	@ (800293c <UART_Receive+0x258>)
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d037      	beq.n	8002840 <UART_Receive+0x15c>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a59      	ldr	r2, [pc, #356]	@ (8002940 <UART_Receive+0x25c>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d02f      	beq.n	8002840 <UART_Receive+0x15c>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a56      	ldr	r2, [pc, #344]	@ (8002944 <UART_Receive+0x260>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d027      	beq.n	8002840 <UART_Receive+0x15c>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a53      	ldr	r2, [pc, #332]	@ (8002948 <UART_Receive+0x264>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d01f      	beq.n	8002840 <UART_Receive+0x15c>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a50      	ldr	r2, [pc, #320]	@ (800294c <UART_Receive+0x268>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d017      	beq.n	8002840 <UART_Receive+0x15c>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a4d      	ldr	r2, [pc, #308]	@ (8002950 <UART_Receive+0x26c>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d00f      	beq.n	8002840 <UART_Receive+0x15c>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a4a      	ldr	r2, [pc, #296]	@ (8002954 <UART_Receive+0x270>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d007      	beq.n	8002840 <UART_Receive+0x15c>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a47      	ldr	r2, [pc, #284]	@ (8002958 <UART_Receive+0x274>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d10a      	bne.n	8002856 <UART_Receive+0x172>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	b29b      	uxth	r3, r3
 800284e:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8002852:	b29b      	uxth	r3, r3
 8002854:	e009      	b.n	800286a <UART_Receive+0x186>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	b29b      	uxth	r3, r3
 8002864:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8002868:	b29b      	uxth	r3, r3
 800286a:	817b      	strh	r3, [r7, #10]
    
    uint16_t available;
    if (current_pos >= inst->rx_dma_last_pos) {
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002872:	899b      	ldrh	r3, [r3, #12]
 8002874:	b29b      	uxth	r3, r3
 8002876:	897a      	ldrh	r2, [r7, #10]
 8002878:	429a      	cmp	r2, r3
 800287a:	d308      	bcc.n	800288e <UART_Receive+0x1aa>
        available = current_pos - inst->rx_dma_last_pos;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002882:	899b      	ldrh	r3, [r3, #12]
 8002884:	b29b      	uxth	r3, r3
 8002886:	897a      	ldrh	r2, [r7, #10]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	82fb      	strh	r3, [r7, #22]
 800288c:	e00a      	b.n	80028a4 <UART_Receive+0x1c0>
    } else {
        available = (RX_DMA_BUFFER_SIZE - inst->rx_dma_last_pos) + current_pos;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002894:	899b      	ldrh	r3, [r3, #12]
 8002896:	b29b      	uxth	r3, r3
 8002898:	897a      	ldrh	r2, [r7, #10]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	b29b      	uxth	r3, r3
 800289e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028a2:	82fb      	strh	r3, [r7, #22]
    }
    
    if (available == 0) return 0;
 80028a4:	8afb      	ldrh	r3, [r7, #22]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <UART_Receive+0x1ca>
 80028aa:	2300      	movs	r3, #0
 80028ac:	e02f      	b.n	800290e <UART_Receive+0x22a>
    
    uint16_t to_read = (available < max_length) ? available : max_length;
 80028ae:	88ba      	ldrh	r2, [r7, #4]
 80028b0:	8afb      	ldrh	r3, [r7, #22]
 80028b2:	4293      	cmp	r3, r2
 80028b4:	bf28      	it	cs
 80028b6:	4613      	movcs	r3, r2
 80028b8:	813b      	strh	r3, [r7, #8]
    
    for (uint16_t i = 0; i < to_read; i++) {
 80028ba:	2300      	movs	r3, #0
 80028bc:	82bb      	strh	r3, [r7, #20]
 80028be:	e021      	b.n	8002904 <UART_Receive+0x220>
        buffer[i] = inst->rx_dma_buffer[inst->rx_dma_last_pos];
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028c6:	899b      	ldrh	r3, [r3, #12]
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	4619      	mov	r1, r3
 80028cc:	8abb      	ldrh	r3, [r7, #20]
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	4413      	add	r3, r2
 80028d2:	68fa      	ldr	r2, [r7, #12]
 80028d4:	440a      	add	r2, r1
 80028d6:	7b12      	ldrb	r2, [r2, #12]
 80028d8:	701a      	strb	r2, [r3, #0]
        inst->rx_dma_last_pos = (inst->rx_dma_last_pos + 1) % RX_DMA_BUFFER_SIZE;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028e0:	899b      	ldrh	r3, [r3, #12]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	3301      	adds	r3, #1
 80028e6:	425a      	negs	r2, r3
 80028e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028ec:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80028f0:	bf58      	it	pl
 80028f2:	4253      	negpl	r3, r2
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028fc:	819a      	strh	r2, [r3, #12]
    for (uint16_t i = 0; i < to_read; i++) {
 80028fe:	8abb      	ldrh	r3, [r7, #20]
 8002900:	3301      	adds	r3, #1
 8002902:	82bb      	strh	r3, [r7, #20]
 8002904:	8aba      	ldrh	r2, [r7, #20]
 8002906:	893b      	ldrh	r3, [r7, #8]
 8002908:	429a      	cmp	r2, r3
 800290a:	d3d9      	bcc.n	80028c0 <UART_Receive+0x1dc>
    }
    
    return to_read;
 800290c:	893b      	ldrh	r3, [r7, #8]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	240006ec 	.word	0x240006ec
 800291c:	40020010 	.word	0x40020010
 8002920:	40020028 	.word	0x40020028
 8002924:	40020040 	.word	0x40020040
 8002928:	40020058 	.word	0x40020058
 800292c:	40020070 	.word	0x40020070
 8002930:	40020088 	.word	0x40020088
 8002934:	400200a0 	.word	0x400200a0
 8002938:	400200b8 	.word	0x400200b8
 800293c:	40020410 	.word	0x40020410
 8002940:	40020428 	.word	0x40020428
 8002944:	40020440 	.word	0x40020440
 8002948:	40020458 	.word	0x40020458
 800294c:	40020470 	.word	0x40020470
 8002950:	40020488 	.word	0x40020488
 8002954:	400204a0 	.word	0x400204a0
 8002958:	400204b8 	.word	0x400204b8

0800295c <HAL_UARTEx_RxEventCallback>:

/* HAL UART Callbacks */

/* IDLE Line Callback - Called when IDLE line detected (DMA mode) */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	460b      	mov	r3, r1
 8002966:	807b      	strh	r3, [r7, #2]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8002968:	2300      	movs	r3, #0
 800296a:	81fb      	strh	r3, [r7, #14]
 800296c:	e023      	b.n	80029b6 <HAL_UARTEx_RxEventCallback+0x5a>
        if (uart_instances[i].huart == huart && uart_instances[i].initialized) {
 800296e:	89fb      	ldrh	r3, [r7, #14]
 8002970:	4a15      	ldr	r2, [pc, #84]	@ (80029c8 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002972:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002976:	fb01 f303 	mul.w	r3, r1, r3
 800297a:	4413      	add	r3, r2
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	429a      	cmp	r2, r3
 8002982:	d115      	bne.n	80029b0 <HAL_UARTEx_RxEventCallback+0x54>
 8002984:	89fb      	ldrh	r3, [r7, #14]
 8002986:	4a10      	ldr	r2, [pc, #64]	@ (80029c8 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002988:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 800298c:	fb01 f303 	mul.w	r3, r1, r3
 8002990:	441a      	add	r2, r3
 8002992:	f241 1316 	movw	r3, #4374	@ 0x1116
 8002996:	4413      	add	r3, r2
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	b2db      	uxtb	r3, r3
 800299c:	2b00      	cmp	r3, #0
 800299e:	d007      	beq.n	80029b0 <HAL_UARTEx_RxEventCallback+0x54>
            /* For UART4 (IMU), process DMA buffer when IDLE detected */
            if (i == UART_CH_IMU) {
 80029a0:	89fb      	ldrh	r3, [r7, #14]
 80029a2:	2b03      	cmp	r3, #3
 80029a4:	d10b      	bne.n	80029be <HAL_UARTEx_RxEventCallback+0x62>
                /* Process new data in DMA buffer */
                ProcessDmaBuffer(i);
 80029a6:	89fb      	ldrh	r3, [r7, #14]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff fb07 	bl	8001fbc <ProcessDmaBuffer>
            }
            break;
 80029ae:	e006      	b.n	80029be <HAL_UARTEx_RxEventCallback+0x62>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 80029b0:	89fb      	ldrh	r3, [r7, #14]
 80029b2:	3301      	adds	r3, #1
 80029b4:	81fb      	strh	r3, [r7, #14]
 80029b6:	89fb      	ldrh	r3, [r7, #14]
 80029b8:	2b06      	cmp	r3, #6
 80029ba:	d9d8      	bls.n	800296e <HAL_UARTEx_RxEventCallback+0x12>
        }
    }
}
 80029bc:	e000      	b.n	80029c0 <HAL_UARTEx_RxEventCallback+0x64>
            break;
 80029be:	bf00      	nop
}
 80029c0:	bf00      	nop
 80029c2:	3710      	adds	r7, #16
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	240006ec 	.word	0x240006ec

080029cc <HAL_UART_TxCpltCallback>:

/* Transmit Complete Callback */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 80029d4:	2300      	movs	r3, #0
 80029d6:	81fb      	strh	r3, [r7, #14]
 80029d8:	e032      	b.n	8002a40 <HAL_UART_TxCpltCallback+0x74>
        if (uart_instances[i].huart == huart) {
 80029da:	89fb      	ldrh	r3, [r7, #14]
 80029dc:	4a1d      	ldr	r2, [pc, #116]	@ (8002a54 <HAL_UART_TxCpltCallback+0x88>)
 80029de:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 80029e2:	fb01 f303 	mul.w	r3, r1, r3
 80029e6:	4413      	add	r3, r2
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d124      	bne.n	8002a3a <HAL_UART_TxCpltCallback+0x6e>
            uart_instances[i].tx_busy = false;
 80029f0:	89fb      	ldrh	r3, [r7, #14]
 80029f2:	4a18      	ldr	r2, [pc, #96]	@ (8002a54 <HAL_UART_TxCpltCallback+0x88>)
 80029f4:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 80029f8:	fb01 f303 	mul.w	r3, r1, r3
 80029fc:	441a      	add	r2, r3
 80029fe:	f241 0310 	movw	r3, #4112	@ 0x1010
 8002a02:	4413      	add	r3, r2
 8002a04:	2200      	movs	r2, #0
 8002a06:	701a      	strb	r2, [r3, #0]
            uart_instances[i].tx_index = 0;
 8002a08:	89fb      	ldrh	r3, [r7, #14]
 8002a0a:	4a12      	ldr	r2, [pc, #72]	@ (8002a54 <HAL_UART_TxCpltCallback+0x88>)
 8002a0c:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002a10:	fb01 f303 	mul.w	r3, r1, r3
 8002a14:	441a      	add	r2, r3
 8002a16:	f241 1312 	movw	r3, #4370	@ 0x1112
 8002a1a:	4413      	add	r3, r2
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	801a      	strh	r2, [r3, #0]
            uart_instances[i].tx_length = 0;
 8002a20:	89fb      	ldrh	r3, [r7, #14]
 8002a22:	4a0c      	ldr	r2, [pc, #48]	@ (8002a54 <HAL_UART_TxCpltCallback+0x88>)
 8002a24:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002a28:	fb01 f303 	mul.w	r3, r1, r3
 8002a2c:	441a      	add	r2, r3
 8002a2e:	f241 1314 	movw	r3, #4372	@ 0x1114
 8002a32:	4413      	add	r3, r2
 8002a34:	2200      	movs	r2, #0
 8002a36:	801a      	strh	r2, [r3, #0]
            break;
 8002a38:	e006      	b.n	8002a48 <HAL_UART_TxCpltCallback+0x7c>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8002a3a:	89fb      	ldrh	r3, [r7, #14]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	81fb      	strh	r3, [r7, #14]
 8002a40:	89fb      	ldrh	r3, [r7, #14]
 8002a42:	2b06      	cmp	r3, #6
 8002a44:	d9c9      	bls.n	80029da <HAL_UART_TxCpltCallback+0xe>
        }
    }
}
 8002a46:	bf00      	nop
 8002a48:	bf00      	nop
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr
 8002a54:	240006ec 	.word	0x240006ec

08002a58 <HAL_UART_ErrorCallback>:

/* Error Callback */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8002a60:	2300      	movs	r3, #0
 8002a62:	81fb      	strh	r3, [r7, #14]
 8002a64:	e06d      	b.n	8002b42 <HAL_UART_ErrorCallback+0xea>
        if (uart_instances[i].huart == huart && uart_instances[i].initialized) {
 8002a66:	89fb      	ldrh	r3, [r7, #14]
 8002a68:	4a3a      	ldr	r2, [pc, #232]	@ (8002b54 <HAL_UART_ErrorCallback+0xfc>)
 8002a6a:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002a6e:	fb01 f303 	mul.w	r3, r1, r3
 8002a72:	4413      	add	r3, r2
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d15f      	bne.n	8002b3c <HAL_UART_ErrorCallback+0xe4>
 8002a7c:	89fb      	ldrh	r3, [r7, #14]
 8002a7e:	4a35      	ldr	r2, [pc, #212]	@ (8002b54 <HAL_UART_ErrorCallback+0xfc>)
 8002a80:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002a84:	fb01 f303 	mul.w	r3, r1, r3
 8002a88:	441a      	add	r2, r3
 8002a8a:	f241 1316 	movw	r3, #4374	@ 0x1116
 8002a8e:	4413      	add	r3, r2
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d051      	beq.n	8002b3c <HAL_UART_ErrorCallback+0xe4>
            /* Check for overrun error */
            if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a9e:	f003 0308 	and.w	r3, r3, #8
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d033      	beq.n	8002b0e <HAL_UART_ErrorCallback+0xb6>
                /* Clear overrun flag immediately using direct register access for reliability */
                __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2208      	movs	r2, #8
 8002aac:	621a      	str	r2, [r3, #32]
                
                /* For UART_IMU (UART4) and UART5 (CERTUS), restart DMA and reset processing pointers */
                if (i == UART_CH_IMU || i == UART_CH_CERTUS) {
 8002aae:	89fb      	ldrh	r3, [r7, #14]
 8002ab0:	2b03      	cmp	r3, #3
 8002ab2:	d002      	beq.n	8002aba <HAL_UART_ErrorCallback+0x62>
 8002ab4:	89fb      	ldrh	r3, [r7, #14]
 8002ab6:	2b04      	cmp	r3, #4
 8002ab8:	d129      	bne.n	8002b0e <HAL_UART_ErrorCallback+0xb6>
                    HAL_UART_DMAStop(huart);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f009 ffd6 	bl	800ca6c <HAL_UART_DMAStop>
                    
                    /* Reset pointers to avoid processing corrupted or legacy data */
                    uart_instances[i].rx_dma_last_pos = 0;
 8002ac0:	89fb      	ldrh	r3, [r7, #14]
 8002ac2:	4a24      	ldr	r2, [pc, #144]	@ (8002b54 <HAL_UART_ErrorCallback+0xfc>)
 8002ac4:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002ac8:	fb01 f303 	mul.w	r3, r1, r3
 8002acc:	441a      	add	r2, r3
 8002ace:	f241 030c 	movw	r3, #4108	@ 0x100c
 8002ad2:	4413      	add	r3, r2
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	801a      	strh	r2, [r3, #0]
                    uart_instances[i].rx_dma_current_pos = 0;
 8002ad8:	89fb      	ldrh	r3, [r7, #14]
 8002ada:	4a1e      	ldr	r2, [pc, #120]	@ (8002b54 <HAL_UART_ErrorCallback+0xfc>)
 8002adc:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8002ae0:	fb01 f303 	mul.w	r3, r1, r3
 8002ae4:	441a      	add	r2, r3
 8002ae6:	f241 030e 	movw	r3, #4110	@ 0x100e
 8002aea:	4413      	add	r3, r2
 8002aec:	2200      	movs	r2, #0
 8002aee:	801a      	strh	r2, [r3, #0]
                    
                    HAL_UART_Receive_DMA(huart, uart_instances[i].rx_dma_buffer, RX_DMA_BUFFER_SIZE);
 8002af0:	89fb      	ldrh	r3, [r7, #14]
 8002af2:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8002af6:	fb02 f303 	mul.w	r3, r2, r3
 8002afa:	3308      	adds	r3, #8
 8002afc:	4a15      	ldr	r2, [pc, #84]	@ (8002b54 <HAL_UART_ErrorCallback+0xfc>)
 8002afe:	4413      	add	r3, r2
 8002b00:	3304      	adds	r3, #4
 8002b02:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002b06:	4619      	mov	r1, r3
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f009 ff63 	bl	800c9d4 <HAL_UART_Receive_DMA>
                }
            }
            
            uart_instances[i].error_count++;
 8002b0e:	89fa      	ldrh	r2, [r7, #14]
 8002b10:	4910      	ldr	r1, [pc, #64]	@ (8002b54 <HAL_UART_ErrorCallback+0xfc>)
 8002b12:	f241 13c8 	movw	r3, #4552	@ 0x11c8
 8002b16:	fb02 f303 	mul.w	r3, r2, r3
 8002b1a:	4419      	add	r1, r3
 8002b1c:	f241 1318 	movw	r3, #4376	@ 0x1118
 8002b20:	440b      	add	r3, r1
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	1c59      	adds	r1, r3, #1
 8002b26:	480b      	ldr	r0, [pc, #44]	@ (8002b54 <HAL_UART_ErrorCallback+0xfc>)
 8002b28:	f241 13c8 	movw	r3, #4552	@ 0x11c8
 8002b2c:	fb02 f303 	mul.w	r3, r2, r3
 8002b30:	18c2      	adds	r2, r0, r3
 8002b32:	f241 1318 	movw	r3, #4376	@ 0x1118
 8002b36:	4413      	add	r3, r2
 8002b38:	6019      	str	r1, [r3, #0]
            break;
 8002b3a:	e006      	b.n	8002b4a <HAL_UART_ErrorCallback+0xf2>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8002b3c:	89fb      	ldrh	r3, [r7, #14]
 8002b3e:	3301      	adds	r3, #1
 8002b40:	81fb      	strh	r3, [r7, #14]
 8002b42:	89fb      	ldrh	r3, [r7, #14]
 8002b44:	2b06      	cmp	r3, #6
 8002b46:	d98e      	bls.n	8002a66 <HAL_UART_ErrorCallback+0xe>
        }
    }
}
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	240006ec 	.word	0x240006ec

08002b58 <PT_Init>:

/**
 * @brief Initialize Pressure Transducer module
 */
void PT_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
    /* ADC   */
    HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8002b5e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002b62:	2100      	movs	r1, #0
 8002b64:	4817      	ldr	r0, [pc, #92]	@ (8002bc4 <PT_Init+0x6c>)
 8002b66:	f001 fd01 	bl	800456c <HAL_ADCEx_Calibration_Start>
    
    /* DMA  : 2 (PA6, PA7)  adc_raw_values   */
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_raw_values, 2);
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	4916      	ldr	r1, [pc, #88]	@ (8002bc8 <PT_Init+0x70>)
 8002b6e:	4815      	ldr	r0, [pc, #84]	@ (8002bc4 <PT_Init+0x6c>)
 8002b70:	f000 fe46 	bl	8003800 <HAL_ADC_Start_DMA>

    for (int i = 0; i < 4; i++) {
 8002b74:	2300      	movs	r3, #0
 8002b76:	607b      	str	r3, [r7, #4]
 8002b78:	e01c      	b.n	8002bb4 <PT_Init+0x5c>
        pt_sensors[i].pressure_bar = 0.0f;
 8002b7a:	4914      	ldr	r1, [pc, #80]	@ (8002bcc <PT_Init+0x74>)
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	4613      	mov	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	440b      	add	r3, r1
 8002b88:	f04f 0200 	mov.w	r2, #0
 8002b8c:	601a      	str	r2, [r3, #0]
        pt_sensors[i].is_valid = (i < 2) ? true : false; /* PA6, PA7     */
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	bfd4      	ite	le
 8002b94:	2301      	movle	r3, #1
 8002b96:	2300      	movgt	r3, #0
 8002b98:	b2d8      	uxtb	r0, r3
 8002b9a:	490c      	ldr	r1, [pc, #48]	@ (8002bcc <PT_Init+0x74>)
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	4413      	add	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	3310      	adds	r3, #16
 8002baa:	4602      	mov	r2, r0
 8002bac:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b03      	cmp	r3, #3
 8002bb8:	dddf      	ble.n	8002b7a <PT_Init+0x22>
    }
}
 8002bba:	bf00      	nop
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	2400002c 	.word	0x2400002c
 8002bc8:	24008364 	.word	0x24008364
 8002bcc:	24008368 	.word	0x24008368

08002bd0 <PT_Update>:

/**
 * @brief Update PT sensor data ( )
 */
void PT_Update(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
    /* 16-bit ADC (0-65535) ->  (0-3.3V) ->   */
    /* : 0.5V~4.5V         */
    for (int i = 0; i < 2; i++) {
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	607b      	str	r3, [r7, #4]
 8002bda:	e031      	b.n	8002c40 <PT_Update+0x70>
        pt_sensors[i].raw_adc_value = adc_raw_values[i];
 8002bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8002c54 <PT_Update+0x84>)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002be4:	4618      	mov	r0, r3
 8002be6:	491c      	ldr	r1, [pc, #112]	@ (8002c58 <PT_Update+0x88>)
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3308      	adds	r3, #8
 8002bf6:	6018      	str	r0, [r3, #0]
        
        //    
        float voltage = (adc_raw_values[i] / 65535.0f) * 3.3f;
 8002bf8:	4a16      	ldr	r2, [pc, #88]	@ (8002c54 <PT_Update+0x84>)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c00:	ee07 3a90 	vmov	s15, r3
 8002c04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c08:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8002c5c <PT_Update+0x8c>
 8002c0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c10:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002c60 <PT_Update+0x90>
 8002c14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c18:	edc7 7a00 	vstr	s15, [r7]
        pt_sensors[i].pressure_bar = voltage * 10.0f; // TODO:   
 8002c1c:	edd7 7a00 	vldr	s15, [r7]
 8002c20:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002c24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c28:	490b      	ldr	r1, [pc, #44]	@ (8002c58 <PT_Update+0x88>)
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 2; i++) {
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	607b      	str	r3, [r7, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	ddca      	ble.n	8002bdc <PT_Update+0xc>
    }
}
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	24008364 	.word	0x24008364
 8002c58:	24008368 	.word	0x24008368
 8002c5c:	477fff00 	.word	0x477fff00
 8002c60:	40533333 	.word	0x40533333

08002c64 <TC_Init>:
TC_Data_t tc_sensors[3];

/**
 * @brief Initialize TC Module
 */
void TC_Init(void) {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
    memset(tc_sensors, 0, sizeof(tc_sensors));
 8002c6a:	223c      	movs	r2, #60	@ 0x3c
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	480f      	ldr	r0, [pc, #60]	@ (8002cac <TC_Init+0x48>)
 8002c70:	f00c f81a 	bl	800eca8 <memset>
    
    /* Ensure CS pins are HIGH (Deselected) */
    for (int i = 0; i < 3; i++) {
 8002c74:	2300      	movs	r3, #0
 8002c76:	607b      	str	r3, [r7, #4]
 8002c78:	e00f      	b.n	8002c9a <TC_Init+0x36>
        HAL_GPIO_WritePin(TC_CS_PINS[i].port, TC_CS_PINS[i].pin, GPIO_PIN_SET);
 8002c7a:	4a0d      	ldr	r2, [pc, #52]	@ (8002cb0 <TC_Init+0x4c>)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002c82:	4a0b      	ldr	r2, [pc, #44]	@ (8002cb0 <TC_Init+0x4c>)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	4413      	add	r3, r2
 8002c8a:	889b      	ldrh	r3, [r3, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	4619      	mov	r1, r3
 8002c90:	f004 ff2e 	bl	8007af0 <HAL_GPIO_WritePin>
    for (int i = 0; i < 3; i++) {
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3301      	adds	r3, #1
 8002c98:	607b      	str	r3, [r7, #4]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	ddec      	ble.n	8002c7a <TC_Init+0x16>
    }
}
 8002ca0:	bf00      	nop
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	240083b8 	.word	0x240083b8
 8002cb0:	0800ed54 	.word	0x0800ed54

08002cb4 <TC_ParseMAX31855>:

/**
 * @brief Parse MAX31855 Raw Data
 */
static void TC_ParseMAX31855(uint8_t index, uint8_t* raw) {
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	6039      	str	r1, [r7, #0]
 8002cbe:	71fb      	strb	r3, [r7, #7]
    uint32_t data = ((uint32_t)raw[0] << 24) | 
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	061a      	lsls	r2, r3, #24
                    ((uint32_t)raw[1] << 16) | 
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	041b      	lsls	r3, r3, #16
    uint32_t data = ((uint32_t)raw[0] << 24) | 
 8002cce:	431a      	orrs	r2, r3
                    ((uint32_t)raw[2] << 8)  | 
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	3302      	adds	r3, #2
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	021b      	lsls	r3, r3, #8
                    ((uint32_t)raw[1] << 16) | 
 8002cd8:	4313      	orrs	r3, r2
                    (uint32_t)raw[3];
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	3203      	adds	r2, #3
 8002cde:	7812      	ldrb	r2, [r2, #0]
    uint32_t data = ((uint32_t)raw[0] << 24) | 
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]

    TC_Data_t* sensor = &tc_sensors[index];
 8002ce4:	79fa      	ldrb	r2, [r7, #7]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4a3d      	ldr	r2, [pc, #244]	@ (8002de4 <TC_ParseMAX31855+0x130>)
 8002cf0:	4413      	add	r3, r2
 8002cf2:	60fb      	str	r3, [r7, #12]

    /* Check for Faults (Bit 16) */
    if (data & 0x00010000) {
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d026      	beq.n	8002d4c <TC_ParseMAX31855+0x98>
        sensor->faults.fault_any = true;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2201      	movs	r2, #1
 8002d02:	721a      	strb	r2, [r3, #8]
        sensor->faults.short_vcc = (data & 0x00000004) ? true : false;
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	089b      	lsrs	r3, r3, #2
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bf14      	ite	ne
 8002d10:	2301      	movne	r3, #1
 8002d12:	2300      	moveq	r3, #0
 8002d14:	b2da      	uxtb	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	725a      	strb	r2, [r3, #9]
        sensor->faults.short_gnd = (data & 0x00000002) ? true : false;
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	085b      	lsrs	r3, r3, #1
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	bf14      	ite	ne
 8002d26:	2301      	movne	r3, #1
 8002d28:	2300      	moveq	r3, #0
 8002d2a:	b2da      	uxtb	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	729a      	strb	r2, [r3, #10]
        sensor->faults.open_circuit = (data & 0x00000001) ? true : false;
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	bf14      	ite	ne
 8002d3a:	2301      	movne	r3, #1
 8002d3c:	2300      	moveq	r3, #0
 8002d3e:	b2da      	uxtb	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	72da      	strb	r2, [r3, #11]
        sensor->is_valid = false;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	731a      	strb	r2, [r3, #12]

        sensor->faults.fault_any = false;
        sensor->is_valid = true;
        sensor->last_update_tick = HAL_GetTick();
    }
}
 8002d4a:	e046      	b.n	8002dda <TC_ParseMAX31855+0x126>
        int16_t tc_raw = (int16_t)((data >> 18) & 0x3FFF);
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	0c9b      	lsrs	r3, r3, #18
 8002d50:	b21b      	sxth	r3, r3
 8002d52:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002d56:	82fb      	strh	r3, [r7, #22]
        if (tc_raw & 0x2000) { /* Handle negative values */
 8002d58:	8afb      	ldrh	r3, [r7, #22]
 8002d5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <TC_ParseMAX31855+0xba>
            tc_raw |= 0xC000;
 8002d62:	8afb      	ldrh	r3, [r7, #22]
 8002d64:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8002d68:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 8002d6c:	82fb      	strh	r3, [r7, #22]
        sensor->temperature = tc_raw * 0.25f;
 8002d6e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002d72:	ee07 3a90 	vmov	s15, r3
 8002d76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d7a:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8002d7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	edc3 7a00 	vstr	s15, [r3]
        int16_t int_raw = (int16_t)((data >> 4) & 0x0FFF);
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	091b      	lsrs	r3, r3, #4
 8002d8c:	b21b      	sxth	r3, r3
 8002d8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d92:	82bb      	strh	r3, [r7, #20]
        if (int_raw & 0x0800) { /* Handle negative values */
 8002d94:	8abb      	ldrh	r3, [r7, #20]
 8002d96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d005      	beq.n	8002daa <TC_ParseMAX31855+0xf6>
            int_raw |= 0xF000;
 8002d9e:	8abb      	ldrh	r3, [r7, #20]
 8002da0:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8002da4:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8002da8:	82bb      	strh	r3, [r7, #20]
        sensor->internal_temp = int_raw * 0.0625f;
 8002daa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002dae:	ee07 3a90 	vmov	s15, r3
 8002db2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002db6:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002de8 <TC_ParseMAX31855+0x134>
 8002dba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	edc3 7a01 	vstr	s15, [r3, #4]
        sensor->faults.fault_any = false;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	721a      	strb	r2, [r3, #8]
        sensor->is_valid = true;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	731a      	strb	r2, [r3, #12]
        sensor->last_update_tick = HAL_GetTick();
 8002dd0:	f000 f906 	bl	8002fe0 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	611a      	str	r2, [r3, #16]
}
 8002dda:	bf00      	nop
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	240083b8 	.word	0x240083b8
 8002de8:	3d800000 	.word	0x3d800000

08002dec <TC_Update>:

/**
 * @brief Read all 3 TC sensors via SPI1
 */
void TC_Update(void) {
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
    uint8_t rx_buf[4];
    HAL_StatusTypeDef status;
    
    for (int i = 0; i < 3; i++) {
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	e05f      	b.n	8002eb8 <TC_Update+0xcc>
        /* 1. Clear any pending SPI errors to prevent hang */
        if (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_OVR) != RESET) {
 8002df8:	4b33      	ldr	r3, [pc, #204]	@ (8002ec8 <TC_Update+0xdc>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e02:	2b40      	cmp	r3, #64	@ 0x40
 8002e04:	d107      	bne.n	8002e16 <TC_Update+0x2a>
            __HAL_SPI_CLEAR_OVRFLAG(&hspi1);
 8002e06:	4b30      	ldr	r3, [pc, #192]	@ (8002ec8 <TC_Update+0xdc>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	699a      	ldr	r2, [r3, #24]
 8002e0c:	4b2e      	ldr	r3, [pc, #184]	@ (8002ec8 <TC_Update+0xdc>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e14:	619a      	str	r2, [r3, #24]
        }

        /* 2. Select Sensor */
        HAL_GPIO_WritePin(TC_CS_PINS[i].port, TC_CS_PINS[i].pin, GPIO_PIN_RESET);
 8002e16:	4a2d      	ldr	r2, [pc, #180]	@ (8002ecc <TC_Update+0xe0>)
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002e1e:	4a2b      	ldr	r2, [pc, #172]	@ (8002ecc <TC_Update+0xe0>)
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	4413      	add	r3, r2
 8002e26:	889b      	ldrh	r3, [r3, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	f004 fe60 	bl	8007af0 <HAL_GPIO_WritePin>
        
        /* Small delay for MAX31855 CS setup time */
        for(volatile int d=0; d<100; d++);
 8002e30:	2300      	movs	r3, #0
 8002e32:	60bb      	str	r3, [r7, #8]
 8002e34:	e002      	b.n	8002e3c <TC_Update+0x50>
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	3301      	adds	r3, #1
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b63      	cmp	r3, #99	@ 0x63
 8002e40:	ddf9      	ble.n	8002e36 <TC_Update+0x4a>

        /* 3. Read 32 bits (4 bytes) */
        status = HAL_SPI_Receive(&hspi1, rx_buf, 4, 10);
 8002e42:	f107 010c 	add.w	r1, r7, #12
 8002e46:	230a      	movs	r3, #10
 8002e48:	2204      	movs	r2, #4
 8002e4a:	481f      	ldr	r0, [pc, #124]	@ (8002ec8 <TC_Update+0xdc>)
 8002e4c:	f008 fd14 	bl	800b878 <HAL_SPI_Receive>
 8002e50:	4603      	mov	r3, r0
 8002e52:	74fb      	strb	r3, [r7, #19]
        
        if (status == HAL_OK) {
 8002e54:	7cfb      	ldrb	r3, [r7, #19]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d108      	bne.n	8002e6c <TC_Update+0x80>
            TC_ParseMAX31855(i, rx_buf);
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	f107 020c 	add.w	r2, r7, #12
 8002e62:	4611      	mov	r1, r2
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff ff25 	bl	8002cb4 <TC_ParseMAX31855>
 8002e6a:	e00c      	b.n	8002e86 <TC_Update+0x9a>
        } else {
            /* If SPI fails, try to abort to clear Busy state */
            HAL_SPI_Abort(&hspi1);
 8002e6c:	4816      	ldr	r0, [pc, #88]	@ (8002ec8 <TC_Update+0xdc>)
 8002e6e:	f008 ff75 	bl	800bd5c <HAL_SPI_Abort>
            tc_sensors[i].is_valid = false;
 8002e72:	4917      	ldr	r1, [pc, #92]	@ (8002ed0 <TC_Update+0xe4>)
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	4613      	mov	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	4413      	add	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	440b      	add	r3, r1
 8002e80:	330c      	adds	r3, #12
 8002e82:	2200      	movs	r2, #0
 8002e84:	701a      	strb	r2, [r3, #0]
        }
        
        /* 4. Deselect Sensor */
        HAL_GPIO_WritePin(TC_CS_PINS[i].port, TC_CS_PINS[i].pin, GPIO_PIN_SET);
 8002e86:	4a11      	ldr	r2, [pc, #68]	@ (8002ecc <TC_Update+0xe0>)
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002e8e:	4a0f      	ldr	r2, [pc, #60]	@ (8002ecc <TC_Update+0xe0>)
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	4413      	add	r3, r2
 8002e96:	889b      	ldrh	r3, [r3, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f004 fe28 	bl	8007af0 <HAL_GPIO_WritePin>
        
        /* Small delay before next sensor access */
        for(volatile int d=0; d<100; d++);
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	607b      	str	r3, [r7, #4]
 8002ea4:	e002      	b.n	8002eac <TC_Update+0xc0>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	607b      	str	r3, [r7, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b63      	cmp	r3, #99	@ 0x63
 8002eb0:	ddf9      	ble.n	8002ea6 <TC_Update+0xba>
    for (int i = 0; i < 3; i++) {
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	617b      	str	r3, [r7, #20]
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	dd9c      	ble.n	8002df8 <TC_Update+0xc>
    }
}
 8002ebe:	bf00      	nop
 8002ec0:	bf00      	nop
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	24000108 	.word	0x24000108
 8002ecc:	0800ed54 	.word	0x0800ed54
 8002ed0:	240083b8 	.word	0x240083b8

08002ed4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002eda:	2003      	movs	r0, #3
 8002edc:	f001 fd58 	bl	8004990 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ee0:	f005 fcd2 	bl	8008888 <HAL_RCC_GetSysClockFreq>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	4b15      	ldr	r3, [pc, #84]	@ (8002f3c <HAL_Init+0x68>)
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	0a1b      	lsrs	r3, r3, #8
 8002eec:	f003 030f 	and.w	r3, r3, #15
 8002ef0:	4913      	ldr	r1, [pc, #76]	@ (8002f40 <HAL_Init+0x6c>)
 8002ef2:	5ccb      	ldrb	r3, [r1, r3]
 8002ef4:	f003 031f 	and.w	r3, r3, #31
 8002ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8002efc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002efe:	4b0f      	ldr	r3, [pc, #60]	@ (8002f3c <HAL_Init+0x68>)
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	4a0e      	ldr	r2, [pc, #56]	@ (8002f40 <HAL_Init+0x6c>)
 8002f08:	5cd3      	ldrb	r3, [r2, r3]
 8002f0a:	f003 031f 	and.w	r3, r3, #31
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	fa22 f303 	lsr.w	r3, r2, r3
 8002f14:	4a0b      	ldr	r2, [pc, #44]	@ (8002f44 <HAL_Init+0x70>)
 8002f16:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002f18:	4a0b      	ldr	r2, [pc, #44]	@ (8002f48 <HAL_Init+0x74>)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f1e:	200f      	movs	r0, #15
 8002f20:	f000 f814 	bl	8002f4c <HAL_InitTick>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e002      	b.n	8002f34 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002f2e:	f7fe f8d5 	bl	80010dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3708      	adds	r7, #8
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	58024400 	.word	0x58024400
 8002f40:	0800ed44 	.word	0x0800ed44
 8002f44:	24000004 	.word	0x24000004
 8002f48:	24000000 	.word	0x24000000

08002f4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002f54:	4b15      	ldr	r3, [pc, #84]	@ (8002fac <HAL_InitTick+0x60>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e021      	b.n	8002fa4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002f60:	4b13      	ldr	r3, [pc, #76]	@ (8002fb0 <HAL_InitTick+0x64>)
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	4b11      	ldr	r3, [pc, #68]	@ (8002fac <HAL_InitTick+0x60>)
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	4619      	mov	r1, r3
 8002f6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f76:	4618      	mov	r0, r3
 8002f78:	f001 fd3d 	bl	80049f6 <HAL_SYSTICK_Config>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e00e      	b.n	8002fa4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b0f      	cmp	r3, #15
 8002f8a:	d80a      	bhi.n	8002fa2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	f04f 30ff 	mov.w	r0, #4294967295
 8002f94:	f001 fd07 	bl	80049a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f98:	4a06      	ldr	r2, [pc, #24]	@ (8002fb4 <HAL_InitTick+0x68>)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	e000      	b.n	8002fa4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	2400000c 	.word	0x2400000c
 8002fb0:	24000000 	.word	0x24000000
 8002fb4:	24000008 	.word	0x24000008

08002fb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002fbc:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <HAL_IncTick+0x20>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	4b06      	ldr	r3, [pc, #24]	@ (8002fdc <HAL_IncTick+0x24>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	4a04      	ldr	r2, [pc, #16]	@ (8002fdc <HAL_IncTick+0x24>)
 8002fca:	6013      	str	r3, [r2, #0]
}
 8002fcc:	bf00      	nop
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	2400000c 	.word	0x2400000c
 8002fdc:	240083f4 	.word	0x240083f4

08002fe0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe4:	4b03      	ldr	r3, [pc, #12]	@ (8002ff4 <HAL_GetTick+0x14>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	240083f4 	.word	0x240083f4

08002ff8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002ffc:	4b03      	ldr	r3, [pc, #12]	@ (800300c <HAL_GetREVID+0x14>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	0c1b      	lsrs	r3, r3, #16
}
 8003002:	4618      	mov	r0, r3
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr
 800300c:	5c001000 	.word	0x5c001000

08003010 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800301a:	4b07      	ldr	r3, [pc, #28]	@ (8003038 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	43db      	mvns	r3, r3
 8003022:	401a      	ands	r2, r3
 8003024:	4904      	ldr	r1, [pc, #16]	@ (8003038 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	4313      	orrs	r3, r2
 800302a:	604b      	str	r3, [r1, #4]
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	58000400 	.word	0x58000400

0800303c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	609a      	str	r2, [r3, #8]
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	609a      	str	r2, [r3, #8]
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003098:	4618      	mov	r0, r3
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b087      	sub	sp, #28
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d107      	bne.n	80030c8 <LL_ADC_SetChannelPreselection+0x24>
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	0e9b      	lsrs	r3, r3, #26
 80030bc:	f003 031f 	and.w	r3, r3, #31
 80030c0:	2201      	movs	r2, #1
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	e015      	b.n	80030f4 <LL_ADC_SetChannelPreselection+0x50>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	fa93 f3a3 	rbit	r3, r3
 80030d2:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80030de:	2320      	movs	r3, #32
 80030e0:	e003      	b.n	80030ea <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	fab3 f383 	clz	r3, r3
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	f003 031f 	and.w	r3, r3, #31
 80030ee:	2201      	movs	r2, #1
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	69d2      	ldr	r2, [r2, #28]
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80030fe:	bf00      	nop
 8003100:	371c      	adds	r7, #28
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr

0800310a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800310a:	b480      	push	{r7}
 800310c:	b087      	sub	sp, #28
 800310e:	af00      	add	r7, sp, #0
 8003110:	60f8      	str	r0, [r7, #12]
 8003112:	60b9      	str	r1, [r7, #8]
 8003114:	607a      	str	r2, [r7, #4]
 8003116:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	3360      	adds	r3, #96	@ 0x60
 800311c:	461a      	mov	r2, r3
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	4413      	add	r3, r2
 8003124:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	430b      	orrs	r3, r1
 8003138:	431a      	orrs	r2, r3
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800313e:	bf00      	nop
 8003140:	371c      	adds	r7, #28
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr

0800314a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800314a:	b480      	push	{r7}
 800314c:	b085      	sub	sp, #20
 800314e:	af00      	add	r7, sp, #0
 8003150:	60f8      	str	r0, [r7, #12]
 8003152:	60b9      	str	r1, [r7, #8]
 8003154:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	f003 031f 	and.w	r3, r3, #31
 8003164:	6879      	ldr	r1, [r7, #4]
 8003166:	fa01 f303 	lsl.w	r3, r1, r3
 800316a:	431a      	orrs	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	611a      	str	r2, [r3, #16]
}
 8003170:	bf00      	nop
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800317c:	b480      	push	{r7}
 800317e:	b087      	sub	sp, #28
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	3360      	adds	r3, #96	@ 0x60
 800318c:	461a      	mov	r2, r3
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	4413      	add	r3, r2
 8003194:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	431a      	orrs	r2, r3
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	601a      	str	r2, [r3, #0]
  }
}
 80031a6:	bf00      	nop
 80031a8:	371c      	adds	r7, #28
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80031d8:	b480      	push	{r7}
 80031da:	b087      	sub	sp, #28
 80031dc:	af00      	add	r7, sp, #0
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	3330      	adds	r3, #48	@ 0x30
 80031e8:	461a      	mov	r2, r3
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	0a1b      	lsrs	r3, r3, #8
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	f003 030c 	and.w	r3, r3, #12
 80031f4:	4413      	add	r3, r2
 80031f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f003 031f 	and.w	r3, r3, #31
 8003202:	211f      	movs	r1, #31
 8003204:	fa01 f303 	lsl.w	r3, r1, r3
 8003208:	43db      	mvns	r3, r3
 800320a:	401a      	ands	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	0e9b      	lsrs	r3, r3, #26
 8003210:	f003 011f 	and.w	r1, r3, #31
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	f003 031f 	and.w	r3, r3, #31
 800321a:	fa01 f303 	lsl.w	r3, r1, r3
 800321e:	431a      	orrs	r2, r3
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003224:	bf00      	nop
 8003226:	371c      	adds	r7, #28
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
 8003238:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	f023 0203 	bic.w	r2, r3, #3
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	60da      	str	r2, [r3, #12]
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003256:	b480      	push	{r7}
 8003258:	b087      	sub	sp, #28
 800325a:	af00      	add	r7, sp, #0
 800325c:	60f8      	str	r0, [r7, #12]
 800325e:	60b9      	str	r1, [r7, #8]
 8003260:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	3314      	adds	r3, #20
 8003266:	461a      	mov	r2, r3
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	0e5b      	lsrs	r3, r3, #25
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	f003 0304 	and.w	r3, r3, #4
 8003272:	4413      	add	r3, r2
 8003274:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	0d1b      	lsrs	r3, r3, #20
 800327e:	f003 031f 	and.w	r3, r3, #31
 8003282:	2107      	movs	r1, #7
 8003284:	fa01 f303 	lsl.w	r3, r1, r3
 8003288:	43db      	mvns	r3, r3
 800328a:	401a      	ands	r2, r3
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	0d1b      	lsrs	r3, r3, #20
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	fa01 f303 	lsl.w	r3, r1, r3
 800329a:	431a      	orrs	r2, r3
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80032a0:	bf00      	nop
 80032a2:	371c      	adds	r7, #28
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032c4:	43db      	mvns	r3, r3
 80032c6:	401a      	ands	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f003 0318 	and.w	r3, r3, #24
 80032ce:	4908      	ldr	r1, [pc, #32]	@ (80032f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80032d0:	40d9      	lsrs	r1, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	400b      	ands	r3, r1
 80032d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032da:	431a      	orrs	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80032e2:	bf00      	nop
 80032e4:	3714      	adds	r7, #20
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	000fffff 	.word	0x000fffff

080032f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f003 031f 	and.w	r3, r3, #31
}
 8003304:	4618      	mov	r0, r3
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	4b04      	ldr	r3, [pc, #16]	@ (8003330 <LL_ADC_DisableDeepPowerDown+0x20>)
 800331e:	4013      	ands	r3, r2
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	6093      	str	r3, [r2, #8]
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	5fffffc0 	.word	0x5fffffc0

08003334 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003344:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003348:	d101      	bne.n	800334e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	4b05      	ldr	r3, [pc, #20]	@ (8003380 <LL_ADC_EnableInternalRegulator+0x24>)
 800336a:	4013      	ands	r3, r2
 800336c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr
 8003380:	6fffffc0 	.word	0x6fffffc0

08003384 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003394:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003398:	d101      	bne.n	800339e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800339a:	2301      	movs	r3, #1
 800339c:	e000      	b.n	80033a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <LL_ADC_Enable+0x24>)
 80033ba:	4013      	ands	r3, r2
 80033bc:	f043 0201 	orr.w	r2, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	7fffffc0 	.word	0x7fffffc0

080033d4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	4b05      	ldr	r3, [pc, #20]	@ (80033f8 <LL_ADC_Disable+0x24>)
 80033e2:	4013      	ands	r3, r2
 80033e4:	f043 0202 	orr.w	r2, r3, #2
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	7fffffc0 	.word	0x7fffffc0

080033fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b01      	cmp	r3, #1
 800340e:	d101      	bne.n	8003414 <LL_ADC_IsEnabled+0x18>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <LL_ADC_IsEnabled+0x1a>
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	370c      	adds	r7, #12
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003422:	b480      	push	{r7}
 8003424:	b083      	sub	sp, #12
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b02      	cmp	r3, #2
 8003434:	d101      	bne.n	800343a <LL_ADC_IsDisableOngoing+0x18>
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <LL_ADC_IsDisableOngoing+0x1a>
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689a      	ldr	r2, [r3, #8]
 8003454:	4b05      	ldr	r3, [pc, #20]	@ (800346c <LL_ADC_REG_StartConversion+0x24>)
 8003456:	4013      	ands	r3, r2
 8003458:	f043 0204 	orr.w	r2, r3, #4
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	7fffffc0 	.word	0x7fffffc0

08003470 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b04      	cmp	r3, #4
 8003482:	d101      	bne.n	8003488 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003484:	2301      	movs	r3, #1
 8003486:	e000      	b.n	800348a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003496:	b480      	push	{r7}
 8003498:	b083      	sub	sp, #12
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 0308 	and.w	r3, r3, #8
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	d101      	bne.n	80034ae <LL_ADC_INJ_IsConversionOngoing+0x18>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80034bc:	b590      	push	{r4, r7, lr}
 80034be:	b089      	sub	sp, #36	@ 0x24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034c4:	2300      	movs	r3, #0
 80034c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e18f      	b.n	80037f6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d109      	bne.n	80034f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f7fd fe13 	bl	8001110 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff ff19 	bl	8003334 <LL_ADC_IsDeepPowerDownEnabled>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d004      	beq.n	8003512 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4618      	mov	r0, r3
 800350e:	f7ff feff 	bl	8003310 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff ff34 	bl	8003384 <LL_ADC_IsInternalRegulatorEnabled>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d114      	bne.n	800354c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff ff18 	bl	800335c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800352c:	4b87      	ldr	r3, [pc, #540]	@ (800374c <HAL_ADC_Init+0x290>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	099b      	lsrs	r3, r3, #6
 8003532:	4a87      	ldr	r2, [pc, #540]	@ (8003750 <HAL_ADC_Init+0x294>)
 8003534:	fba2 2303 	umull	r2, r3, r2, r3
 8003538:	099b      	lsrs	r3, r3, #6
 800353a:	3301      	adds	r3, #1
 800353c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800353e:	e002      	b.n	8003546 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	3b01      	subs	r3, #1
 8003544:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1f9      	bne.n	8003540 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff ff17 	bl	8003384 <LL_ADC_IsInternalRegulatorEnabled>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10d      	bne.n	8003578 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003560:	f043 0210 	orr.w	r2, r3, #16
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356c:	f043 0201 	orr.w	r2, r3, #1
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff77 	bl	8003470 <LL_ADC_REG_IsConversionOngoing>
 8003582:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003588:	f003 0310 	and.w	r3, r3, #16
 800358c:	2b00      	cmp	r3, #0
 800358e:	f040 8129 	bne.w	80037e4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2b00      	cmp	r3, #0
 8003596:	f040 8125 	bne.w	80037e4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800359e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80035a2:	f043 0202 	orr.w	r2, r3, #2
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff ff24 	bl	80033fc <LL_ADC_IsEnabled>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d136      	bne.n	8003628 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a65      	ldr	r2, [pc, #404]	@ (8003754 <HAL_ADC_Init+0x298>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d004      	beq.n	80035ce <HAL_ADC_Init+0x112>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a63      	ldr	r2, [pc, #396]	@ (8003758 <HAL_ADC_Init+0x29c>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d10e      	bne.n	80035ec <HAL_ADC_Init+0x130>
 80035ce:	4861      	ldr	r0, [pc, #388]	@ (8003754 <HAL_ADC_Init+0x298>)
 80035d0:	f7ff ff14 	bl	80033fc <LL_ADC_IsEnabled>
 80035d4:	4604      	mov	r4, r0
 80035d6:	4860      	ldr	r0, [pc, #384]	@ (8003758 <HAL_ADC_Init+0x29c>)
 80035d8:	f7ff ff10 	bl	80033fc <LL_ADC_IsEnabled>
 80035dc:	4603      	mov	r3, r0
 80035de:	4323      	orrs	r3, r4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	bf0c      	ite	eq
 80035e4:	2301      	moveq	r3, #1
 80035e6:	2300      	movne	r3, #0
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	e008      	b.n	80035fe <HAL_ADC_Init+0x142>
 80035ec:	485b      	ldr	r0, [pc, #364]	@ (800375c <HAL_ADC_Init+0x2a0>)
 80035ee:	f7ff ff05 	bl	80033fc <LL_ADC_IsEnabled>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	bf0c      	ite	eq
 80035f8:	2301      	moveq	r3, #1
 80035fa:	2300      	movne	r3, #0
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d012      	beq.n	8003628 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a53      	ldr	r2, [pc, #332]	@ (8003754 <HAL_ADC_Init+0x298>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d004      	beq.n	8003616 <HAL_ADC_Init+0x15a>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a51      	ldr	r2, [pc, #324]	@ (8003758 <HAL_ADC_Init+0x29c>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d101      	bne.n	800361a <HAL_ADC_Init+0x15e>
 8003616:	4a52      	ldr	r2, [pc, #328]	@ (8003760 <HAL_ADC_Init+0x2a4>)
 8003618:	e000      	b.n	800361c <HAL_ADC_Init+0x160>
 800361a:	4a52      	ldr	r2, [pc, #328]	@ (8003764 <HAL_ADC_Init+0x2a8>)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	4619      	mov	r1, r3
 8003622:	4610      	mov	r0, r2
 8003624:	f7ff fd0a 	bl	800303c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003628:	f7ff fce6 	bl	8002ff8 <HAL_GetREVID>
 800362c:	4603      	mov	r3, r0
 800362e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003632:	4293      	cmp	r3, r2
 8003634:	d914      	bls.n	8003660 <HAL_ADC_Init+0x1a4>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b10      	cmp	r3, #16
 800363c:	d110      	bne.n	8003660 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	7d5b      	ldrb	r3, [r3, #21]
 8003642:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003648:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800364e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	7f1b      	ldrb	r3, [r3, #28]
 8003654:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003656:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003658:	f043 030c 	orr.w	r3, r3, #12
 800365c:	61bb      	str	r3, [r7, #24]
 800365e:	e00d      	b.n	800367c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	7d5b      	ldrb	r3, [r3, #21]
 8003664:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800366a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003670:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	7f1b      	ldrb	r3, [r3, #28]
 8003676:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003678:	4313      	orrs	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	7f1b      	ldrb	r3, [r3, #28]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d106      	bne.n	8003692 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	3b01      	subs	r3, #1
 800368a:	045b      	lsls	r3, r3, #17
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	4313      	orrs	r3, r2
 8003690:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003696:	2b00      	cmp	r3, #0
 8003698:	d009      	beq.n	80036ae <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	4b2c      	ldr	r3, [pc, #176]	@ (8003768 <HAL_ADC_Init+0x2ac>)
 80036b6:	4013      	ands	r3, r2
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	6812      	ldr	r2, [r2, #0]
 80036bc:	69b9      	ldr	r1, [r7, #24]
 80036be:	430b      	orrs	r3, r1
 80036c0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff fed2 	bl	8003470 <LL_ADC_REG_IsConversionOngoing>
 80036cc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff fedf 	bl	8003496 <LL_ADC_INJ_IsConversionOngoing>
 80036d8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d15f      	bne.n	80037a0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d15c      	bne.n	80037a0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	7d1b      	ldrb	r3, [r3, #20]
 80036ea:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80036f0:	4313      	orrs	r3, r2
 80036f2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	4b1c      	ldr	r3, [pc, #112]	@ (800376c <HAL_ADC_Init+0x2b0>)
 80036fc:	4013      	ands	r3, r2
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6812      	ldr	r2, [r2, #0]
 8003702:	69b9      	ldr	r1, [r7, #24]
 8003704:	430b      	orrs	r3, r1
 8003706:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800370e:	2b01      	cmp	r3, #1
 8003710:	d130      	bne.n	8003774 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	691a      	ldr	r2, [r3, #16]
 800371e:	4b14      	ldr	r3, [pc, #80]	@ (8003770 <HAL_ADC_Init+0x2b4>)
 8003720:	4013      	ands	r3, r2
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003726:	3a01      	subs	r2, #1
 8003728:	0411      	lsls	r1, r2, #16
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800372e:	4311      	orrs	r1, r2
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003734:	4311      	orrs	r1, r2
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800373a:	430a      	orrs	r2, r1
 800373c:	431a      	orrs	r2, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0201 	orr.w	r2, r2, #1
 8003746:	611a      	str	r2, [r3, #16]
 8003748:	e01c      	b.n	8003784 <HAL_ADC_Init+0x2c8>
 800374a:	bf00      	nop
 800374c:	24000000 	.word	0x24000000
 8003750:	053e2d63 	.word	0x053e2d63
 8003754:	40022000 	.word	0x40022000
 8003758:	40022100 	.word	0x40022100
 800375c:	58026000 	.word	0x58026000
 8003760:	40022300 	.word	0x40022300
 8003764:	58026300 	.word	0x58026300
 8003768:	fff0c003 	.word	0xfff0c003
 800376c:	ffffbffc 	.word	0xffffbffc
 8003770:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	691a      	ldr	r2, [r3, #16]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f022 0201 	bic.w	r2, r2, #1
 8003782:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	430a      	orrs	r2, r1
 8003798:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 fd80 	bl	80042a0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d10c      	bne.n	80037c2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ae:	f023 010f 	bic.w	r1, r3, #15
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	1e5a      	subs	r2, r3, #1
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	631a      	str	r2, [r3, #48]	@ 0x30
 80037c0:	e007      	b.n	80037d2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 020f 	bic.w	r2, r2, #15
 80037d0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d6:	f023 0303 	bic.w	r3, r3, #3
 80037da:	f043 0201 	orr.w	r2, r3, #1
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	655a      	str	r2, [r3, #84]	@ 0x54
 80037e2:	e007      	b.n	80037f4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e8:	f043 0210 	orr.w	r2, r3, #16
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80037f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3724      	adds	r7, #36	@ 0x24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd90      	pop	{r4, r7, pc}
 80037fe:	bf00      	nop

08003800 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a55      	ldr	r2, [pc, #340]	@ (8003968 <HAL_ADC_Start_DMA+0x168>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d004      	beq.n	8003820 <HAL_ADC_Start_DMA+0x20>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a54      	ldr	r2, [pc, #336]	@ (800396c <HAL_ADC_Start_DMA+0x16c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d101      	bne.n	8003824 <HAL_ADC_Start_DMA+0x24>
 8003820:	4b53      	ldr	r3, [pc, #332]	@ (8003970 <HAL_ADC_Start_DMA+0x170>)
 8003822:	e000      	b.n	8003826 <HAL_ADC_Start_DMA+0x26>
 8003824:	4b53      	ldr	r3, [pc, #332]	@ (8003974 <HAL_ADC_Start_DMA+0x174>)
 8003826:	4618      	mov	r0, r3
 8003828:	f7ff fd64 	bl	80032f4 <LL_ADC_GetMultimode>
 800382c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff fe1c 	bl	8003470 <LL_ADC_REG_IsConversionOngoing>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	f040 808c 	bne.w	8003958 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003846:	2b01      	cmp	r3, #1
 8003848:	d101      	bne.n	800384e <HAL_ADC_Start_DMA+0x4e>
 800384a:	2302      	movs	r3, #2
 800384c:	e087      	b.n	800395e <HAL_ADC_Start_DMA+0x15e>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d005      	beq.n	8003868 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	2b05      	cmp	r3, #5
 8003860:	d002      	beq.n	8003868 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	2b09      	cmp	r3, #9
 8003866:	d170      	bne.n	800394a <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f000 fb9b 	bl	8003fa4 <ADC_Enable>
 800386e:	4603      	mov	r3, r0
 8003870:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003872:	7dfb      	ldrb	r3, [r7, #23]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d163      	bne.n	8003940 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800387c:	4b3e      	ldr	r3, [pc, #248]	@ (8003978 <HAL_ADC_Start_DMA+0x178>)
 800387e:	4013      	ands	r3, r2
 8003880:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a37      	ldr	r2, [pc, #220]	@ (800396c <HAL_ADC_Start_DMA+0x16c>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d002      	beq.n	8003898 <HAL_ADC_Start_DMA+0x98>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	e000      	b.n	800389a <HAL_ADC_Start_DMA+0x9a>
 8003898:	4b33      	ldr	r3, [pc, #204]	@ (8003968 <HAL_ADC_Start_DMA+0x168>)
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	6812      	ldr	r2, [r2, #0]
 800389e:	4293      	cmp	r3, r2
 80038a0:	d002      	beq.n	80038a8 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d105      	bne.n	80038b4 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ac:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d006      	beq.n	80038ce <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c4:	f023 0206 	bic.w	r2, r3, #6
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80038cc:	e002      	b.n	80038d4 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038d8:	4a28      	ldr	r2, [pc, #160]	@ (800397c <HAL_ADC_Start_DMA+0x17c>)
 80038da:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038e0:	4a27      	ldr	r2, [pc, #156]	@ (8003980 <HAL_ADC_Start_DMA+0x180>)
 80038e2:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038e8:	4a26      	ldr	r2, [pc, #152]	@ (8003984 <HAL_ADC_Start_DMA+0x184>)
 80038ea:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	221c      	movs	r2, #28
 80038f2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f042 0210 	orr.w	r2, r2, #16
 800390a:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003914:	4619      	mov	r1, r3
 8003916:	4610      	mov	r0, r2
 8003918:	f7ff fc8a 	bl	8003230 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	3340      	adds	r3, #64	@ 0x40
 8003926:	4619      	mov	r1, r3
 8003928:	68ba      	ldr	r2, [r7, #8]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f001 fc44 	bl	80051b8 <HAL_DMA_Start_IT>
 8003930:	4603      	mov	r3, r0
 8003932:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4618      	mov	r0, r3
 800393a:	f7ff fd85 	bl	8003448 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800393e:	e00d      	b.n	800395c <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8003948:	e008      	b.n	800395c <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003956:	e001      	b.n	800395c <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003958:	2302      	movs	r3, #2
 800395a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800395c:	7dfb      	ldrb	r3, [r7, #23]
}
 800395e:	4618      	mov	r0, r3
 8003960:	3718      	adds	r7, #24
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	40022000 	.word	0x40022000
 800396c:	40022100 	.word	0x40022100
 8003970:	40022300 	.word	0x40022300
 8003974:	58026300 	.word	0x58026300
 8003978:	fffff0fe 	.word	0xfffff0fe
 800397c:	08004177 	.word	0x08004177
 8003980:	0800424f 	.word	0x0800424f
 8003984:	0800426b 	.word	0x0800426b

08003988 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80039c4:	b590      	push	{r4, r7, lr}
 80039c6:	b08d      	sub	sp, #52	@ 0x34
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80039d4:	2300      	movs	r3, #0
 80039d6:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	4a65      	ldr	r2, [pc, #404]	@ (8003b74 <HAL_ADC_ConfigChannel+0x1b0>)
 80039de:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d101      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x2a>
 80039ea:	2302      	movs	r3, #2
 80039ec:	e2c7      	b.n	8003f7e <HAL_ADC_ConfigChannel+0x5ba>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff fd38 	bl	8003470 <LL_ADC_REG_IsConversionOngoing>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f040 82ac 	bne.w	8003f60 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	db2c      	blt.n	8003a6a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d108      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x6a>
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	0e9b      	lsrs	r3, r3, #26
 8003a22:	f003 031f 	and.w	r3, r3, #31
 8003a26:	2201      	movs	r2, #1
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	e016      	b.n	8003a5c <HAL_ADC_ConfigChannel+0x98>
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	fa93 f3a3 	rbit	r3, r3
 8003a3a:	613b      	str	r3, [r7, #16]
  return result;
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8003a46:	2320      	movs	r3, #32
 8003a48:	e003      	b.n	8003a52 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	fab3 f383 	clz	r3, r3
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	f003 031f 	and.w	r3, r3, #31
 8003a56:	2201      	movs	r2, #1
 8003a58:	fa02 f303 	lsl.w	r3, r2, r3
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6812      	ldr	r2, [r2, #0]
 8003a60:	69d1      	ldr	r1, [r2, #28]
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6812      	ldr	r2, [r2, #0]
 8003a66:	430b      	orrs	r3, r1
 8003a68:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6818      	ldr	r0, [r3, #0]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	6859      	ldr	r1, [r3, #4]
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	461a      	mov	r2, r3
 8003a78:	f7ff fbae 	bl	80031d8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff fcf5 	bl	8003470 <LL_ADC_REG_IsConversionOngoing>
 8003a86:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7ff fd02 	bl	8003496 <LL_ADC_INJ_IsConversionOngoing>
 8003a92:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f040 80b8 	bne.w	8003c0c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	f040 80b4 	bne.w	8003c0c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6818      	ldr	r0, [r3, #0]
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	6819      	ldr	r1, [r3, #0]
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	f7ff fbd0 	bl	8003256 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003ab6:	4b30      	ldr	r3, [pc, #192]	@ (8003b78 <HAL_ADC_ConfigChannel+0x1b4>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003abe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ac2:	d10b      	bne.n	8003adc <HAL_ADC_ConfigChannel+0x118>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	695a      	ldr	r2, [r3, #20]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	089b      	lsrs	r3, r3, #2
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ada:	e01d      	b.n	8003b18 <HAL_ADC_ConfigChannel+0x154>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	f003 0310 	and.w	r3, r3, #16
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10b      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x13e>
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	695a      	ldr	r2, [r3, #20]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	089b      	lsrs	r3, r3, #2
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	fa02 f303 	lsl.w	r3, r2, r3
 8003b00:	e00a      	b.n	8003b18 <HAL_ADC_ConfigChannel+0x154>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	695a      	ldr	r2, [r3, #20]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	089b      	lsrs	r3, r3, #2
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	fa02 f303 	lsl.w	r3, r2, r3
 8003b18:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d02c      	beq.n	8003b7c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6818      	ldr	r0, [r3, #0]
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	6919      	ldr	r1, [r3, #16]
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	f7ff faeb 	bl	800310a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6818      	ldr	r0, [r3, #0]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	6919      	ldr	r1, [r3, #16]
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	7e5b      	ldrb	r3, [r3, #25]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d102      	bne.n	8003b4a <HAL_ADC_ConfigChannel+0x186>
 8003b44:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003b48:	e000      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x188>
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	f7ff fb15 	bl	800317c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6818      	ldr	r0, [r3, #0]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	6919      	ldr	r1, [r3, #16]
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	7e1b      	ldrb	r3, [r3, #24]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d102      	bne.n	8003b68 <HAL_ADC_ConfigChannel+0x1a4>
 8003b62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003b66:	e000      	b.n	8003b6a <HAL_ADC_ConfigChannel+0x1a6>
 8003b68:	2300      	movs	r3, #0
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	f7ff faed 	bl	800314a <LL_ADC_SetDataRightShift>
 8003b70:	e04c      	b.n	8003c0c <HAL_ADC_ConfigChannel+0x248>
 8003b72:	bf00      	nop
 8003b74:	47ff0000 	.word	0x47ff0000
 8003b78:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	069b      	lsls	r3, r3, #26
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d107      	bne.n	8003ba0 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003b9e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ba6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	069b      	lsls	r3, r3, #26
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d107      	bne.n	8003bc4 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003bc2:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	069b      	lsls	r3, r3, #26
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d107      	bne.n	8003be8 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003be6:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	069b      	lsls	r3, r3, #26
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d107      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003c0a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7ff fbf3 	bl	80033fc <LL_ADC_IsEnabled>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f040 81aa 	bne.w	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6818      	ldr	r0, [r3, #0]
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	6819      	ldr	r1, [r3, #0]
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	f7ff fb3e 	bl	80032ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	68db      	ldr	r3, [r3, #12]
 8003c34:	4a87      	ldr	r2, [pc, #540]	@ (8003e54 <HAL_ADC_ConfigChannel+0x490>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	f040 809a 	bne.w	8003d70 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4984      	ldr	r1, [pc, #528]	@ (8003e58 <HAL_ADC_ConfigChannel+0x494>)
 8003c46:	428b      	cmp	r3, r1
 8003c48:	d147      	bne.n	8003cda <HAL_ADC_ConfigChannel+0x316>
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4983      	ldr	r1, [pc, #524]	@ (8003e5c <HAL_ADC_ConfigChannel+0x498>)
 8003c50:	428b      	cmp	r3, r1
 8003c52:	d040      	beq.n	8003cd6 <HAL_ADC_ConfigChannel+0x312>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4981      	ldr	r1, [pc, #516]	@ (8003e60 <HAL_ADC_ConfigChannel+0x49c>)
 8003c5a:	428b      	cmp	r3, r1
 8003c5c:	d039      	beq.n	8003cd2 <HAL_ADC_ConfigChannel+0x30e>
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4980      	ldr	r1, [pc, #512]	@ (8003e64 <HAL_ADC_ConfigChannel+0x4a0>)
 8003c64:	428b      	cmp	r3, r1
 8003c66:	d032      	beq.n	8003cce <HAL_ADC_ConfigChannel+0x30a>
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	497e      	ldr	r1, [pc, #504]	@ (8003e68 <HAL_ADC_ConfigChannel+0x4a4>)
 8003c6e:	428b      	cmp	r3, r1
 8003c70:	d02b      	beq.n	8003cca <HAL_ADC_ConfigChannel+0x306>
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	497d      	ldr	r1, [pc, #500]	@ (8003e6c <HAL_ADC_ConfigChannel+0x4a8>)
 8003c78:	428b      	cmp	r3, r1
 8003c7a:	d024      	beq.n	8003cc6 <HAL_ADC_ConfigChannel+0x302>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	497b      	ldr	r1, [pc, #492]	@ (8003e70 <HAL_ADC_ConfigChannel+0x4ac>)
 8003c82:	428b      	cmp	r3, r1
 8003c84:	d01d      	beq.n	8003cc2 <HAL_ADC_ConfigChannel+0x2fe>
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	497a      	ldr	r1, [pc, #488]	@ (8003e74 <HAL_ADC_ConfigChannel+0x4b0>)
 8003c8c:	428b      	cmp	r3, r1
 8003c8e:	d016      	beq.n	8003cbe <HAL_ADC_ConfigChannel+0x2fa>
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4978      	ldr	r1, [pc, #480]	@ (8003e78 <HAL_ADC_ConfigChannel+0x4b4>)
 8003c96:	428b      	cmp	r3, r1
 8003c98:	d00f      	beq.n	8003cba <HAL_ADC_ConfigChannel+0x2f6>
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4977      	ldr	r1, [pc, #476]	@ (8003e7c <HAL_ADC_ConfigChannel+0x4b8>)
 8003ca0:	428b      	cmp	r3, r1
 8003ca2:	d008      	beq.n	8003cb6 <HAL_ADC_ConfigChannel+0x2f2>
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4975      	ldr	r1, [pc, #468]	@ (8003e80 <HAL_ADC_ConfigChannel+0x4bc>)
 8003caa:	428b      	cmp	r3, r1
 8003cac:	d101      	bne.n	8003cb2 <HAL_ADC_ConfigChannel+0x2ee>
 8003cae:	4b75      	ldr	r3, [pc, #468]	@ (8003e84 <HAL_ADC_ConfigChannel+0x4c0>)
 8003cb0:	e05a      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	e058      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cb6:	4b74      	ldr	r3, [pc, #464]	@ (8003e88 <HAL_ADC_ConfigChannel+0x4c4>)
 8003cb8:	e056      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cba:	4b74      	ldr	r3, [pc, #464]	@ (8003e8c <HAL_ADC_ConfigChannel+0x4c8>)
 8003cbc:	e054      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cbe:	4b6e      	ldr	r3, [pc, #440]	@ (8003e78 <HAL_ADC_ConfigChannel+0x4b4>)
 8003cc0:	e052      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cc2:	4b6c      	ldr	r3, [pc, #432]	@ (8003e74 <HAL_ADC_ConfigChannel+0x4b0>)
 8003cc4:	e050      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cc6:	4b72      	ldr	r3, [pc, #456]	@ (8003e90 <HAL_ADC_ConfigChannel+0x4cc>)
 8003cc8:	e04e      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cca:	4b72      	ldr	r3, [pc, #456]	@ (8003e94 <HAL_ADC_ConfigChannel+0x4d0>)
 8003ccc:	e04c      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cce:	4b72      	ldr	r3, [pc, #456]	@ (8003e98 <HAL_ADC_ConfigChannel+0x4d4>)
 8003cd0:	e04a      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cd2:	4b72      	ldr	r3, [pc, #456]	@ (8003e9c <HAL_ADC_ConfigChannel+0x4d8>)
 8003cd4:	e048      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e046      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4970      	ldr	r1, [pc, #448]	@ (8003ea0 <HAL_ADC_ConfigChannel+0x4dc>)
 8003ce0:	428b      	cmp	r3, r1
 8003ce2:	d140      	bne.n	8003d66 <HAL_ADC_ConfigChannel+0x3a2>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	495c      	ldr	r1, [pc, #368]	@ (8003e5c <HAL_ADC_ConfigChannel+0x498>)
 8003cea:	428b      	cmp	r3, r1
 8003cec:	d039      	beq.n	8003d62 <HAL_ADC_ConfigChannel+0x39e>
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	495b      	ldr	r1, [pc, #364]	@ (8003e60 <HAL_ADC_ConfigChannel+0x49c>)
 8003cf4:	428b      	cmp	r3, r1
 8003cf6:	d032      	beq.n	8003d5e <HAL_ADC_ConfigChannel+0x39a>
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4959      	ldr	r1, [pc, #356]	@ (8003e64 <HAL_ADC_ConfigChannel+0x4a0>)
 8003cfe:	428b      	cmp	r3, r1
 8003d00:	d02b      	beq.n	8003d5a <HAL_ADC_ConfigChannel+0x396>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4958      	ldr	r1, [pc, #352]	@ (8003e68 <HAL_ADC_ConfigChannel+0x4a4>)
 8003d08:	428b      	cmp	r3, r1
 8003d0a:	d024      	beq.n	8003d56 <HAL_ADC_ConfigChannel+0x392>
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4956      	ldr	r1, [pc, #344]	@ (8003e6c <HAL_ADC_ConfigChannel+0x4a8>)
 8003d12:	428b      	cmp	r3, r1
 8003d14:	d01d      	beq.n	8003d52 <HAL_ADC_ConfigChannel+0x38e>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4955      	ldr	r1, [pc, #340]	@ (8003e70 <HAL_ADC_ConfigChannel+0x4ac>)
 8003d1c:	428b      	cmp	r3, r1
 8003d1e:	d016      	beq.n	8003d4e <HAL_ADC_ConfigChannel+0x38a>
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4953      	ldr	r1, [pc, #332]	@ (8003e74 <HAL_ADC_ConfigChannel+0x4b0>)
 8003d26:	428b      	cmp	r3, r1
 8003d28:	d00f      	beq.n	8003d4a <HAL_ADC_ConfigChannel+0x386>
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4952      	ldr	r1, [pc, #328]	@ (8003e78 <HAL_ADC_ConfigChannel+0x4b4>)
 8003d30:	428b      	cmp	r3, r1
 8003d32:	d008      	beq.n	8003d46 <HAL_ADC_ConfigChannel+0x382>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4951      	ldr	r1, [pc, #324]	@ (8003e80 <HAL_ADC_ConfigChannel+0x4bc>)
 8003d3a:	428b      	cmp	r3, r1
 8003d3c:	d101      	bne.n	8003d42 <HAL_ADC_ConfigChannel+0x37e>
 8003d3e:	4b51      	ldr	r3, [pc, #324]	@ (8003e84 <HAL_ADC_ConfigChannel+0x4c0>)
 8003d40:	e012      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d42:	2300      	movs	r3, #0
 8003d44:	e010      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d46:	4b51      	ldr	r3, [pc, #324]	@ (8003e8c <HAL_ADC_ConfigChannel+0x4c8>)
 8003d48:	e00e      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d4a:	4b4b      	ldr	r3, [pc, #300]	@ (8003e78 <HAL_ADC_ConfigChannel+0x4b4>)
 8003d4c:	e00c      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d4e:	4b49      	ldr	r3, [pc, #292]	@ (8003e74 <HAL_ADC_ConfigChannel+0x4b0>)
 8003d50:	e00a      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d52:	4b4f      	ldr	r3, [pc, #316]	@ (8003e90 <HAL_ADC_ConfigChannel+0x4cc>)
 8003d54:	e008      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d56:	4b4f      	ldr	r3, [pc, #316]	@ (8003e94 <HAL_ADC_ConfigChannel+0x4d0>)
 8003d58:	e006      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d5a:	4b4f      	ldr	r3, [pc, #316]	@ (8003e98 <HAL_ADC_ConfigChannel+0x4d4>)
 8003d5c:	e004      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d5e:	4b4f      	ldr	r3, [pc, #316]	@ (8003e9c <HAL_ADC_ConfigChannel+0x4d8>)
 8003d60:	e002      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <HAL_ADC_ConfigChannel+0x3a4>
 8003d66:	2300      	movs	r3, #0
 8003d68:	4619      	mov	r1, r3
 8003d6a:	4610      	mov	r0, r2
 8003d6c:	f7ff f99a 	bl	80030a4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	f280 80fc 	bge.w	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a36      	ldr	r2, [pc, #216]	@ (8003e58 <HAL_ADC_ConfigChannel+0x494>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d004      	beq.n	8003d8e <HAL_ADC_ConfigChannel+0x3ca>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a45      	ldr	r2, [pc, #276]	@ (8003ea0 <HAL_ADC_ConfigChannel+0x4dc>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d101      	bne.n	8003d92 <HAL_ADC_ConfigChannel+0x3ce>
 8003d8e:	4b45      	ldr	r3, [pc, #276]	@ (8003ea4 <HAL_ADC_ConfigChannel+0x4e0>)
 8003d90:	e000      	b.n	8003d94 <HAL_ADC_ConfigChannel+0x3d0>
 8003d92:	4b45      	ldr	r3, [pc, #276]	@ (8003ea8 <HAL_ADC_ConfigChannel+0x4e4>)
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7ff f977 	bl	8003088 <LL_ADC_GetCommonPathInternalCh>
 8003d9a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a2d      	ldr	r2, [pc, #180]	@ (8003e58 <HAL_ADC_ConfigChannel+0x494>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d004      	beq.n	8003db0 <HAL_ADC_ConfigChannel+0x3ec>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a3d      	ldr	r2, [pc, #244]	@ (8003ea0 <HAL_ADC_ConfigChannel+0x4dc>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d10e      	bne.n	8003dce <HAL_ADC_ConfigChannel+0x40a>
 8003db0:	4829      	ldr	r0, [pc, #164]	@ (8003e58 <HAL_ADC_ConfigChannel+0x494>)
 8003db2:	f7ff fb23 	bl	80033fc <LL_ADC_IsEnabled>
 8003db6:	4604      	mov	r4, r0
 8003db8:	4839      	ldr	r0, [pc, #228]	@ (8003ea0 <HAL_ADC_ConfigChannel+0x4dc>)
 8003dba:	f7ff fb1f 	bl	80033fc <LL_ADC_IsEnabled>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	4323      	orrs	r3, r4
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	bf0c      	ite	eq
 8003dc6:	2301      	moveq	r3, #1
 8003dc8:	2300      	movne	r3, #0
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	e008      	b.n	8003de0 <HAL_ADC_ConfigChannel+0x41c>
 8003dce:	4837      	ldr	r0, [pc, #220]	@ (8003eac <HAL_ADC_ConfigChannel+0x4e8>)
 8003dd0:	f7ff fb14 	bl	80033fc <LL_ADC_IsEnabled>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	bf0c      	ite	eq
 8003dda:	2301      	moveq	r3, #1
 8003ddc:	2300      	movne	r3, #0
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 80b3 	beq.w	8003f4c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a31      	ldr	r2, [pc, #196]	@ (8003eb0 <HAL_ADC_ConfigChannel+0x4ec>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d165      	bne.n	8003ebc <HAL_ADC_ConfigChannel+0x4f8>
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d160      	bne.n	8003ebc <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a2b      	ldr	r2, [pc, #172]	@ (8003eac <HAL_ADC_ConfigChannel+0x4e8>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	f040 80b6 	bne.w	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a13      	ldr	r2, [pc, #76]	@ (8003e58 <HAL_ADC_ConfigChannel+0x494>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d004      	beq.n	8003e1a <HAL_ADC_ConfigChannel+0x456>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a22      	ldr	r2, [pc, #136]	@ (8003ea0 <HAL_ADC_ConfigChannel+0x4dc>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d101      	bne.n	8003e1e <HAL_ADC_ConfigChannel+0x45a>
 8003e1a:	4a22      	ldr	r2, [pc, #136]	@ (8003ea4 <HAL_ADC_ConfigChannel+0x4e0>)
 8003e1c:	e000      	b.n	8003e20 <HAL_ADC_ConfigChannel+0x45c>
 8003e1e:	4a22      	ldr	r2, [pc, #136]	@ (8003ea8 <HAL_ADC_ConfigChannel+0x4e4>)
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003e26:	4619      	mov	r1, r3
 8003e28:	4610      	mov	r0, r2
 8003e2a:	f7ff f91a 	bl	8003062 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e2e:	4b21      	ldr	r3, [pc, #132]	@ (8003eb4 <HAL_ADC_ConfigChannel+0x4f0>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	099b      	lsrs	r3, r3, #6
 8003e34:	4a20      	ldr	r2, [pc, #128]	@ (8003eb8 <HAL_ADC_ConfigChannel+0x4f4>)
 8003e36:	fba2 2303 	umull	r2, r3, r2, r3
 8003e3a:	099b      	lsrs	r3, r3, #6
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003e42:	e002      	b.n	8003e4a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1f9      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e50:	e08f      	b.n	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
 8003e52:	bf00      	nop
 8003e54:	47ff0000 	.word	0x47ff0000
 8003e58:	40022000 	.word	0x40022000
 8003e5c:	04300002 	.word	0x04300002
 8003e60:	08600004 	.word	0x08600004
 8003e64:	0c900008 	.word	0x0c900008
 8003e68:	10c00010 	.word	0x10c00010
 8003e6c:	14f00020 	.word	0x14f00020
 8003e70:	2a000400 	.word	0x2a000400
 8003e74:	2e300800 	.word	0x2e300800
 8003e78:	32601000 	.word	0x32601000
 8003e7c:	43210000 	.word	0x43210000
 8003e80:	4b840000 	.word	0x4b840000
 8003e84:	4fb80000 	.word	0x4fb80000
 8003e88:	47520000 	.word	0x47520000
 8003e8c:	36902000 	.word	0x36902000
 8003e90:	25b00200 	.word	0x25b00200
 8003e94:	21800100 	.word	0x21800100
 8003e98:	1d500080 	.word	0x1d500080
 8003e9c:	19200040 	.word	0x19200040
 8003ea0:	40022100 	.word	0x40022100
 8003ea4:	40022300 	.word	0x40022300
 8003ea8:	58026300 	.word	0x58026300
 8003eac:	58026000 	.word	0x58026000
 8003eb0:	cb840000 	.word	0xcb840000
 8003eb4:	24000000 	.word	0x24000000
 8003eb8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a31      	ldr	r2, [pc, #196]	@ (8003f88 <HAL_ADC_ConfigChannel+0x5c4>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d11e      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x540>
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d119      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a2d      	ldr	r2, [pc, #180]	@ (8003f8c <HAL_ADC_ConfigChannel+0x5c8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d14b      	bne.n	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a2c      	ldr	r2, [pc, #176]	@ (8003f90 <HAL_ADC_ConfigChannel+0x5cc>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d004      	beq.n	8003eee <HAL_ADC_ConfigChannel+0x52a>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a2a      	ldr	r2, [pc, #168]	@ (8003f94 <HAL_ADC_ConfigChannel+0x5d0>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d101      	bne.n	8003ef2 <HAL_ADC_ConfigChannel+0x52e>
 8003eee:	4a2a      	ldr	r2, [pc, #168]	@ (8003f98 <HAL_ADC_ConfigChannel+0x5d4>)
 8003ef0:	e000      	b.n	8003ef4 <HAL_ADC_ConfigChannel+0x530>
 8003ef2:	4a2a      	ldr	r2, [pc, #168]	@ (8003f9c <HAL_ADC_ConfigChannel+0x5d8>)
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003efa:	4619      	mov	r1, r3
 8003efc:	4610      	mov	r0, r2
 8003efe:	f7ff f8b0 	bl	8003062 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f02:	e036      	b.n	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a25      	ldr	r2, [pc, #148]	@ (8003fa0 <HAL_ADC_ConfigChannel+0x5dc>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d131      	bne.n	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d12c      	bne.n	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8003f8c <HAL_ADC_ConfigChannel+0x5c8>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d127      	bne.n	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a1a      	ldr	r2, [pc, #104]	@ (8003f90 <HAL_ADC_ConfigChannel+0x5cc>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d004      	beq.n	8003f36 <HAL_ADC_ConfigChannel+0x572>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a18      	ldr	r2, [pc, #96]	@ (8003f94 <HAL_ADC_ConfigChannel+0x5d0>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d101      	bne.n	8003f3a <HAL_ADC_ConfigChannel+0x576>
 8003f36:	4a18      	ldr	r2, [pc, #96]	@ (8003f98 <HAL_ADC_ConfigChannel+0x5d4>)
 8003f38:	e000      	b.n	8003f3c <HAL_ADC_ConfigChannel+0x578>
 8003f3a:	4a18      	ldr	r2, [pc, #96]	@ (8003f9c <HAL_ADC_ConfigChannel+0x5d8>)
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f42:	4619      	mov	r1, r3
 8003f44:	4610      	mov	r0, r2
 8003f46:	f7ff f88c 	bl	8003062 <LL_ADC_SetCommonPathInternalCh>
 8003f4a:	e012      	b.n	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f50:	f043 0220 	orr.w	r2, r3, #32
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003f5e:	e008      	b.n	8003f72 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f64:	f043 0220 	orr.w	r2, r3, #32
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3734      	adds	r7, #52	@ 0x34
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd90      	pop	{r4, r7, pc}
 8003f86:	bf00      	nop
 8003f88:	c7520000 	.word	0xc7520000
 8003f8c:	58026000 	.word	0x58026000
 8003f90:	40022000 	.word	0x40022000
 8003f94:	40022100 	.word	0x40022100
 8003f98:	40022300 	.word	0x40022300
 8003f9c:	58026300 	.word	0x58026300
 8003fa0:	cfb80000 	.word	0xcfb80000

08003fa4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f7ff fa23 	bl	80033fc <LL_ADC_IsEnabled>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d16e      	bne.n	800409a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	4b38      	ldr	r3, [pc, #224]	@ (80040a4 <ADC_Enable+0x100>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00d      	beq.n	8003fe6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fce:	f043 0210 	orr.w	r2, r3, #16
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fda:	f043 0201 	orr.w	r2, r3, #1
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e05a      	b.n	800409c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7ff f9de 	bl	80033ac <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003ff0:	f7fe fff6 	bl	8002fe0 <HAL_GetTick>
 8003ff4:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a2b      	ldr	r2, [pc, #172]	@ (80040a8 <ADC_Enable+0x104>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d004      	beq.n	800400a <ADC_Enable+0x66>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a29      	ldr	r2, [pc, #164]	@ (80040ac <ADC_Enable+0x108>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d101      	bne.n	800400e <ADC_Enable+0x6a>
 800400a:	4b29      	ldr	r3, [pc, #164]	@ (80040b0 <ADC_Enable+0x10c>)
 800400c:	e000      	b.n	8004010 <ADC_Enable+0x6c>
 800400e:	4b29      	ldr	r3, [pc, #164]	@ (80040b4 <ADC_Enable+0x110>)
 8004010:	4618      	mov	r0, r3
 8004012:	f7ff f96f 	bl	80032f4 <LL_ADC_GetMultimode>
 8004016:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a23      	ldr	r2, [pc, #140]	@ (80040ac <ADC_Enable+0x108>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d002      	beq.n	8004028 <ADC_Enable+0x84>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	e000      	b.n	800402a <ADC_Enable+0x86>
 8004028:	4b1f      	ldr	r3, [pc, #124]	@ (80040a8 <ADC_Enable+0x104>)
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	6812      	ldr	r2, [r2, #0]
 800402e:	4293      	cmp	r3, r2
 8004030:	d02c      	beq.n	800408c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d130      	bne.n	800409a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004038:	e028      	b.n	800408c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f7ff f9dc 	bl	80033fc <LL_ADC_IsEnabled>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d104      	bne.n	8004054 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff f9ac 	bl	80033ac <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004054:	f7fe ffc4 	bl	8002fe0 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d914      	bls.n	800408c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b01      	cmp	r3, #1
 800406e:	d00d      	beq.n	800408c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004074:	f043 0210 	orr.w	r2, r3, #16
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004080:	f043 0201 	orr.w	r2, r3, #1
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e007      	b.n	800409c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b01      	cmp	r3, #1
 8004098:	d1cf      	bne.n	800403a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	8000003f 	.word	0x8000003f
 80040a8:	40022000 	.word	0x40022000
 80040ac:	40022100 	.word	0x40022100
 80040b0:	40022300 	.word	0x40022300
 80040b4:	58026300 	.word	0x58026300

080040b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7ff f9ac 	bl	8003422 <LL_ADC_IsDisableOngoing>
 80040ca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7ff f993 	bl	80033fc <LL_ADC_IsEnabled>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d047      	beq.n	800416c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d144      	bne.n	800416c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f003 030d 	and.w	r3, r3, #13
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d10c      	bne.n	800410a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff f96d 	bl	80033d4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2203      	movs	r2, #3
 8004100:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004102:	f7fe ff6d 	bl	8002fe0 <HAL_GetTick>
 8004106:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004108:	e029      	b.n	800415e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800410e:	f043 0210 	orr.w	r2, r3, #16
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411a:	f043 0201 	orr.w	r2, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e023      	b.n	800416e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004126:	f7fe ff5b 	bl	8002fe0 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d914      	bls.n	800415e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00d      	beq.n	800415e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004146:	f043 0210 	orr.w	r2, r3, #16
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004152:	f043 0201 	orr.w	r2, r3, #1
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e007      	b.n	800416e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1dc      	bne.n	8004126 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3710      	adds	r7, #16
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b084      	sub	sp, #16
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004182:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004188:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800418c:	2b00      	cmp	r3, #0
 800418e:	d14b      	bne.n	8004228 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004194:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0308 	and.w	r3, r3, #8
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d021      	beq.n	80041ee <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fe ffff 	bl	80031b2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d032      	beq.n	8004220 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d12b      	bne.n	8004220 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d11f      	bne.n	8004220 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e4:	f043 0201 	orr.w	r2, r3, #1
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	655a      	str	r2, [r3, #84]	@ 0x54
 80041ec:	e018      	b.n	8004220 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f003 0303 	and.w	r3, r3, #3
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d111      	bne.n	8004220 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004200:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d105      	bne.n	8004220 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004218:	f043 0201 	orr.w	r2, r3, #1
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f7ff fbb1 	bl	8003988 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004226:	e00e      	b.n	8004246 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800422c:	f003 0310 	and.w	r3, r3, #16
 8004230:	2b00      	cmp	r3, #0
 8004232:	d003      	beq.n	800423c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f7ff fbbb 	bl	80039b0 <HAL_ADC_ErrorCallback>
}
 800423a:	e004      	b.n	8004246 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	4798      	blx	r3
}
 8004246:	bf00      	nop
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b084      	sub	sp, #16
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f7ff fb9d 	bl	800399c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004262:	bf00      	nop
 8004264:	3710      	adds	r7, #16
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800426a:	b580      	push	{r7, lr}
 800426c:	b084      	sub	sp, #16
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004276:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800427c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004288:	f043 0204 	orr.w	r2, r3, #4
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f7ff fb8d 	bl	80039b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004296:	bf00      	nop
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
	...

080042a0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a7a      	ldr	r2, [pc, #488]	@ (8004498 <ADC_ConfigureBoostMode+0x1f8>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d004      	beq.n	80042bc <ADC_ConfigureBoostMode+0x1c>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a79      	ldr	r2, [pc, #484]	@ (800449c <ADC_ConfigureBoostMode+0x1fc>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d109      	bne.n	80042d0 <ADC_ConfigureBoostMode+0x30>
 80042bc:	4b78      	ldr	r3, [pc, #480]	@ (80044a0 <ADC_ConfigureBoostMode+0x200>)
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	bf14      	ite	ne
 80042c8:	2301      	movne	r3, #1
 80042ca:	2300      	moveq	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	e008      	b.n	80042e2 <ADC_ConfigureBoostMode+0x42>
 80042d0:	4b74      	ldr	r3, [pc, #464]	@ (80044a4 <ADC_ConfigureBoostMode+0x204>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	bf14      	ite	ne
 80042dc:	2301      	movne	r3, #1
 80042de:	2300      	moveq	r3, #0
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d01c      	beq.n	8004320 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80042e6:	f004 fc49 	bl	8008b7c <HAL_RCC_GetHCLKFreq>
 80042ea:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042f4:	d010      	beq.n	8004318 <ADC_ConfigureBoostMode+0x78>
 80042f6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042fa:	d873      	bhi.n	80043e4 <ADC_ConfigureBoostMode+0x144>
 80042fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004300:	d002      	beq.n	8004308 <ADC_ConfigureBoostMode+0x68>
 8004302:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004306:	d16d      	bne.n	80043e4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	0c1b      	lsrs	r3, r3, #16
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	fbb2 f3f3 	udiv	r3, r2, r3
 8004314:	60fb      	str	r3, [r7, #12]
        break;
 8004316:	e068      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	089b      	lsrs	r3, r3, #2
 800431c:	60fb      	str	r3, [r7, #12]
        break;
 800431e:	e064      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004320:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8004324:	f04f 0100 	mov.w	r1, #0
 8004328:	f005 fe8e 	bl	800a048 <HAL_RCCEx_GetPeriphCLKFreq>
 800432c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004336:	d051      	beq.n	80043dc <ADC_ConfigureBoostMode+0x13c>
 8004338:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800433c:	d854      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 800433e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004342:	d047      	beq.n	80043d4 <ADC_ConfigureBoostMode+0x134>
 8004344:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004348:	d84e      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 800434a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800434e:	d03d      	beq.n	80043cc <ADC_ConfigureBoostMode+0x12c>
 8004350:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004354:	d848      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 8004356:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800435a:	d033      	beq.n	80043c4 <ADC_ConfigureBoostMode+0x124>
 800435c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004360:	d842      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 8004362:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004366:	d029      	beq.n	80043bc <ADC_ConfigureBoostMode+0x11c>
 8004368:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800436c:	d83c      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 800436e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004372:	d01a      	beq.n	80043aa <ADC_ConfigureBoostMode+0x10a>
 8004374:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004378:	d836      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 800437a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800437e:	d014      	beq.n	80043aa <ADC_ConfigureBoostMode+0x10a>
 8004380:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004384:	d830      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 8004386:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800438a:	d00e      	beq.n	80043aa <ADC_ConfigureBoostMode+0x10a>
 800438c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004390:	d82a      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 8004392:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004396:	d008      	beq.n	80043aa <ADC_ConfigureBoostMode+0x10a>
 8004398:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800439c:	d824      	bhi.n	80043e8 <ADC_ConfigureBoostMode+0x148>
 800439e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043a2:	d002      	beq.n	80043aa <ADC_ConfigureBoostMode+0x10a>
 80043a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043a8:	d11e      	bne.n	80043e8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	0c9b      	lsrs	r3, r3, #18
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b8:	60fb      	str	r3, [r7, #12]
        break;
 80043ba:	e016      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	091b      	lsrs	r3, r3, #4
 80043c0:	60fb      	str	r3, [r7, #12]
        break;
 80043c2:	e012      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	60fb      	str	r3, [r7, #12]
        break;
 80043ca:	e00e      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	099b      	lsrs	r3, r3, #6
 80043d0:	60fb      	str	r3, [r7, #12]
        break;
 80043d2:	e00a      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	09db      	lsrs	r3, r3, #7
 80043d8:	60fb      	str	r3, [r7, #12]
        break;
 80043da:	e006      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	0a1b      	lsrs	r3, r3, #8
 80043e0:	60fb      	str	r3, [r7, #12]
        break;
 80043e2:	e002      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
        break;
 80043e4:	bf00      	nop
 80043e6:	e000      	b.n	80043ea <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80043e8:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80043ea:	f7fe fe05 	bl	8002ff8 <HAL_GetREVID>
 80043ee:	4603      	mov	r3, r0
 80043f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d815      	bhi.n	8004424 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	4a2b      	ldr	r2, [pc, #172]	@ (80044a8 <ADC_ConfigureBoostMode+0x208>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d908      	bls.n	8004412 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689a      	ldr	r2, [r3, #8]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800440e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004410:	e03e      	b.n	8004490 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004420:	609a      	str	r2, [r3, #8]
}
 8004422:	e035      	b.n	8004490 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	085b      	lsrs	r3, r3, #1
 8004428:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	4a1f      	ldr	r2, [pc, #124]	@ (80044ac <ADC_ConfigureBoostMode+0x20c>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d808      	bhi.n	8004444 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004440:	609a      	str	r2, [r3, #8]
}
 8004442:	e025      	b.n	8004490 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4a1a      	ldr	r2, [pc, #104]	@ (80044b0 <ADC_ConfigureBoostMode+0x210>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d80a      	bhi.n	8004462 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800445e:	609a      	str	r2, [r3, #8]
}
 8004460:	e016      	b.n	8004490 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	4a13      	ldr	r2, [pc, #76]	@ (80044b4 <ADC_ConfigureBoostMode+0x214>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d80a      	bhi.n	8004480 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800447c:	609a      	str	r2, [r3, #8]
}
 800447e:	e007      	b.n	8004490 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689a      	ldr	r2, [r3, #8]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800448e:	609a      	str	r2, [r3, #8]
}
 8004490:	bf00      	nop
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	40022000 	.word	0x40022000
 800449c:	40022100 	.word	0x40022100
 80044a0:	40022300 	.word	0x40022300
 80044a4:	58026300 	.word	0x58026300
 80044a8:	01312d00 	.word	0x01312d00
 80044ac:	005f5e10 	.word	0x005f5e10
 80044b0:	00bebc20 	.word	0x00bebc20
 80044b4:	017d7840 	.word	0x017d7840

080044b8 <LL_ADC_IsEnabled>:
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <LL_ADC_IsEnabled+0x18>
 80044cc:	2301      	movs	r3, #1
 80044ce:	e000      	b.n	80044d2 <LL_ADC_IsEnabled+0x1a>
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
	...

080044e0 <LL_ADC_StartCalibration>:
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	4b09      	ldr	r3, [pc, #36]	@ (8004518 <LL_ADC_StartCalibration+0x38>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004500:	430a      	orrs	r2, r1
 8004502:	4313      	orrs	r3, r2
 8004504:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	609a      	str	r2, [r3, #8]
}
 800450c:	bf00      	nop
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	3ffeffc0 	.word	0x3ffeffc0

0800451c <LL_ADC_IsCalibrationOnGoing>:
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800452c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004530:	d101      	bne.n	8004536 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004532:	2301      	movs	r3, #1
 8004534:	e000      	b.n	8004538 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <LL_ADC_REG_IsConversionOngoing>:
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b04      	cmp	r3, #4
 8004556:	d101      	bne.n	800455c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004558:	2301      	movs	r3, #1
 800455a:	e000      	b.n	800455e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
	...

0800456c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004578:	2300      	movs	r3, #0
 800457a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004582:	2b01      	cmp	r3, #1
 8004584:	d101      	bne.n	800458a <HAL_ADCEx_Calibration_Start+0x1e>
 8004586:	2302      	movs	r3, #2
 8004588:	e04c      	b.n	8004624 <HAL_ADCEx_Calibration_Start+0xb8>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2201      	movs	r2, #1
 800458e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f7ff fd90 	bl	80040b8 <ADC_Disable>
 8004598:	4603      	mov	r3, r0
 800459a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800459c:	7dfb      	ldrb	r3, [r7, #23]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d135      	bne.n	800460e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045a6:	4b21      	ldr	r3, [pc, #132]	@ (800462c <HAL_ADCEx_Calibration_Start+0xc0>)
 80045a8:	4013      	ands	r3, r2
 80045aa:	f043 0202 	orr.w	r2, r3, #2
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	68b9      	ldr	r1, [r7, #8]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7ff ff90 	bl	80044e0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80045c0:	e014      	b.n	80045ec <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	3301      	adds	r3, #1
 80045c6:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	4a19      	ldr	r2, [pc, #100]	@ (8004630 <HAL_ADCEx_Calibration_Start+0xc4>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d30d      	bcc.n	80045ec <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d4:	f023 0312 	bic.w	r3, r3, #18
 80045d8:	f043 0210 	orr.w	r2, r3, #16
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e01b      	b.n	8004624 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7ff ff93 	bl	800451c <LL_ADC_IsCalibrationOnGoing>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d1e2      	bne.n	80045c2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004600:	f023 0303 	bic.w	r3, r3, #3
 8004604:	f043 0201 	orr.w	r2, r3, #1
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	655a      	str	r2, [r3, #84]	@ 0x54
 800460c:	e005      	b.n	800461a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004612:	f043 0210 	orr.w	r2, r3, #16
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8004622:	7dfb      	ldrb	r3, [r7, #23]
}
 8004624:	4618      	mov	r0, r3
 8004626:	3718      	adds	r7, #24
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	ffffeefd 	.word	0xffffeefd
 8004630:	25c3f800 	.word	0x25c3f800

08004634 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004634:	b590      	push	{r4, r7, lr}
 8004636:	b09f      	sub	sp, #124	@ 0x7c
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800463e:	2300      	movs	r3, #0
 8004640:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800464a:	2b01      	cmp	r3, #1
 800464c:	d101      	bne.n	8004652 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800464e:	2302      	movs	r3, #2
 8004650:	e0be      	b.n	80047d0 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800465a:	2300      	movs	r3, #0
 800465c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800465e:	2300      	movs	r3, #0
 8004660:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a5c      	ldr	r2, [pc, #368]	@ (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d102      	bne.n	8004672 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800466c:	4b5b      	ldr	r3, [pc, #364]	@ (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800466e:	60bb      	str	r3, [r7, #8]
 8004670:	e001      	b.n	8004676 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004672:	2300      	movs	r3, #0
 8004674:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d10b      	bne.n	8004694 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004680:	f043 0220 	orr.w	r2, r3, #32
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e09d      	b.n	80047d0 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	4618      	mov	r0, r3
 8004698:	f7ff ff54 	bl	8004544 <LL_ADC_REG_IsConversionOngoing>
 800469c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7ff ff4e 	bl	8004544 <LL_ADC_REG_IsConversionOngoing>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d17f      	bne.n	80047ae <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80046ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d17c      	bne.n	80047ae <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a47      	ldr	r2, [pc, #284]	@ (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d004      	beq.n	80046c8 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a46      	ldr	r2, [pc, #280]	@ (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d101      	bne.n	80046cc <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80046c8:	4b45      	ldr	r3, [pc, #276]	@ (80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80046ca:	e000      	b.n	80046ce <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80046cc:	4b45      	ldr	r3, [pc, #276]	@ (80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80046ce:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d039      	beq.n	800474c <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80046d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	431a      	orrs	r2, r3
 80046e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046e8:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a3a      	ldr	r2, [pc, #232]	@ (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d004      	beq.n	80046fe <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a38      	ldr	r2, [pc, #224]	@ (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d10e      	bne.n	800471c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80046fe:	4836      	ldr	r0, [pc, #216]	@ (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004700:	f7ff feda 	bl	80044b8 <LL_ADC_IsEnabled>
 8004704:	4604      	mov	r4, r0
 8004706:	4835      	ldr	r0, [pc, #212]	@ (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004708:	f7ff fed6 	bl	80044b8 <LL_ADC_IsEnabled>
 800470c:	4603      	mov	r3, r0
 800470e:	4323      	orrs	r3, r4
 8004710:	2b00      	cmp	r3, #0
 8004712:	bf0c      	ite	eq
 8004714:	2301      	moveq	r3, #1
 8004716:	2300      	movne	r3, #0
 8004718:	b2db      	uxtb	r3, r3
 800471a:	e008      	b.n	800472e <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 800471c:	4832      	ldr	r0, [pc, #200]	@ (80047e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800471e:	f7ff fecb 	bl	80044b8 <LL_ADC_IsEnabled>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	bf0c      	ite	eq
 8004728:	2301      	moveq	r3, #1
 800472a:	2300      	movne	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d047      	beq.n	80047c2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004732:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	4b2d      	ldr	r3, [pc, #180]	@ (80047ec <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004738:	4013      	ands	r3, r2
 800473a:	683a      	ldr	r2, [r7, #0]
 800473c:	6811      	ldr	r1, [r2, #0]
 800473e:	683a      	ldr	r2, [r7, #0]
 8004740:	6892      	ldr	r2, [r2, #8]
 8004742:	430a      	orrs	r2, r1
 8004744:	431a      	orrs	r2, r3
 8004746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004748:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800474a:	e03a      	b.n	80047c2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800474c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004754:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004756:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a1e      	ldr	r2, [pc, #120]	@ (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d004      	beq.n	800476c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a1d      	ldr	r2, [pc, #116]	@ (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d10e      	bne.n	800478a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 800476c:	481a      	ldr	r0, [pc, #104]	@ (80047d8 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800476e:	f7ff fea3 	bl	80044b8 <LL_ADC_IsEnabled>
 8004772:	4604      	mov	r4, r0
 8004774:	4819      	ldr	r0, [pc, #100]	@ (80047dc <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8004776:	f7ff fe9f 	bl	80044b8 <LL_ADC_IsEnabled>
 800477a:	4603      	mov	r3, r0
 800477c:	4323      	orrs	r3, r4
 800477e:	2b00      	cmp	r3, #0
 8004780:	bf0c      	ite	eq
 8004782:	2301      	moveq	r3, #1
 8004784:	2300      	movne	r3, #0
 8004786:	b2db      	uxtb	r3, r3
 8004788:	e008      	b.n	800479c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800478a:	4817      	ldr	r0, [pc, #92]	@ (80047e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800478c:	f7ff fe94 	bl	80044b8 <LL_ADC_IsEnabled>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	bf0c      	ite	eq
 8004796:	2301      	moveq	r3, #1
 8004798:	2300      	movne	r3, #0
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b00      	cmp	r3, #0
 800479e:	d010      	beq.n	80047c2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80047a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	4b11      	ldr	r3, [pc, #68]	@ (80047ec <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80047a6:	4013      	ands	r3, r2
 80047a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80047aa:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047ac:	e009      	b.n	80047c2 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b2:	f043 0220 	orr.w	r2, r3, #32
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80047c0:	e000      	b.n	80047c4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80047c2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80047cc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	377c      	adds	r7, #124	@ 0x7c
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd90      	pop	{r4, r7, pc}
 80047d8:	40022000 	.word	0x40022000
 80047dc:	40022100 	.word	0x40022100
 80047e0:	40022300 	.word	0x40022300
 80047e4:	58026300 	.word	0x58026300
 80047e8:	58026000 	.word	0x58026000
 80047ec:	fffff0e0 	.word	0xfffff0e0

080047f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f003 0307 	and.w	r3, r3, #7
 80047fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004800:	4b0b      	ldr	r3, [pc, #44]	@ (8004830 <__NVIC_SetPriorityGrouping+0x40>)
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800480c:	4013      	ands	r3, r2
 800480e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004818:	4b06      	ldr	r3, [pc, #24]	@ (8004834 <__NVIC_SetPriorityGrouping+0x44>)
 800481a:	4313      	orrs	r3, r2
 800481c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800481e:	4a04      	ldr	r2, [pc, #16]	@ (8004830 <__NVIC_SetPriorityGrouping+0x40>)
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	60d3      	str	r3, [r2, #12]
}
 8004824:	bf00      	nop
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	e000ed00 	.word	0xe000ed00
 8004834:	05fa0000 	.word	0x05fa0000

08004838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004838:	b480      	push	{r7}
 800483a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800483c:	4b04      	ldr	r3, [pc, #16]	@ (8004850 <__NVIC_GetPriorityGrouping+0x18>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	0a1b      	lsrs	r3, r3, #8
 8004842:	f003 0307 	and.w	r3, r3, #7
}
 8004846:	4618      	mov	r0, r3
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	e000ed00 	.word	0xe000ed00

08004854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	4603      	mov	r3, r0
 800485c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800485e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004862:	2b00      	cmp	r3, #0
 8004864:	db0b      	blt.n	800487e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004866:	88fb      	ldrh	r3, [r7, #6]
 8004868:	f003 021f 	and.w	r2, r3, #31
 800486c:	4907      	ldr	r1, [pc, #28]	@ (800488c <__NVIC_EnableIRQ+0x38>)
 800486e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004872:	095b      	lsrs	r3, r3, #5
 8004874:	2001      	movs	r0, #1
 8004876:	fa00 f202 	lsl.w	r2, r0, r2
 800487a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800487e:	bf00      	nop
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	e000e100 	.word	0xe000e100

08004890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	4603      	mov	r3, r0
 8004898:	6039      	str	r1, [r7, #0]
 800489a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800489c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	db0a      	blt.n	80048ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	b2da      	uxtb	r2, r3
 80048a8:	490c      	ldr	r1, [pc, #48]	@ (80048dc <__NVIC_SetPriority+0x4c>)
 80048aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048ae:	0112      	lsls	r2, r2, #4
 80048b0:	b2d2      	uxtb	r2, r2
 80048b2:	440b      	add	r3, r1
 80048b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048b8:	e00a      	b.n	80048d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	b2da      	uxtb	r2, r3
 80048be:	4908      	ldr	r1, [pc, #32]	@ (80048e0 <__NVIC_SetPriority+0x50>)
 80048c0:	88fb      	ldrh	r3, [r7, #6]
 80048c2:	f003 030f 	and.w	r3, r3, #15
 80048c6:	3b04      	subs	r3, #4
 80048c8:	0112      	lsls	r2, r2, #4
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	440b      	add	r3, r1
 80048ce:	761a      	strb	r2, [r3, #24]
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	e000e100 	.word	0xe000e100
 80048e0:	e000ed00 	.word	0xe000ed00

080048e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b089      	sub	sp, #36	@ 0x24
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	f1c3 0307 	rsb	r3, r3, #7
 80048fe:	2b04      	cmp	r3, #4
 8004900:	bf28      	it	cs
 8004902:	2304      	movcs	r3, #4
 8004904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	3304      	adds	r3, #4
 800490a:	2b06      	cmp	r3, #6
 800490c:	d902      	bls.n	8004914 <NVIC_EncodePriority+0x30>
 800490e:	69fb      	ldr	r3, [r7, #28]
 8004910:	3b03      	subs	r3, #3
 8004912:	e000      	b.n	8004916 <NVIC_EncodePriority+0x32>
 8004914:	2300      	movs	r3, #0
 8004916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004918:	f04f 32ff 	mov.w	r2, #4294967295
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	fa02 f303 	lsl.w	r3, r2, r3
 8004922:	43da      	mvns	r2, r3
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	401a      	ands	r2, r3
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800492c:	f04f 31ff 	mov.w	r1, #4294967295
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	fa01 f303 	lsl.w	r3, r1, r3
 8004936:	43d9      	mvns	r1, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800493c:	4313      	orrs	r3, r2
         );
}
 800493e:	4618      	mov	r0, r3
 8004940:	3724      	adds	r7, #36	@ 0x24
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
	...

0800494c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	3b01      	subs	r3, #1
 8004958:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800495c:	d301      	bcc.n	8004962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800495e:	2301      	movs	r3, #1
 8004960:	e00f      	b.n	8004982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004962:	4a0a      	ldr	r2, [pc, #40]	@ (800498c <SysTick_Config+0x40>)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	3b01      	subs	r3, #1
 8004968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800496a:	210f      	movs	r1, #15
 800496c:	f04f 30ff 	mov.w	r0, #4294967295
 8004970:	f7ff ff8e 	bl	8004890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004974:	4b05      	ldr	r3, [pc, #20]	@ (800498c <SysTick_Config+0x40>)
 8004976:	2200      	movs	r2, #0
 8004978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800497a:	4b04      	ldr	r3, [pc, #16]	@ (800498c <SysTick_Config+0x40>)
 800497c:	2207      	movs	r2, #7
 800497e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3708      	adds	r7, #8
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	e000e010 	.word	0xe000e010

08004990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7ff ff29 	bl	80047f0 <__NVIC_SetPriorityGrouping>
}
 800499e:	bf00      	nop
 80049a0:	3708      	adds	r7, #8
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	b086      	sub	sp, #24
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	4603      	mov	r3, r0
 80049ae:	60b9      	str	r1, [r7, #8]
 80049b0:	607a      	str	r2, [r7, #4]
 80049b2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80049b4:	f7ff ff40 	bl	8004838 <__NVIC_GetPriorityGrouping>
 80049b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	68b9      	ldr	r1, [r7, #8]
 80049be:	6978      	ldr	r0, [r7, #20]
 80049c0:	f7ff ff90 	bl	80048e4 <NVIC_EncodePriority>
 80049c4:	4602      	mov	r2, r0
 80049c6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80049ca:	4611      	mov	r1, r2
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7ff ff5f 	bl	8004890 <__NVIC_SetPriority>
}
 80049d2:	bf00      	nop
 80049d4:	3718      	adds	r7, #24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b082      	sub	sp, #8
 80049de:	af00      	add	r7, sp, #0
 80049e0:	4603      	mov	r3, r0
 80049e2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7ff ff33 	bl	8004854 <__NVIC_EnableIRQ>
}
 80049ee:	bf00      	nop
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b082      	sub	sp, #8
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7ff ffa4 	bl	800494c <SysTick_Config>
 8004a04:	4603      	mov	r3, r0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3708      	adds	r7, #8
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
	...

08004a10 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004a14:	f3bf 8f5f 	dmb	sy
}
 8004a18:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004a1a:	4b07      	ldr	r3, [pc, #28]	@ (8004a38 <HAL_MPU_Disable+0x28>)
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1e:	4a06      	ldr	r2, [pc, #24]	@ (8004a38 <HAL_MPU_Disable+0x28>)
 8004a20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a24:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004a26:	4b05      	ldr	r3, [pc, #20]	@ (8004a3c <HAL_MPU_Disable+0x2c>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	605a      	str	r2, [r3, #4]
}
 8004a2c:	bf00      	nop
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	e000ed00 	.word	0xe000ed00
 8004a3c:	e000ed90 	.word	0xe000ed90

08004a40 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004a48:	4a0b      	ldr	r2, [pc, #44]	@ (8004a78 <HAL_MPU_Enable+0x38>)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004a52:	4b0a      	ldr	r3, [pc, #40]	@ (8004a7c <HAL_MPU_Enable+0x3c>)
 8004a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a56:	4a09      	ldr	r2, [pc, #36]	@ (8004a7c <HAL_MPU_Enable+0x3c>)
 8004a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a5c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8004a5e:	f3bf 8f4f 	dsb	sy
}
 8004a62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004a64:	f3bf 8f6f 	isb	sy
}
 8004a68:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	e000ed90 	.word	0xe000ed90
 8004a7c:	e000ed00 	.word	0xe000ed00

08004a80 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	785a      	ldrb	r2, [r3, #1]
 8004a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8004afc <HAL_MPU_ConfigRegion+0x7c>)
 8004a8e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004a90:	4b1a      	ldr	r3, [pc, #104]	@ (8004afc <HAL_MPU_ConfigRegion+0x7c>)
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	4a19      	ldr	r2, [pc, #100]	@ (8004afc <HAL_MPU_ConfigRegion+0x7c>)
 8004a96:	f023 0301 	bic.w	r3, r3, #1
 8004a9a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004a9c:	4a17      	ldr	r2, [pc, #92]	@ (8004afc <HAL_MPU_ConfigRegion+0x7c>)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	7b1b      	ldrb	r3, [r3, #12]
 8004aa8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	7adb      	ldrb	r3, [r3, #11]
 8004aae:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004ab0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	7a9b      	ldrb	r3, [r3, #10]
 8004ab6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004ab8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	7b5b      	ldrb	r3, [r3, #13]
 8004abe:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004ac0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	7b9b      	ldrb	r3, [r3, #14]
 8004ac6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004ac8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	7bdb      	ldrb	r3, [r3, #15]
 8004ace:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004ad0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	7a5b      	ldrb	r3, [r3, #9]
 8004ad6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004ad8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	7a1b      	ldrb	r3, [r3, #8]
 8004ade:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004ae0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	7812      	ldrb	r2, [r2, #0]
 8004ae6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004ae8:	4a04      	ldr	r2, [pc, #16]	@ (8004afc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004aea:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004aec:	6113      	str	r3, [r2, #16]
}
 8004aee:	bf00      	nop
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	e000ed90 	.word	0xe000ed90

08004b00 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004b08:	f7fe fa6a 	bl	8002fe0 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e316      	b.n	8005146 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a66      	ldr	r2, [pc, #408]	@ (8004cb8 <HAL_DMA_Init+0x1b8>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d04a      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a65      	ldr	r2, [pc, #404]	@ (8004cbc <HAL_DMA_Init+0x1bc>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d045      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a63      	ldr	r2, [pc, #396]	@ (8004cc0 <HAL_DMA_Init+0x1c0>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d040      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a62      	ldr	r2, [pc, #392]	@ (8004cc4 <HAL_DMA_Init+0x1c4>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d03b      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a60      	ldr	r2, [pc, #384]	@ (8004cc8 <HAL_DMA_Init+0x1c8>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d036      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a5f      	ldr	r2, [pc, #380]	@ (8004ccc <HAL_DMA_Init+0x1cc>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d031      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a5d      	ldr	r2, [pc, #372]	@ (8004cd0 <HAL_DMA_Init+0x1d0>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d02c      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a5c      	ldr	r2, [pc, #368]	@ (8004cd4 <HAL_DMA_Init+0x1d4>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d027      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a5a      	ldr	r2, [pc, #360]	@ (8004cd8 <HAL_DMA_Init+0x1d8>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d022      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a59      	ldr	r2, [pc, #356]	@ (8004cdc <HAL_DMA_Init+0x1dc>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d01d      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a57      	ldr	r2, [pc, #348]	@ (8004ce0 <HAL_DMA_Init+0x1e0>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d018      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a56      	ldr	r2, [pc, #344]	@ (8004ce4 <HAL_DMA_Init+0x1e4>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d013      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a54      	ldr	r2, [pc, #336]	@ (8004ce8 <HAL_DMA_Init+0x1e8>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d00e      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a53      	ldr	r2, [pc, #332]	@ (8004cec <HAL_DMA_Init+0x1ec>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d009      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a51      	ldr	r2, [pc, #324]	@ (8004cf0 <HAL_DMA_Init+0x1f0>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d004      	beq.n	8004bb8 <HAL_DMA_Init+0xb8>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a50      	ldr	r2, [pc, #320]	@ (8004cf4 <HAL_DMA_Init+0x1f4>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d101      	bne.n	8004bbc <HAL_DMA_Init+0xbc>
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e000      	b.n	8004bbe <HAL_DMA_Init+0xbe>
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 813b 	beq.w	8004e3a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a37      	ldr	r2, [pc, #220]	@ (8004cb8 <HAL_DMA_Init+0x1b8>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d04a      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a36      	ldr	r2, [pc, #216]	@ (8004cbc <HAL_DMA_Init+0x1bc>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d045      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a34      	ldr	r2, [pc, #208]	@ (8004cc0 <HAL_DMA_Init+0x1c0>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d040      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a33      	ldr	r2, [pc, #204]	@ (8004cc4 <HAL_DMA_Init+0x1c4>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d03b      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a31      	ldr	r2, [pc, #196]	@ (8004cc8 <HAL_DMA_Init+0x1c8>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d036      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a30      	ldr	r2, [pc, #192]	@ (8004ccc <HAL_DMA_Init+0x1cc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d031      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a2e      	ldr	r2, [pc, #184]	@ (8004cd0 <HAL_DMA_Init+0x1d0>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d02c      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a2d      	ldr	r2, [pc, #180]	@ (8004cd4 <HAL_DMA_Init+0x1d4>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d027      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a2b      	ldr	r2, [pc, #172]	@ (8004cd8 <HAL_DMA_Init+0x1d8>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d022      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a2a      	ldr	r2, [pc, #168]	@ (8004cdc <HAL_DMA_Init+0x1dc>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d01d      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a28      	ldr	r2, [pc, #160]	@ (8004ce0 <HAL_DMA_Init+0x1e0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d018      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a27      	ldr	r2, [pc, #156]	@ (8004ce4 <HAL_DMA_Init+0x1e4>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d013      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a25      	ldr	r2, [pc, #148]	@ (8004ce8 <HAL_DMA_Init+0x1e8>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d00e      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a24      	ldr	r2, [pc, #144]	@ (8004cec <HAL_DMA_Init+0x1ec>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d009      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a22      	ldr	r2, [pc, #136]	@ (8004cf0 <HAL_DMA_Init+0x1f0>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d004      	beq.n	8004c74 <HAL_DMA_Init+0x174>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a21      	ldr	r2, [pc, #132]	@ (8004cf4 <HAL_DMA_Init+0x1f4>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d108      	bne.n	8004c86 <HAL_DMA_Init+0x186>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 0201 	bic.w	r2, r2, #1
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	e007      	b.n	8004c96 <HAL_DMA_Init+0x196>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f022 0201 	bic.w	r2, r2, #1
 8004c94:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004c96:	e02f      	b.n	8004cf8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c98:	f7fe f9a2 	bl	8002fe0 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b05      	cmp	r3, #5
 8004ca4:	d928      	bls.n	8004cf8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2220      	movs	r2, #32
 8004caa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2203      	movs	r2, #3
 8004cb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e246      	b.n	8005146 <HAL_DMA_Init+0x646>
 8004cb8:	40020010 	.word	0x40020010
 8004cbc:	40020028 	.word	0x40020028
 8004cc0:	40020040 	.word	0x40020040
 8004cc4:	40020058 	.word	0x40020058
 8004cc8:	40020070 	.word	0x40020070
 8004ccc:	40020088 	.word	0x40020088
 8004cd0:	400200a0 	.word	0x400200a0
 8004cd4:	400200b8 	.word	0x400200b8
 8004cd8:	40020410 	.word	0x40020410
 8004cdc:	40020428 	.word	0x40020428
 8004ce0:	40020440 	.word	0x40020440
 8004ce4:	40020458 	.word	0x40020458
 8004ce8:	40020470 	.word	0x40020470
 8004cec:	40020488 	.word	0x40020488
 8004cf0:	400204a0 	.word	0x400204a0
 8004cf4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1c8      	bne.n	8004c98 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4b83      	ldr	r3, [pc, #524]	@ (8004f20 <HAL_DMA_Init+0x420>)
 8004d12:	4013      	ands	r3, r2
 8004d14:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004d1e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d2a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d36:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	d107      	bne.n	8004d5c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d54:	4313      	orrs	r3, r2
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004d5c:	4b71      	ldr	r3, [pc, #452]	@ (8004f24 <HAL_DMA_Init+0x424>)
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	4b71      	ldr	r3, [pc, #452]	@ (8004f28 <HAL_DMA_Init+0x428>)
 8004d62:	4013      	ands	r3, r2
 8004d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d68:	d328      	bcc.n	8004dbc <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	2b28      	cmp	r3, #40	@ 0x28
 8004d70:	d903      	bls.n	8004d7a <HAL_DMA_Init+0x27a>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d78:	d917      	bls.n	8004daa <HAL_DMA_Init+0x2aa>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004d80:	d903      	bls.n	8004d8a <HAL_DMA_Init+0x28a>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	2b42      	cmp	r3, #66	@ 0x42
 8004d88:	d90f      	bls.n	8004daa <HAL_DMA_Init+0x2aa>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2b46      	cmp	r3, #70	@ 0x46
 8004d90:	d903      	bls.n	8004d9a <HAL_DMA_Init+0x29a>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b48      	cmp	r3, #72	@ 0x48
 8004d98:	d907      	bls.n	8004daa <HAL_DMA_Init+0x2aa>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	2b4e      	cmp	r3, #78	@ 0x4e
 8004da0:	d905      	bls.n	8004dae <HAL_DMA_Init+0x2ae>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	2b52      	cmp	r3, #82	@ 0x52
 8004da8:	d801      	bhi.n	8004dae <HAL_DMA_Init+0x2ae>
 8004daa:	2301      	movs	r3, #1
 8004dac:	e000      	b.n	8004db0 <HAL_DMA_Init+0x2b0>
 8004dae:	2300      	movs	r3, #0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dba:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	695b      	ldr	r3, [r3, #20]
 8004dca:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	f023 0307 	bic.w	r3, r3, #7
 8004dd2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de2:	2b04      	cmp	r3, #4
 8004de4:	d117      	bne.n	8004e16 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00e      	beq.n	8004e16 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f002 fb3f 	bl	800747c <DMA_CheckFifoParam>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2240      	movs	r2, #64	@ 0x40
 8004e08:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e197      	b.n	8005146 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f002 fa7a 	bl	8007318 <DMA_CalcBaseAndBitshift>
 8004e24:	4603      	mov	r3, r0
 8004e26:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e2c:	f003 031f 	and.w	r3, r3, #31
 8004e30:	223f      	movs	r2, #63	@ 0x3f
 8004e32:	409a      	lsls	r2, r3
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	609a      	str	r2, [r3, #8]
 8004e38:	e0cd      	b.n	8004fd6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a3b      	ldr	r2, [pc, #236]	@ (8004f2c <HAL_DMA_Init+0x42c>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d022      	beq.n	8004e8a <HAL_DMA_Init+0x38a>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a39      	ldr	r2, [pc, #228]	@ (8004f30 <HAL_DMA_Init+0x430>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d01d      	beq.n	8004e8a <HAL_DMA_Init+0x38a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a38      	ldr	r2, [pc, #224]	@ (8004f34 <HAL_DMA_Init+0x434>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d018      	beq.n	8004e8a <HAL_DMA_Init+0x38a>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a36      	ldr	r2, [pc, #216]	@ (8004f38 <HAL_DMA_Init+0x438>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d013      	beq.n	8004e8a <HAL_DMA_Init+0x38a>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4a35      	ldr	r2, [pc, #212]	@ (8004f3c <HAL_DMA_Init+0x43c>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d00e      	beq.n	8004e8a <HAL_DMA_Init+0x38a>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a33      	ldr	r2, [pc, #204]	@ (8004f40 <HAL_DMA_Init+0x440>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d009      	beq.n	8004e8a <HAL_DMA_Init+0x38a>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a32      	ldr	r2, [pc, #200]	@ (8004f44 <HAL_DMA_Init+0x444>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d004      	beq.n	8004e8a <HAL_DMA_Init+0x38a>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a30      	ldr	r2, [pc, #192]	@ (8004f48 <HAL_DMA_Init+0x448>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d101      	bne.n	8004e8e <HAL_DMA_Init+0x38e>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e000      	b.n	8004e90 <HAL_DMA_Init+0x390>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 8097 	beq.w	8004fc4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a24      	ldr	r2, [pc, #144]	@ (8004f2c <HAL_DMA_Init+0x42c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d021      	beq.n	8004ee4 <HAL_DMA_Init+0x3e4>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a22      	ldr	r2, [pc, #136]	@ (8004f30 <HAL_DMA_Init+0x430>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d01c      	beq.n	8004ee4 <HAL_DMA_Init+0x3e4>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a21      	ldr	r2, [pc, #132]	@ (8004f34 <HAL_DMA_Init+0x434>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d017      	beq.n	8004ee4 <HAL_DMA_Init+0x3e4>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8004f38 <HAL_DMA_Init+0x438>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d012      	beq.n	8004ee4 <HAL_DMA_Init+0x3e4>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a1e      	ldr	r2, [pc, #120]	@ (8004f3c <HAL_DMA_Init+0x43c>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d00d      	beq.n	8004ee4 <HAL_DMA_Init+0x3e4>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8004f40 <HAL_DMA_Init+0x440>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d008      	beq.n	8004ee4 <HAL_DMA_Init+0x3e4>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a1b      	ldr	r2, [pc, #108]	@ (8004f44 <HAL_DMA_Init+0x444>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d003      	beq.n	8004ee4 <HAL_DMA_Init+0x3e4>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a19      	ldr	r2, [pc, #100]	@ (8004f48 <HAL_DMA_Init+0x448>)
 8004ee2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004efc:	697a      	ldr	r2, [r7, #20]
 8004efe:	4b13      	ldr	r3, [pc, #76]	@ (8004f4c <HAL_DMA_Init+0x44c>)
 8004f00:	4013      	ands	r3, r2
 8004f02:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	2b40      	cmp	r3, #64	@ 0x40
 8004f0a:	d021      	beq.n	8004f50 <HAL_DMA_Init+0x450>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	2b80      	cmp	r3, #128	@ 0x80
 8004f12:	d102      	bne.n	8004f1a <HAL_DMA_Init+0x41a>
 8004f14:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004f18:	e01b      	b.n	8004f52 <HAL_DMA_Init+0x452>
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	e019      	b.n	8004f52 <HAL_DMA_Init+0x452>
 8004f1e:	bf00      	nop
 8004f20:	fe10803f 	.word	0xfe10803f
 8004f24:	5c001000 	.word	0x5c001000
 8004f28:	ffff0000 	.word	0xffff0000
 8004f2c:	58025408 	.word	0x58025408
 8004f30:	5802541c 	.word	0x5802541c
 8004f34:	58025430 	.word	0x58025430
 8004f38:	58025444 	.word	0x58025444
 8004f3c:	58025458 	.word	0x58025458
 8004f40:	5802546c 	.word	0x5802546c
 8004f44:	58025480 	.word	0x58025480
 8004f48:	58025494 	.word	0x58025494
 8004f4c:	fffe000f 	.word	0xfffe000f
 8004f50:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004f52:	687a      	ldr	r2, [r7, #4]
 8004f54:	68d2      	ldr	r2, [r2, #12]
 8004f56:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004f58:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004f60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004f68:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004f70:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004f78:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004f80:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004f82:	697a      	ldr	r2, [r7, #20]
 8004f84:	4313      	orrs	r3, r2
 8004f86:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	461a      	mov	r2, r3
 8004f96:	4b6e      	ldr	r3, [pc, #440]	@ (8005150 <HAL_DMA_Init+0x650>)
 8004f98:	4413      	add	r3, r2
 8004f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8005154 <HAL_DMA_Init+0x654>)
 8004f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa0:	091b      	lsrs	r3, r3, #4
 8004fa2:	009a      	lsls	r2, r3, #2
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f002 f9b5 	bl	8007318 <DMA_CalcBaseAndBitshift>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fb6:	f003 031f 	and.w	r3, r3, #31
 8004fba:	2201      	movs	r2, #1
 8004fbc:	409a      	lsls	r2, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	605a      	str	r2, [r3, #4]
 8004fc2:	e008      	b.n	8004fd6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2240      	movs	r2, #64	@ 0x40
 8004fc8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2203      	movs	r2, #3
 8004fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e0b7      	b.n	8005146 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a5f      	ldr	r2, [pc, #380]	@ (8005158 <HAL_DMA_Init+0x658>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d072      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a5d      	ldr	r2, [pc, #372]	@ (800515c <HAL_DMA_Init+0x65c>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d06d      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a5c      	ldr	r2, [pc, #368]	@ (8005160 <HAL_DMA_Init+0x660>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d068      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a5a      	ldr	r2, [pc, #360]	@ (8005164 <HAL_DMA_Init+0x664>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d063      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a59      	ldr	r2, [pc, #356]	@ (8005168 <HAL_DMA_Init+0x668>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d05e      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a57      	ldr	r2, [pc, #348]	@ (800516c <HAL_DMA_Init+0x66c>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d059      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a56      	ldr	r2, [pc, #344]	@ (8005170 <HAL_DMA_Init+0x670>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d054      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a54      	ldr	r2, [pc, #336]	@ (8005174 <HAL_DMA_Init+0x674>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d04f      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a53      	ldr	r2, [pc, #332]	@ (8005178 <HAL_DMA_Init+0x678>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d04a      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a51      	ldr	r2, [pc, #324]	@ (800517c <HAL_DMA_Init+0x67c>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d045      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a50      	ldr	r2, [pc, #320]	@ (8005180 <HAL_DMA_Init+0x680>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d040      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a4e      	ldr	r2, [pc, #312]	@ (8005184 <HAL_DMA_Init+0x684>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d03b      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a4d      	ldr	r2, [pc, #308]	@ (8005188 <HAL_DMA_Init+0x688>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d036      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a4b      	ldr	r2, [pc, #300]	@ (800518c <HAL_DMA_Init+0x68c>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d031      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a4a      	ldr	r2, [pc, #296]	@ (8005190 <HAL_DMA_Init+0x690>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d02c      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a48      	ldr	r2, [pc, #288]	@ (8005194 <HAL_DMA_Init+0x694>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d027      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a47      	ldr	r2, [pc, #284]	@ (8005198 <HAL_DMA_Init+0x698>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d022      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a45      	ldr	r2, [pc, #276]	@ (800519c <HAL_DMA_Init+0x69c>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d01d      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a44      	ldr	r2, [pc, #272]	@ (80051a0 <HAL_DMA_Init+0x6a0>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d018      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a42      	ldr	r2, [pc, #264]	@ (80051a4 <HAL_DMA_Init+0x6a4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d013      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a41      	ldr	r2, [pc, #260]	@ (80051a8 <HAL_DMA_Init+0x6a8>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d00e      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a3f      	ldr	r2, [pc, #252]	@ (80051ac <HAL_DMA_Init+0x6ac>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d009      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a3e      	ldr	r2, [pc, #248]	@ (80051b0 <HAL_DMA_Init+0x6b0>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d004      	beq.n	80050c6 <HAL_DMA_Init+0x5c6>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a3c      	ldr	r2, [pc, #240]	@ (80051b4 <HAL_DMA_Init+0x6b4>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d101      	bne.n	80050ca <HAL_DMA_Init+0x5ca>
 80050c6:	2301      	movs	r3, #1
 80050c8:	e000      	b.n	80050cc <HAL_DMA_Init+0x5cc>
 80050ca:	2300      	movs	r3, #0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d032      	beq.n	8005136 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f002 fa4f 	bl	8007574 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	2b80      	cmp	r3, #128	@ 0x80
 80050dc:	d102      	bne.n	80050e4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685a      	ldr	r2, [r3, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ec:	b2d2      	uxtb	r2, r2
 80050ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80050f8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d010      	beq.n	8005124 <HAL_DMA_Init+0x624>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2b08      	cmp	r3, #8
 8005108:	d80c      	bhi.n	8005124 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f002 facc 	bl	80076a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005120:	605a      	str	r2, [r3, #4]
 8005122:	e008      	b.n	8005136 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3718      	adds	r7, #24
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	a7fdabf8 	.word	0xa7fdabf8
 8005154:	cccccccd 	.word	0xcccccccd
 8005158:	40020010 	.word	0x40020010
 800515c:	40020028 	.word	0x40020028
 8005160:	40020040 	.word	0x40020040
 8005164:	40020058 	.word	0x40020058
 8005168:	40020070 	.word	0x40020070
 800516c:	40020088 	.word	0x40020088
 8005170:	400200a0 	.word	0x400200a0
 8005174:	400200b8 	.word	0x400200b8
 8005178:	40020410 	.word	0x40020410
 800517c:	40020428 	.word	0x40020428
 8005180:	40020440 	.word	0x40020440
 8005184:	40020458 	.word	0x40020458
 8005188:	40020470 	.word	0x40020470
 800518c:	40020488 	.word	0x40020488
 8005190:	400204a0 	.word	0x400204a0
 8005194:	400204b8 	.word	0x400204b8
 8005198:	58025408 	.word	0x58025408
 800519c:	5802541c 	.word	0x5802541c
 80051a0:	58025430 	.word	0x58025430
 80051a4:	58025444 	.word	0x58025444
 80051a8:	58025458 	.word	0x58025458
 80051ac:	5802546c 	.word	0x5802546c
 80051b0:	58025480 	.word	0x58025480
 80051b4:	58025494 	.word	0x58025494

080051b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
 80051c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051c6:	2300      	movs	r3, #0
 80051c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d101      	bne.n	80051d4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e226      	b.n	8005622 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d101      	bne.n	80051e2 <HAL_DMA_Start_IT+0x2a>
 80051de:	2302      	movs	r3, #2
 80051e0:	e21f      	b.n	8005622 <HAL_DMA_Start_IT+0x46a>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2201      	movs	r2, #1
 80051e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	f040 820a 	bne.w	800560c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2202      	movs	r2, #2
 80051fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a68      	ldr	r2, [pc, #416]	@ (80053ac <HAL_DMA_Start_IT+0x1f4>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d04a      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a66      	ldr	r2, [pc, #408]	@ (80053b0 <HAL_DMA_Start_IT+0x1f8>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d045      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a65      	ldr	r2, [pc, #404]	@ (80053b4 <HAL_DMA_Start_IT+0x1fc>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d040      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a63      	ldr	r2, [pc, #396]	@ (80053b8 <HAL_DMA_Start_IT+0x200>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d03b      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a62      	ldr	r2, [pc, #392]	@ (80053bc <HAL_DMA_Start_IT+0x204>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d036      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a60      	ldr	r2, [pc, #384]	@ (80053c0 <HAL_DMA_Start_IT+0x208>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d031      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a5f      	ldr	r2, [pc, #380]	@ (80053c4 <HAL_DMA_Start_IT+0x20c>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d02c      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a5d      	ldr	r2, [pc, #372]	@ (80053c8 <HAL_DMA_Start_IT+0x210>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d027      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a5c      	ldr	r2, [pc, #368]	@ (80053cc <HAL_DMA_Start_IT+0x214>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d022      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a5a      	ldr	r2, [pc, #360]	@ (80053d0 <HAL_DMA_Start_IT+0x218>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d01d      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a59      	ldr	r2, [pc, #356]	@ (80053d4 <HAL_DMA_Start_IT+0x21c>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d018      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a57      	ldr	r2, [pc, #348]	@ (80053d8 <HAL_DMA_Start_IT+0x220>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d013      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a56      	ldr	r2, [pc, #344]	@ (80053dc <HAL_DMA_Start_IT+0x224>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d00e      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a54      	ldr	r2, [pc, #336]	@ (80053e0 <HAL_DMA_Start_IT+0x228>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d009      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a53      	ldr	r2, [pc, #332]	@ (80053e4 <HAL_DMA_Start_IT+0x22c>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d004      	beq.n	80052a6 <HAL_DMA_Start_IT+0xee>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a51      	ldr	r2, [pc, #324]	@ (80053e8 <HAL_DMA_Start_IT+0x230>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d108      	bne.n	80052b8 <HAL_DMA_Start_IT+0x100>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0201 	bic.w	r2, r2, #1
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	e007      	b.n	80052c8 <HAL_DMA_Start_IT+0x110>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f022 0201 	bic.w	r2, r2, #1
 80052c6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	68b9      	ldr	r1, [r7, #8]
 80052ce:	68f8      	ldr	r0, [r7, #12]
 80052d0:	f001 fe76 	bl	8006fc0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a34      	ldr	r2, [pc, #208]	@ (80053ac <HAL_DMA_Start_IT+0x1f4>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d04a      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a33      	ldr	r2, [pc, #204]	@ (80053b0 <HAL_DMA_Start_IT+0x1f8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d045      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a31      	ldr	r2, [pc, #196]	@ (80053b4 <HAL_DMA_Start_IT+0x1fc>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d040      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a30      	ldr	r2, [pc, #192]	@ (80053b8 <HAL_DMA_Start_IT+0x200>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d03b      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a2e      	ldr	r2, [pc, #184]	@ (80053bc <HAL_DMA_Start_IT+0x204>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d036      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a2d      	ldr	r2, [pc, #180]	@ (80053c0 <HAL_DMA_Start_IT+0x208>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d031      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a2b      	ldr	r2, [pc, #172]	@ (80053c4 <HAL_DMA_Start_IT+0x20c>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d02c      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a2a      	ldr	r2, [pc, #168]	@ (80053c8 <HAL_DMA_Start_IT+0x210>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d027      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a28      	ldr	r2, [pc, #160]	@ (80053cc <HAL_DMA_Start_IT+0x214>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d022      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a27      	ldr	r2, [pc, #156]	@ (80053d0 <HAL_DMA_Start_IT+0x218>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d01d      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a25      	ldr	r2, [pc, #148]	@ (80053d4 <HAL_DMA_Start_IT+0x21c>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d018      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a24      	ldr	r2, [pc, #144]	@ (80053d8 <HAL_DMA_Start_IT+0x220>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d013      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a22      	ldr	r2, [pc, #136]	@ (80053dc <HAL_DMA_Start_IT+0x224>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d00e      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a21      	ldr	r2, [pc, #132]	@ (80053e0 <HAL_DMA_Start_IT+0x228>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d009      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a1f      	ldr	r2, [pc, #124]	@ (80053e4 <HAL_DMA_Start_IT+0x22c>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d004      	beq.n	8005374 <HAL_DMA_Start_IT+0x1bc>
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a1e      	ldr	r2, [pc, #120]	@ (80053e8 <HAL_DMA_Start_IT+0x230>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d101      	bne.n	8005378 <HAL_DMA_Start_IT+0x1c0>
 8005374:	2301      	movs	r3, #1
 8005376:	e000      	b.n	800537a <HAL_DMA_Start_IT+0x1c2>
 8005378:	2300      	movs	r3, #0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d036      	beq.n	80053ec <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f023 021e 	bic.w	r2, r3, #30
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f042 0216 	orr.w	r2, r2, #22
 8005390:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005396:	2b00      	cmp	r3, #0
 8005398:	d03e      	beq.n	8005418 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f042 0208 	orr.w	r2, r2, #8
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	e035      	b.n	8005418 <HAL_DMA_Start_IT+0x260>
 80053ac:	40020010 	.word	0x40020010
 80053b0:	40020028 	.word	0x40020028
 80053b4:	40020040 	.word	0x40020040
 80053b8:	40020058 	.word	0x40020058
 80053bc:	40020070 	.word	0x40020070
 80053c0:	40020088 	.word	0x40020088
 80053c4:	400200a0 	.word	0x400200a0
 80053c8:	400200b8 	.word	0x400200b8
 80053cc:	40020410 	.word	0x40020410
 80053d0:	40020428 	.word	0x40020428
 80053d4:	40020440 	.word	0x40020440
 80053d8:	40020458 	.word	0x40020458
 80053dc:	40020470 	.word	0x40020470
 80053e0:	40020488 	.word	0x40020488
 80053e4:	400204a0 	.word	0x400204a0
 80053e8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f023 020e 	bic.w	r2, r3, #14
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f042 020a 	orr.w	r2, r2, #10
 80053fe:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005404:	2b00      	cmp	r3, #0
 8005406:	d007      	beq.n	8005418 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f042 0204 	orr.w	r2, r2, #4
 8005416:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a83      	ldr	r2, [pc, #524]	@ (800562c <HAL_DMA_Start_IT+0x474>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d072      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a82      	ldr	r2, [pc, #520]	@ (8005630 <HAL_DMA_Start_IT+0x478>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d06d      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a80      	ldr	r2, [pc, #512]	@ (8005634 <HAL_DMA_Start_IT+0x47c>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d068      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a7f      	ldr	r2, [pc, #508]	@ (8005638 <HAL_DMA_Start_IT+0x480>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d063      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a7d      	ldr	r2, [pc, #500]	@ (800563c <HAL_DMA_Start_IT+0x484>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d05e      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a7c      	ldr	r2, [pc, #496]	@ (8005640 <HAL_DMA_Start_IT+0x488>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d059      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a7a      	ldr	r2, [pc, #488]	@ (8005644 <HAL_DMA_Start_IT+0x48c>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d054      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a79      	ldr	r2, [pc, #484]	@ (8005648 <HAL_DMA_Start_IT+0x490>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d04f      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a77      	ldr	r2, [pc, #476]	@ (800564c <HAL_DMA_Start_IT+0x494>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d04a      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a76      	ldr	r2, [pc, #472]	@ (8005650 <HAL_DMA_Start_IT+0x498>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d045      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a74      	ldr	r2, [pc, #464]	@ (8005654 <HAL_DMA_Start_IT+0x49c>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d040      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a73      	ldr	r2, [pc, #460]	@ (8005658 <HAL_DMA_Start_IT+0x4a0>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d03b      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a71      	ldr	r2, [pc, #452]	@ (800565c <HAL_DMA_Start_IT+0x4a4>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d036      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a70      	ldr	r2, [pc, #448]	@ (8005660 <HAL_DMA_Start_IT+0x4a8>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d031      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a6e      	ldr	r2, [pc, #440]	@ (8005664 <HAL_DMA_Start_IT+0x4ac>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d02c      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a6d      	ldr	r2, [pc, #436]	@ (8005668 <HAL_DMA_Start_IT+0x4b0>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d027      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a6b      	ldr	r2, [pc, #428]	@ (800566c <HAL_DMA_Start_IT+0x4b4>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d022      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a6a      	ldr	r2, [pc, #424]	@ (8005670 <HAL_DMA_Start_IT+0x4b8>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d01d      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a68      	ldr	r2, [pc, #416]	@ (8005674 <HAL_DMA_Start_IT+0x4bc>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d018      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a67      	ldr	r2, [pc, #412]	@ (8005678 <HAL_DMA_Start_IT+0x4c0>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d013      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a65      	ldr	r2, [pc, #404]	@ (800567c <HAL_DMA_Start_IT+0x4c4>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d00e      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a64      	ldr	r2, [pc, #400]	@ (8005680 <HAL_DMA_Start_IT+0x4c8>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d009      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a62      	ldr	r2, [pc, #392]	@ (8005684 <HAL_DMA_Start_IT+0x4cc>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d004      	beq.n	8005508 <HAL_DMA_Start_IT+0x350>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a61      	ldr	r2, [pc, #388]	@ (8005688 <HAL_DMA_Start_IT+0x4d0>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d101      	bne.n	800550c <HAL_DMA_Start_IT+0x354>
 8005508:	2301      	movs	r3, #1
 800550a:	e000      	b.n	800550e <HAL_DMA_Start_IT+0x356>
 800550c:	2300      	movs	r3, #0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01a      	beq.n	8005548 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d007      	beq.n	8005530 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800552a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800552e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005534:	2b00      	cmp	r3, #0
 8005536:	d007      	beq.n	8005548 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005542:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005546:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a37      	ldr	r2, [pc, #220]	@ (800562c <HAL_DMA_Start_IT+0x474>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d04a      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a36      	ldr	r2, [pc, #216]	@ (8005630 <HAL_DMA_Start_IT+0x478>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d045      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a34      	ldr	r2, [pc, #208]	@ (8005634 <HAL_DMA_Start_IT+0x47c>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d040      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a33      	ldr	r2, [pc, #204]	@ (8005638 <HAL_DMA_Start_IT+0x480>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d03b      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a31      	ldr	r2, [pc, #196]	@ (800563c <HAL_DMA_Start_IT+0x484>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d036      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a30      	ldr	r2, [pc, #192]	@ (8005640 <HAL_DMA_Start_IT+0x488>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d031      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a2e      	ldr	r2, [pc, #184]	@ (8005644 <HAL_DMA_Start_IT+0x48c>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d02c      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a2d      	ldr	r2, [pc, #180]	@ (8005648 <HAL_DMA_Start_IT+0x490>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d027      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a2b      	ldr	r2, [pc, #172]	@ (800564c <HAL_DMA_Start_IT+0x494>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d022      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005650 <HAL_DMA_Start_IT+0x498>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d01d      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a28      	ldr	r2, [pc, #160]	@ (8005654 <HAL_DMA_Start_IT+0x49c>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d018      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a27      	ldr	r2, [pc, #156]	@ (8005658 <HAL_DMA_Start_IT+0x4a0>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d013      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a25      	ldr	r2, [pc, #148]	@ (800565c <HAL_DMA_Start_IT+0x4a4>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d00e      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a24      	ldr	r2, [pc, #144]	@ (8005660 <HAL_DMA_Start_IT+0x4a8>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d009      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a22      	ldr	r2, [pc, #136]	@ (8005664 <HAL_DMA_Start_IT+0x4ac>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d004      	beq.n	80055e8 <HAL_DMA_Start_IT+0x430>
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a21      	ldr	r2, [pc, #132]	@ (8005668 <HAL_DMA_Start_IT+0x4b0>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d108      	bne.n	80055fa <HAL_DMA_Start_IT+0x442>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f042 0201 	orr.w	r2, r2, #1
 80055f6:	601a      	str	r2, [r3, #0]
 80055f8:	e012      	b.n	8005620 <HAL_DMA_Start_IT+0x468>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f042 0201 	orr.w	r2, r2, #1
 8005608:	601a      	str	r2, [r3, #0]
 800560a:	e009      	b.n	8005620 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005612:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005620:	7dfb      	ldrb	r3, [r7, #23]
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	40020010 	.word	0x40020010
 8005630:	40020028 	.word	0x40020028
 8005634:	40020040 	.word	0x40020040
 8005638:	40020058 	.word	0x40020058
 800563c:	40020070 	.word	0x40020070
 8005640:	40020088 	.word	0x40020088
 8005644:	400200a0 	.word	0x400200a0
 8005648:	400200b8 	.word	0x400200b8
 800564c:	40020410 	.word	0x40020410
 8005650:	40020428 	.word	0x40020428
 8005654:	40020440 	.word	0x40020440
 8005658:	40020458 	.word	0x40020458
 800565c:	40020470 	.word	0x40020470
 8005660:	40020488 	.word	0x40020488
 8005664:	400204a0 	.word	0x400204a0
 8005668:	400204b8 	.word	0x400204b8
 800566c:	58025408 	.word	0x58025408
 8005670:	5802541c 	.word	0x5802541c
 8005674:	58025430 	.word	0x58025430
 8005678:	58025444 	.word	0x58025444
 800567c:	58025458 	.word	0x58025458
 8005680:	5802546c 	.word	0x5802546c
 8005684:	58025480 	.word	0x58025480
 8005688:	58025494 	.word	0x58025494

0800568c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005694:	f7fd fca4 	bl	8002fe0 <HAL_GetTick>
 8005698:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e2dc      	b.n	8005c5e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d008      	beq.n	80056c2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2280      	movs	r2, #128	@ 0x80
 80056b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e2cd      	b.n	8005c5e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a76      	ldr	r2, [pc, #472]	@ (80058a0 <HAL_DMA_Abort+0x214>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d04a      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a74      	ldr	r2, [pc, #464]	@ (80058a4 <HAL_DMA_Abort+0x218>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d045      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a73      	ldr	r2, [pc, #460]	@ (80058a8 <HAL_DMA_Abort+0x21c>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d040      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a71      	ldr	r2, [pc, #452]	@ (80058ac <HAL_DMA_Abort+0x220>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d03b      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a70      	ldr	r2, [pc, #448]	@ (80058b0 <HAL_DMA_Abort+0x224>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d036      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a6e      	ldr	r2, [pc, #440]	@ (80058b4 <HAL_DMA_Abort+0x228>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d031      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a6d      	ldr	r2, [pc, #436]	@ (80058b8 <HAL_DMA_Abort+0x22c>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d02c      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a6b      	ldr	r2, [pc, #428]	@ (80058bc <HAL_DMA_Abort+0x230>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d027      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a6a      	ldr	r2, [pc, #424]	@ (80058c0 <HAL_DMA_Abort+0x234>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d022      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a68      	ldr	r2, [pc, #416]	@ (80058c4 <HAL_DMA_Abort+0x238>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d01d      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a67      	ldr	r2, [pc, #412]	@ (80058c8 <HAL_DMA_Abort+0x23c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d018      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a65      	ldr	r2, [pc, #404]	@ (80058cc <HAL_DMA_Abort+0x240>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d013      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a64      	ldr	r2, [pc, #400]	@ (80058d0 <HAL_DMA_Abort+0x244>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d00e      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a62      	ldr	r2, [pc, #392]	@ (80058d4 <HAL_DMA_Abort+0x248>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d009      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a61      	ldr	r2, [pc, #388]	@ (80058d8 <HAL_DMA_Abort+0x24c>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d004      	beq.n	8005762 <HAL_DMA_Abort+0xd6>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a5f      	ldr	r2, [pc, #380]	@ (80058dc <HAL_DMA_Abort+0x250>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d101      	bne.n	8005766 <HAL_DMA_Abort+0xda>
 8005762:	2301      	movs	r3, #1
 8005764:	e000      	b.n	8005768 <HAL_DMA_Abort+0xdc>
 8005766:	2300      	movs	r3, #0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d013      	beq.n	8005794 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 021e 	bic.w	r2, r2, #30
 800577a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	695a      	ldr	r2, [r3, #20]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800578a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	617b      	str	r3, [r7, #20]
 8005792:	e00a      	b.n	80057aa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 020e 	bic.w	r2, r2, #14
 80057a2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a3c      	ldr	r2, [pc, #240]	@ (80058a0 <HAL_DMA_Abort+0x214>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d072      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a3a      	ldr	r2, [pc, #232]	@ (80058a4 <HAL_DMA_Abort+0x218>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d06d      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a39      	ldr	r2, [pc, #228]	@ (80058a8 <HAL_DMA_Abort+0x21c>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d068      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a37      	ldr	r2, [pc, #220]	@ (80058ac <HAL_DMA_Abort+0x220>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d063      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a36      	ldr	r2, [pc, #216]	@ (80058b0 <HAL_DMA_Abort+0x224>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d05e      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a34      	ldr	r2, [pc, #208]	@ (80058b4 <HAL_DMA_Abort+0x228>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d059      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a33      	ldr	r2, [pc, #204]	@ (80058b8 <HAL_DMA_Abort+0x22c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d054      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a31      	ldr	r2, [pc, #196]	@ (80058bc <HAL_DMA_Abort+0x230>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d04f      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a30      	ldr	r2, [pc, #192]	@ (80058c0 <HAL_DMA_Abort+0x234>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d04a      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a2e      	ldr	r2, [pc, #184]	@ (80058c4 <HAL_DMA_Abort+0x238>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d045      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a2d      	ldr	r2, [pc, #180]	@ (80058c8 <HAL_DMA_Abort+0x23c>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d040      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a2b      	ldr	r2, [pc, #172]	@ (80058cc <HAL_DMA_Abort+0x240>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d03b      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a2a      	ldr	r2, [pc, #168]	@ (80058d0 <HAL_DMA_Abort+0x244>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d036      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a28      	ldr	r2, [pc, #160]	@ (80058d4 <HAL_DMA_Abort+0x248>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d031      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a27      	ldr	r2, [pc, #156]	@ (80058d8 <HAL_DMA_Abort+0x24c>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d02c      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a25      	ldr	r2, [pc, #148]	@ (80058dc <HAL_DMA_Abort+0x250>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d027      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a24      	ldr	r2, [pc, #144]	@ (80058e0 <HAL_DMA_Abort+0x254>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d022      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a22      	ldr	r2, [pc, #136]	@ (80058e4 <HAL_DMA_Abort+0x258>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d01d      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a21      	ldr	r2, [pc, #132]	@ (80058e8 <HAL_DMA_Abort+0x25c>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d018      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a1f      	ldr	r2, [pc, #124]	@ (80058ec <HAL_DMA_Abort+0x260>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d013      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a1e      	ldr	r2, [pc, #120]	@ (80058f0 <HAL_DMA_Abort+0x264>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d00e      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a1c      	ldr	r2, [pc, #112]	@ (80058f4 <HAL_DMA_Abort+0x268>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d009      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a1b      	ldr	r2, [pc, #108]	@ (80058f8 <HAL_DMA_Abort+0x26c>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d004      	beq.n	800589a <HAL_DMA_Abort+0x20e>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a19      	ldr	r2, [pc, #100]	@ (80058fc <HAL_DMA_Abort+0x270>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d132      	bne.n	8005900 <HAL_DMA_Abort+0x274>
 800589a:	2301      	movs	r3, #1
 800589c:	e031      	b.n	8005902 <HAL_DMA_Abort+0x276>
 800589e:	bf00      	nop
 80058a0:	40020010 	.word	0x40020010
 80058a4:	40020028 	.word	0x40020028
 80058a8:	40020040 	.word	0x40020040
 80058ac:	40020058 	.word	0x40020058
 80058b0:	40020070 	.word	0x40020070
 80058b4:	40020088 	.word	0x40020088
 80058b8:	400200a0 	.word	0x400200a0
 80058bc:	400200b8 	.word	0x400200b8
 80058c0:	40020410 	.word	0x40020410
 80058c4:	40020428 	.word	0x40020428
 80058c8:	40020440 	.word	0x40020440
 80058cc:	40020458 	.word	0x40020458
 80058d0:	40020470 	.word	0x40020470
 80058d4:	40020488 	.word	0x40020488
 80058d8:	400204a0 	.word	0x400204a0
 80058dc:	400204b8 	.word	0x400204b8
 80058e0:	58025408 	.word	0x58025408
 80058e4:	5802541c 	.word	0x5802541c
 80058e8:	58025430 	.word	0x58025430
 80058ec:	58025444 	.word	0x58025444
 80058f0:	58025458 	.word	0x58025458
 80058f4:	5802546c 	.word	0x5802546c
 80058f8:	58025480 	.word	0x58025480
 80058fc:	58025494 	.word	0x58025494
 8005900:	2300      	movs	r3, #0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d007      	beq.n	8005916 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005910:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005914:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a6d      	ldr	r2, [pc, #436]	@ (8005ad0 <HAL_DMA_Abort+0x444>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d04a      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a6b      	ldr	r2, [pc, #428]	@ (8005ad4 <HAL_DMA_Abort+0x448>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d045      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a6a      	ldr	r2, [pc, #424]	@ (8005ad8 <HAL_DMA_Abort+0x44c>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d040      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a68      	ldr	r2, [pc, #416]	@ (8005adc <HAL_DMA_Abort+0x450>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d03b      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a67      	ldr	r2, [pc, #412]	@ (8005ae0 <HAL_DMA_Abort+0x454>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d036      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a65      	ldr	r2, [pc, #404]	@ (8005ae4 <HAL_DMA_Abort+0x458>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d031      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a64      	ldr	r2, [pc, #400]	@ (8005ae8 <HAL_DMA_Abort+0x45c>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d02c      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a62      	ldr	r2, [pc, #392]	@ (8005aec <HAL_DMA_Abort+0x460>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d027      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a61      	ldr	r2, [pc, #388]	@ (8005af0 <HAL_DMA_Abort+0x464>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d022      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a5f      	ldr	r2, [pc, #380]	@ (8005af4 <HAL_DMA_Abort+0x468>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d01d      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a5e      	ldr	r2, [pc, #376]	@ (8005af8 <HAL_DMA_Abort+0x46c>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d018      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a5c      	ldr	r2, [pc, #368]	@ (8005afc <HAL_DMA_Abort+0x470>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d013      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a5b      	ldr	r2, [pc, #364]	@ (8005b00 <HAL_DMA_Abort+0x474>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d00e      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a59      	ldr	r2, [pc, #356]	@ (8005b04 <HAL_DMA_Abort+0x478>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d009      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a58      	ldr	r2, [pc, #352]	@ (8005b08 <HAL_DMA_Abort+0x47c>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d004      	beq.n	80059b6 <HAL_DMA_Abort+0x32a>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a56      	ldr	r2, [pc, #344]	@ (8005b0c <HAL_DMA_Abort+0x480>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d108      	bne.n	80059c8 <HAL_DMA_Abort+0x33c>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 0201 	bic.w	r2, r2, #1
 80059c4:	601a      	str	r2, [r3, #0]
 80059c6:	e007      	b.n	80059d8 <HAL_DMA_Abort+0x34c>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f022 0201 	bic.w	r2, r2, #1
 80059d6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80059d8:	e013      	b.n	8005a02 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80059da:	f7fd fb01 	bl	8002fe0 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b05      	cmp	r3, #5
 80059e6:	d90c      	bls.n	8005a02 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2220      	movs	r2, #32
 80059ec:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2203      	movs	r2, #3
 80059f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e12d      	b.n	8005c5e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1e5      	bne.n	80059da <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a2f      	ldr	r2, [pc, #188]	@ (8005ad0 <HAL_DMA_Abort+0x444>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d04a      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	4a2d      	ldr	r2, [pc, #180]	@ (8005ad4 <HAL_DMA_Abort+0x448>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d045      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a2c      	ldr	r2, [pc, #176]	@ (8005ad8 <HAL_DMA_Abort+0x44c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d040      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a2a      	ldr	r2, [pc, #168]	@ (8005adc <HAL_DMA_Abort+0x450>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d03b      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a29      	ldr	r2, [pc, #164]	@ (8005ae0 <HAL_DMA_Abort+0x454>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d036      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a27      	ldr	r2, [pc, #156]	@ (8005ae4 <HAL_DMA_Abort+0x458>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d031      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a26      	ldr	r2, [pc, #152]	@ (8005ae8 <HAL_DMA_Abort+0x45c>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d02c      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a24      	ldr	r2, [pc, #144]	@ (8005aec <HAL_DMA_Abort+0x460>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d027      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a23      	ldr	r2, [pc, #140]	@ (8005af0 <HAL_DMA_Abort+0x464>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d022      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a21      	ldr	r2, [pc, #132]	@ (8005af4 <HAL_DMA_Abort+0x468>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d01d      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a20      	ldr	r2, [pc, #128]	@ (8005af8 <HAL_DMA_Abort+0x46c>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d018      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a1e      	ldr	r2, [pc, #120]	@ (8005afc <HAL_DMA_Abort+0x470>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d013      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a1d      	ldr	r2, [pc, #116]	@ (8005b00 <HAL_DMA_Abort+0x474>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00e      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a1b      	ldr	r2, [pc, #108]	@ (8005b04 <HAL_DMA_Abort+0x478>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d009      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a1a      	ldr	r2, [pc, #104]	@ (8005b08 <HAL_DMA_Abort+0x47c>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d004      	beq.n	8005aae <HAL_DMA_Abort+0x422>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a18      	ldr	r2, [pc, #96]	@ (8005b0c <HAL_DMA_Abort+0x480>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d101      	bne.n	8005ab2 <HAL_DMA_Abort+0x426>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e000      	b.n	8005ab4 <HAL_DMA_Abort+0x428>
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d02b      	beq.n	8005b10 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005abc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac2:	f003 031f 	and.w	r3, r3, #31
 8005ac6:	223f      	movs	r2, #63	@ 0x3f
 8005ac8:	409a      	lsls	r2, r3
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	609a      	str	r2, [r3, #8]
 8005ace:	e02a      	b.n	8005b26 <HAL_DMA_Abort+0x49a>
 8005ad0:	40020010 	.word	0x40020010
 8005ad4:	40020028 	.word	0x40020028
 8005ad8:	40020040 	.word	0x40020040
 8005adc:	40020058 	.word	0x40020058
 8005ae0:	40020070 	.word	0x40020070
 8005ae4:	40020088 	.word	0x40020088
 8005ae8:	400200a0 	.word	0x400200a0
 8005aec:	400200b8 	.word	0x400200b8
 8005af0:	40020410 	.word	0x40020410
 8005af4:	40020428 	.word	0x40020428
 8005af8:	40020440 	.word	0x40020440
 8005afc:	40020458 	.word	0x40020458
 8005b00:	40020470 	.word	0x40020470
 8005b04:	40020488 	.word	0x40020488
 8005b08:	400204a0 	.word	0x400204a0
 8005b0c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b14:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b1a:	f003 031f 	and.w	r3, r3, #31
 8005b1e:	2201      	movs	r2, #1
 8005b20:	409a      	lsls	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a4f      	ldr	r2, [pc, #316]	@ (8005c68 <HAL_DMA_Abort+0x5dc>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d072      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a4d      	ldr	r2, [pc, #308]	@ (8005c6c <HAL_DMA_Abort+0x5e0>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d06d      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a4c      	ldr	r2, [pc, #304]	@ (8005c70 <HAL_DMA_Abort+0x5e4>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d068      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a4a      	ldr	r2, [pc, #296]	@ (8005c74 <HAL_DMA_Abort+0x5e8>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d063      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a49      	ldr	r2, [pc, #292]	@ (8005c78 <HAL_DMA_Abort+0x5ec>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d05e      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a47      	ldr	r2, [pc, #284]	@ (8005c7c <HAL_DMA_Abort+0x5f0>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d059      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a46      	ldr	r2, [pc, #280]	@ (8005c80 <HAL_DMA_Abort+0x5f4>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d054      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a44      	ldr	r2, [pc, #272]	@ (8005c84 <HAL_DMA_Abort+0x5f8>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d04f      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a43      	ldr	r2, [pc, #268]	@ (8005c88 <HAL_DMA_Abort+0x5fc>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d04a      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a41      	ldr	r2, [pc, #260]	@ (8005c8c <HAL_DMA_Abort+0x600>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d045      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a40      	ldr	r2, [pc, #256]	@ (8005c90 <HAL_DMA_Abort+0x604>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d040      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a3e      	ldr	r2, [pc, #248]	@ (8005c94 <HAL_DMA_Abort+0x608>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d03b      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a3d      	ldr	r2, [pc, #244]	@ (8005c98 <HAL_DMA_Abort+0x60c>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d036      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a3b      	ldr	r2, [pc, #236]	@ (8005c9c <HAL_DMA_Abort+0x610>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d031      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a3a      	ldr	r2, [pc, #232]	@ (8005ca0 <HAL_DMA_Abort+0x614>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d02c      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a38      	ldr	r2, [pc, #224]	@ (8005ca4 <HAL_DMA_Abort+0x618>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d027      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a37      	ldr	r2, [pc, #220]	@ (8005ca8 <HAL_DMA_Abort+0x61c>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d022      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a35      	ldr	r2, [pc, #212]	@ (8005cac <HAL_DMA_Abort+0x620>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d01d      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a34      	ldr	r2, [pc, #208]	@ (8005cb0 <HAL_DMA_Abort+0x624>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d018      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a32      	ldr	r2, [pc, #200]	@ (8005cb4 <HAL_DMA_Abort+0x628>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d013      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a31      	ldr	r2, [pc, #196]	@ (8005cb8 <HAL_DMA_Abort+0x62c>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d00e      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a2f      	ldr	r2, [pc, #188]	@ (8005cbc <HAL_DMA_Abort+0x630>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d009      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a2e      	ldr	r2, [pc, #184]	@ (8005cc0 <HAL_DMA_Abort+0x634>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d004      	beq.n	8005c16 <HAL_DMA_Abort+0x58a>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a2c      	ldr	r2, [pc, #176]	@ (8005cc4 <HAL_DMA_Abort+0x638>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d101      	bne.n	8005c1a <HAL_DMA_Abort+0x58e>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e000      	b.n	8005c1c <HAL_DMA_Abort+0x590>
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d015      	beq.n	8005c4c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005c28:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00c      	beq.n	8005c4c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c40:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005c4a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3718      	adds	r7, #24
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	40020010 	.word	0x40020010
 8005c6c:	40020028 	.word	0x40020028
 8005c70:	40020040 	.word	0x40020040
 8005c74:	40020058 	.word	0x40020058
 8005c78:	40020070 	.word	0x40020070
 8005c7c:	40020088 	.word	0x40020088
 8005c80:	400200a0 	.word	0x400200a0
 8005c84:	400200b8 	.word	0x400200b8
 8005c88:	40020410 	.word	0x40020410
 8005c8c:	40020428 	.word	0x40020428
 8005c90:	40020440 	.word	0x40020440
 8005c94:	40020458 	.word	0x40020458
 8005c98:	40020470 	.word	0x40020470
 8005c9c:	40020488 	.word	0x40020488
 8005ca0:	400204a0 	.word	0x400204a0
 8005ca4:	400204b8 	.word	0x400204b8
 8005ca8:	58025408 	.word	0x58025408
 8005cac:	5802541c 	.word	0x5802541c
 8005cb0:	58025430 	.word	0x58025430
 8005cb4:	58025444 	.word	0x58025444
 8005cb8:	58025458 	.word	0x58025458
 8005cbc:	5802546c 	.word	0x5802546c
 8005cc0:	58025480 	.word	0x58025480
 8005cc4:	58025494 	.word	0x58025494

08005cc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e237      	b.n	800614a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d004      	beq.n	8005cf0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2280      	movs	r2, #128	@ 0x80
 8005cea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e22c      	b.n	800614a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a5c      	ldr	r2, [pc, #368]	@ (8005e68 <HAL_DMA_Abort_IT+0x1a0>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d04a      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a5b      	ldr	r2, [pc, #364]	@ (8005e6c <HAL_DMA_Abort_IT+0x1a4>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d045      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a59      	ldr	r2, [pc, #356]	@ (8005e70 <HAL_DMA_Abort_IT+0x1a8>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d040      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a58      	ldr	r2, [pc, #352]	@ (8005e74 <HAL_DMA_Abort_IT+0x1ac>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d03b      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a56      	ldr	r2, [pc, #344]	@ (8005e78 <HAL_DMA_Abort_IT+0x1b0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d036      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a55      	ldr	r2, [pc, #340]	@ (8005e7c <HAL_DMA_Abort_IT+0x1b4>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d031      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a53      	ldr	r2, [pc, #332]	@ (8005e80 <HAL_DMA_Abort_IT+0x1b8>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d02c      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a52      	ldr	r2, [pc, #328]	@ (8005e84 <HAL_DMA_Abort_IT+0x1bc>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d027      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a50      	ldr	r2, [pc, #320]	@ (8005e88 <HAL_DMA_Abort_IT+0x1c0>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d022      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a4f      	ldr	r2, [pc, #316]	@ (8005e8c <HAL_DMA_Abort_IT+0x1c4>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d01d      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a4d      	ldr	r2, [pc, #308]	@ (8005e90 <HAL_DMA_Abort_IT+0x1c8>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d018      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a4c      	ldr	r2, [pc, #304]	@ (8005e94 <HAL_DMA_Abort_IT+0x1cc>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d013      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a4a      	ldr	r2, [pc, #296]	@ (8005e98 <HAL_DMA_Abort_IT+0x1d0>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d00e      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a49      	ldr	r2, [pc, #292]	@ (8005e9c <HAL_DMA_Abort_IT+0x1d4>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d009      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a47      	ldr	r2, [pc, #284]	@ (8005ea0 <HAL_DMA_Abort_IT+0x1d8>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d004      	beq.n	8005d90 <HAL_DMA_Abort_IT+0xc8>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a46      	ldr	r2, [pc, #280]	@ (8005ea4 <HAL_DMA_Abort_IT+0x1dc>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d101      	bne.n	8005d94 <HAL_DMA_Abort_IT+0xcc>
 8005d90:	2301      	movs	r3, #1
 8005d92:	e000      	b.n	8005d96 <HAL_DMA_Abort_IT+0xce>
 8005d94:	2300      	movs	r3, #0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	f000 8086 	beq.w	8005ea8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2204      	movs	r2, #4
 8005da0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a2f      	ldr	r2, [pc, #188]	@ (8005e68 <HAL_DMA_Abort_IT+0x1a0>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d04a      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a2e      	ldr	r2, [pc, #184]	@ (8005e6c <HAL_DMA_Abort_IT+0x1a4>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d045      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a2c      	ldr	r2, [pc, #176]	@ (8005e70 <HAL_DMA_Abort_IT+0x1a8>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d040      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8005e74 <HAL_DMA_Abort_IT+0x1ac>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d03b      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a29      	ldr	r2, [pc, #164]	@ (8005e78 <HAL_DMA_Abort_IT+0x1b0>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d036      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a28      	ldr	r2, [pc, #160]	@ (8005e7c <HAL_DMA_Abort_IT+0x1b4>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d031      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a26      	ldr	r2, [pc, #152]	@ (8005e80 <HAL_DMA_Abort_IT+0x1b8>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d02c      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a25      	ldr	r2, [pc, #148]	@ (8005e84 <HAL_DMA_Abort_IT+0x1bc>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d027      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a23      	ldr	r2, [pc, #140]	@ (8005e88 <HAL_DMA_Abort_IT+0x1c0>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d022      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a22      	ldr	r2, [pc, #136]	@ (8005e8c <HAL_DMA_Abort_IT+0x1c4>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	d01d      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a20      	ldr	r2, [pc, #128]	@ (8005e90 <HAL_DMA_Abort_IT+0x1c8>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d018      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a1f      	ldr	r2, [pc, #124]	@ (8005e94 <HAL_DMA_Abort_IT+0x1cc>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d013      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a1d      	ldr	r2, [pc, #116]	@ (8005e98 <HAL_DMA_Abort_IT+0x1d0>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d00e      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a1c      	ldr	r2, [pc, #112]	@ (8005e9c <HAL_DMA_Abort_IT+0x1d4>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d009      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a1a      	ldr	r2, [pc, #104]	@ (8005ea0 <HAL_DMA_Abort_IT+0x1d8>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d004      	beq.n	8005e44 <HAL_DMA_Abort_IT+0x17c>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a19      	ldr	r2, [pc, #100]	@ (8005ea4 <HAL_DMA_Abort_IT+0x1dc>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d108      	bne.n	8005e56 <HAL_DMA_Abort_IT+0x18e>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 0201 	bic.w	r2, r2, #1
 8005e52:	601a      	str	r2, [r3, #0]
 8005e54:	e178      	b.n	8006148 <HAL_DMA_Abort_IT+0x480>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 0201 	bic.w	r2, r2, #1
 8005e64:	601a      	str	r2, [r3, #0]
 8005e66:	e16f      	b.n	8006148 <HAL_DMA_Abort_IT+0x480>
 8005e68:	40020010 	.word	0x40020010
 8005e6c:	40020028 	.word	0x40020028
 8005e70:	40020040 	.word	0x40020040
 8005e74:	40020058 	.word	0x40020058
 8005e78:	40020070 	.word	0x40020070
 8005e7c:	40020088 	.word	0x40020088
 8005e80:	400200a0 	.word	0x400200a0
 8005e84:	400200b8 	.word	0x400200b8
 8005e88:	40020410 	.word	0x40020410
 8005e8c:	40020428 	.word	0x40020428
 8005e90:	40020440 	.word	0x40020440
 8005e94:	40020458 	.word	0x40020458
 8005e98:	40020470 	.word	0x40020470
 8005e9c:	40020488 	.word	0x40020488
 8005ea0:	400204a0 	.word	0x400204a0
 8005ea4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f022 020e 	bic.w	r2, r2, #14
 8005eb6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a6c      	ldr	r2, [pc, #432]	@ (8006070 <HAL_DMA_Abort_IT+0x3a8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d04a      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a6b      	ldr	r2, [pc, #428]	@ (8006074 <HAL_DMA_Abort_IT+0x3ac>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d045      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a69      	ldr	r2, [pc, #420]	@ (8006078 <HAL_DMA_Abort_IT+0x3b0>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d040      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a68      	ldr	r2, [pc, #416]	@ (800607c <HAL_DMA_Abort_IT+0x3b4>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d03b      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a66      	ldr	r2, [pc, #408]	@ (8006080 <HAL_DMA_Abort_IT+0x3b8>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d036      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a65      	ldr	r2, [pc, #404]	@ (8006084 <HAL_DMA_Abort_IT+0x3bc>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d031      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a63      	ldr	r2, [pc, #396]	@ (8006088 <HAL_DMA_Abort_IT+0x3c0>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d02c      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a62      	ldr	r2, [pc, #392]	@ (800608c <HAL_DMA_Abort_IT+0x3c4>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d027      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a60      	ldr	r2, [pc, #384]	@ (8006090 <HAL_DMA_Abort_IT+0x3c8>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d022      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a5f      	ldr	r2, [pc, #380]	@ (8006094 <HAL_DMA_Abort_IT+0x3cc>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d01d      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a5d      	ldr	r2, [pc, #372]	@ (8006098 <HAL_DMA_Abort_IT+0x3d0>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d018      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a5c      	ldr	r2, [pc, #368]	@ (800609c <HAL_DMA_Abort_IT+0x3d4>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d013      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a5a      	ldr	r2, [pc, #360]	@ (80060a0 <HAL_DMA_Abort_IT+0x3d8>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d00e      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a59      	ldr	r2, [pc, #356]	@ (80060a4 <HAL_DMA_Abort_IT+0x3dc>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d009      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a57      	ldr	r2, [pc, #348]	@ (80060a8 <HAL_DMA_Abort_IT+0x3e0>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d004      	beq.n	8005f58 <HAL_DMA_Abort_IT+0x290>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a56      	ldr	r2, [pc, #344]	@ (80060ac <HAL_DMA_Abort_IT+0x3e4>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d108      	bne.n	8005f6a <HAL_DMA_Abort_IT+0x2a2>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f022 0201 	bic.w	r2, r2, #1
 8005f66:	601a      	str	r2, [r3, #0]
 8005f68:	e007      	b.n	8005f7a <HAL_DMA_Abort_IT+0x2b2>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f022 0201 	bic.w	r2, r2, #1
 8005f78:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a3c      	ldr	r2, [pc, #240]	@ (8006070 <HAL_DMA_Abort_IT+0x3a8>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d072      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a3a      	ldr	r2, [pc, #232]	@ (8006074 <HAL_DMA_Abort_IT+0x3ac>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d06d      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a39      	ldr	r2, [pc, #228]	@ (8006078 <HAL_DMA_Abort_IT+0x3b0>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d068      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a37      	ldr	r2, [pc, #220]	@ (800607c <HAL_DMA_Abort_IT+0x3b4>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d063      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a36      	ldr	r2, [pc, #216]	@ (8006080 <HAL_DMA_Abort_IT+0x3b8>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d05e      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a34      	ldr	r2, [pc, #208]	@ (8006084 <HAL_DMA_Abort_IT+0x3bc>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d059      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a33      	ldr	r2, [pc, #204]	@ (8006088 <HAL_DMA_Abort_IT+0x3c0>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d054      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a31      	ldr	r2, [pc, #196]	@ (800608c <HAL_DMA_Abort_IT+0x3c4>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d04f      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a30      	ldr	r2, [pc, #192]	@ (8006090 <HAL_DMA_Abort_IT+0x3c8>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d04a      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a2e      	ldr	r2, [pc, #184]	@ (8006094 <HAL_DMA_Abort_IT+0x3cc>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d045      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a2d      	ldr	r2, [pc, #180]	@ (8006098 <HAL_DMA_Abort_IT+0x3d0>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d040      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a2b      	ldr	r2, [pc, #172]	@ (800609c <HAL_DMA_Abort_IT+0x3d4>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d03b      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a2a      	ldr	r2, [pc, #168]	@ (80060a0 <HAL_DMA_Abort_IT+0x3d8>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d036      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a28      	ldr	r2, [pc, #160]	@ (80060a4 <HAL_DMA_Abort_IT+0x3dc>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d031      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a27      	ldr	r2, [pc, #156]	@ (80060a8 <HAL_DMA_Abort_IT+0x3e0>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d02c      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a25      	ldr	r2, [pc, #148]	@ (80060ac <HAL_DMA_Abort_IT+0x3e4>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d027      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a24      	ldr	r2, [pc, #144]	@ (80060b0 <HAL_DMA_Abort_IT+0x3e8>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d022      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a22      	ldr	r2, [pc, #136]	@ (80060b4 <HAL_DMA_Abort_IT+0x3ec>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d01d      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a21      	ldr	r2, [pc, #132]	@ (80060b8 <HAL_DMA_Abort_IT+0x3f0>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d018      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a1f      	ldr	r2, [pc, #124]	@ (80060bc <HAL_DMA_Abort_IT+0x3f4>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d013      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a1e      	ldr	r2, [pc, #120]	@ (80060c0 <HAL_DMA_Abort_IT+0x3f8>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d00e      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a1c      	ldr	r2, [pc, #112]	@ (80060c4 <HAL_DMA_Abort_IT+0x3fc>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d009      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a1b      	ldr	r2, [pc, #108]	@ (80060c8 <HAL_DMA_Abort_IT+0x400>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d004      	beq.n	800606a <HAL_DMA_Abort_IT+0x3a2>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a19      	ldr	r2, [pc, #100]	@ (80060cc <HAL_DMA_Abort_IT+0x404>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d132      	bne.n	80060d0 <HAL_DMA_Abort_IT+0x408>
 800606a:	2301      	movs	r3, #1
 800606c:	e031      	b.n	80060d2 <HAL_DMA_Abort_IT+0x40a>
 800606e:	bf00      	nop
 8006070:	40020010 	.word	0x40020010
 8006074:	40020028 	.word	0x40020028
 8006078:	40020040 	.word	0x40020040
 800607c:	40020058 	.word	0x40020058
 8006080:	40020070 	.word	0x40020070
 8006084:	40020088 	.word	0x40020088
 8006088:	400200a0 	.word	0x400200a0
 800608c:	400200b8 	.word	0x400200b8
 8006090:	40020410 	.word	0x40020410
 8006094:	40020428 	.word	0x40020428
 8006098:	40020440 	.word	0x40020440
 800609c:	40020458 	.word	0x40020458
 80060a0:	40020470 	.word	0x40020470
 80060a4:	40020488 	.word	0x40020488
 80060a8:	400204a0 	.word	0x400204a0
 80060ac:	400204b8 	.word	0x400204b8
 80060b0:	58025408 	.word	0x58025408
 80060b4:	5802541c 	.word	0x5802541c
 80060b8:	58025430 	.word	0x58025430
 80060bc:	58025444 	.word	0x58025444
 80060c0:	58025458 	.word	0x58025458
 80060c4:	5802546c 	.word	0x5802546c
 80060c8:	58025480 	.word	0x58025480
 80060cc:	58025494 	.word	0x58025494
 80060d0:	2300      	movs	r3, #0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d028      	beq.n	8006128 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060e4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060ea:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060f0:	f003 031f 	and.w	r3, r3, #31
 80060f4:	2201      	movs	r2, #1
 80060f6:	409a      	lsls	r2, r3
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006104:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00c      	beq.n	8006128 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006118:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800611c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006126:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800613c:	2b00      	cmp	r3, #0
 800613e:	d003      	beq.n	8006148 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop

08006154 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b08a      	sub	sp, #40	@ 0x28
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006160:	4b67      	ldr	r3, [pc, #412]	@ (8006300 <HAL_DMA_IRQHandler+0x1ac>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a67      	ldr	r2, [pc, #412]	@ (8006304 <HAL_DMA_IRQHandler+0x1b0>)
 8006166:	fba2 2303 	umull	r2, r3, r2, r3
 800616a:	0a9b      	lsrs	r3, r3, #10
 800616c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006172:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006178:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800617a:	6a3b      	ldr	r3, [r7, #32]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006180:	69fb      	ldr	r3, [r7, #28]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a5f      	ldr	r2, [pc, #380]	@ (8006308 <HAL_DMA_IRQHandler+0x1b4>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d04a      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a5d      	ldr	r2, [pc, #372]	@ (800630c <HAL_DMA_IRQHandler+0x1b8>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d045      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a5c      	ldr	r2, [pc, #368]	@ (8006310 <HAL_DMA_IRQHandler+0x1bc>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d040      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a5a      	ldr	r2, [pc, #360]	@ (8006314 <HAL_DMA_IRQHandler+0x1c0>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d03b      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a59      	ldr	r2, [pc, #356]	@ (8006318 <HAL_DMA_IRQHandler+0x1c4>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d036      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a57      	ldr	r2, [pc, #348]	@ (800631c <HAL_DMA_IRQHandler+0x1c8>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d031      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a56      	ldr	r2, [pc, #344]	@ (8006320 <HAL_DMA_IRQHandler+0x1cc>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d02c      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a54      	ldr	r2, [pc, #336]	@ (8006324 <HAL_DMA_IRQHandler+0x1d0>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d027      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a53      	ldr	r2, [pc, #332]	@ (8006328 <HAL_DMA_IRQHandler+0x1d4>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d022      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a51      	ldr	r2, [pc, #324]	@ (800632c <HAL_DMA_IRQHandler+0x1d8>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d01d      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a50      	ldr	r2, [pc, #320]	@ (8006330 <HAL_DMA_IRQHandler+0x1dc>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d018      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a4e      	ldr	r2, [pc, #312]	@ (8006334 <HAL_DMA_IRQHandler+0x1e0>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d013      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a4d      	ldr	r2, [pc, #308]	@ (8006338 <HAL_DMA_IRQHandler+0x1e4>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d00e      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a4b      	ldr	r2, [pc, #300]	@ (800633c <HAL_DMA_IRQHandler+0x1e8>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d009      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a4a      	ldr	r2, [pc, #296]	@ (8006340 <HAL_DMA_IRQHandler+0x1ec>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d004      	beq.n	8006226 <HAL_DMA_IRQHandler+0xd2>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a48      	ldr	r2, [pc, #288]	@ (8006344 <HAL_DMA_IRQHandler+0x1f0>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d101      	bne.n	800622a <HAL_DMA_IRQHandler+0xd6>
 8006226:	2301      	movs	r3, #1
 8006228:	e000      	b.n	800622c <HAL_DMA_IRQHandler+0xd8>
 800622a:	2300      	movs	r3, #0
 800622c:	2b00      	cmp	r3, #0
 800622e:	f000 842b 	beq.w	8006a88 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006236:	f003 031f 	and.w	r3, r3, #31
 800623a:	2208      	movs	r2, #8
 800623c:	409a      	lsls	r2, r3
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	4013      	ands	r3, r2
 8006242:	2b00      	cmp	r3, #0
 8006244:	f000 80a2 	beq.w	800638c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a2e      	ldr	r2, [pc, #184]	@ (8006308 <HAL_DMA_IRQHandler+0x1b4>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d04a      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a2d      	ldr	r2, [pc, #180]	@ (800630c <HAL_DMA_IRQHandler+0x1b8>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d045      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a2b      	ldr	r2, [pc, #172]	@ (8006310 <HAL_DMA_IRQHandler+0x1bc>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d040      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a2a      	ldr	r2, [pc, #168]	@ (8006314 <HAL_DMA_IRQHandler+0x1c0>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d03b      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a28      	ldr	r2, [pc, #160]	@ (8006318 <HAL_DMA_IRQHandler+0x1c4>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d036      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a27      	ldr	r2, [pc, #156]	@ (800631c <HAL_DMA_IRQHandler+0x1c8>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d031      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a25      	ldr	r2, [pc, #148]	@ (8006320 <HAL_DMA_IRQHandler+0x1cc>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d02c      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a24      	ldr	r2, [pc, #144]	@ (8006324 <HAL_DMA_IRQHandler+0x1d0>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d027      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a22      	ldr	r2, [pc, #136]	@ (8006328 <HAL_DMA_IRQHandler+0x1d4>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d022      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a21      	ldr	r2, [pc, #132]	@ (800632c <HAL_DMA_IRQHandler+0x1d8>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d01d      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006330 <HAL_DMA_IRQHandler+0x1dc>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d018      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a1e      	ldr	r2, [pc, #120]	@ (8006334 <HAL_DMA_IRQHandler+0x1e0>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d013      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006338 <HAL_DMA_IRQHandler+0x1e4>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d00e      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a1b      	ldr	r2, [pc, #108]	@ (800633c <HAL_DMA_IRQHandler+0x1e8>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d009      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a19      	ldr	r2, [pc, #100]	@ (8006340 <HAL_DMA_IRQHandler+0x1ec>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d004      	beq.n	80062e8 <HAL_DMA_IRQHandler+0x194>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a18      	ldr	r2, [pc, #96]	@ (8006344 <HAL_DMA_IRQHandler+0x1f0>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d12f      	bne.n	8006348 <HAL_DMA_IRQHandler+0x1f4>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f003 0304 	and.w	r3, r3, #4
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	bf14      	ite	ne
 80062f6:	2301      	movne	r3, #1
 80062f8:	2300      	moveq	r3, #0
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	e02e      	b.n	800635c <HAL_DMA_IRQHandler+0x208>
 80062fe:	bf00      	nop
 8006300:	24000000 	.word	0x24000000
 8006304:	1b4e81b5 	.word	0x1b4e81b5
 8006308:	40020010 	.word	0x40020010
 800630c:	40020028 	.word	0x40020028
 8006310:	40020040 	.word	0x40020040
 8006314:	40020058 	.word	0x40020058
 8006318:	40020070 	.word	0x40020070
 800631c:	40020088 	.word	0x40020088
 8006320:	400200a0 	.word	0x400200a0
 8006324:	400200b8 	.word	0x400200b8
 8006328:	40020410 	.word	0x40020410
 800632c:	40020428 	.word	0x40020428
 8006330:	40020440 	.word	0x40020440
 8006334:	40020458 	.word	0x40020458
 8006338:	40020470 	.word	0x40020470
 800633c:	40020488 	.word	0x40020488
 8006340:	400204a0 	.word	0x400204a0
 8006344:	400204b8 	.word	0x400204b8
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 0308 	and.w	r3, r3, #8
 8006352:	2b00      	cmp	r3, #0
 8006354:	bf14      	ite	ne
 8006356:	2301      	movne	r3, #1
 8006358:	2300      	moveq	r3, #0
 800635a:	b2db      	uxtb	r3, r3
 800635c:	2b00      	cmp	r3, #0
 800635e:	d015      	beq.n	800638c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f022 0204 	bic.w	r2, r2, #4
 800636e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006374:	f003 031f 	and.w	r3, r3, #31
 8006378:	2208      	movs	r2, #8
 800637a:	409a      	lsls	r2, r3
 800637c:	6a3b      	ldr	r3, [r7, #32]
 800637e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006384:	f043 0201 	orr.w	r2, r3, #1
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006390:	f003 031f 	and.w	r3, r3, #31
 8006394:	69ba      	ldr	r2, [r7, #24]
 8006396:	fa22 f303 	lsr.w	r3, r2, r3
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d06e      	beq.n	8006480 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a69      	ldr	r2, [pc, #420]	@ (800654c <HAL_DMA_IRQHandler+0x3f8>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d04a      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a67      	ldr	r2, [pc, #412]	@ (8006550 <HAL_DMA_IRQHandler+0x3fc>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d045      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a66      	ldr	r2, [pc, #408]	@ (8006554 <HAL_DMA_IRQHandler+0x400>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d040      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a64      	ldr	r2, [pc, #400]	@ (8006558 <HAL_DMA_IRQHandler+0x404>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d03b      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a63      	ldr	r2, [pc, #396]	@ (800655c <HAL_DMA_IRQHandler+0x408>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d036      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a61      	ldr	r2, [pc, #388]	@ (8006560 <HAL_DMA_IRQHandler+0x40c>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d031      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a60      	ldr	r2, [pc, #384]	@ (8006564 <HAL_DMA_IRQHandler+0x410>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d02c      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a5e      	ldr	r2, [pc, #376]	@ (8006568 <HAL_DMA_IRQHandler+0x414>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d027      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a5d      	ldr	r2, [pc, #372]	@ (800656c <HAL_DMA_IRQHandler+0x418>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d022      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a5b      	ldr	r2, [pc, #364]	@ (8006570 <HAL_DMA_IRQHandler+0x41c>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d01d      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a5a      	ldr	r2, [pc, #360]	@ (8006574 <HAL_DMA_IRQHandler+0x420>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d018      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a58      	ldr	r2, [pc, #352]	@ (8006578 <HAL_DMA_IRQHandler+0x424>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d013      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a57      	ldr	r2, [pc, #348]	@ (800657c <HAL_DMA_IRQHandler+0x428>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d00e      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a55      	ldr	r2, [pc, #340]	@ (8006580 <HAL_DMA_IRQHandler+0x42c>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d009      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a54      	ldr	r2, [pc, #336]	@ (8006584 <HAL_DMA_IRQHandler+0x430>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d004      	beq.n	8006442 <HAL_DMA_IRQHandler+0x2ee>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a52      	ldr	r2, [pc, #328]	@ (8006588 <HAL_DMA_IRQHandler+0x434>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d10a      	bne.n	8006458 <HAL_DMA_IRQHandler+0x304>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800644c:	2b00      	cmp	r3, #0
 800644e:	bf14      	ite	ne
 8006450:	2301      	movne	r3, #1
 8006452:	2300      	moveq	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	e003      	b.n	8006460 <HAL_DMA_IRQHandler+0x30c>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	2300      	movs	r3, #0
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00d      	beq.n	8006480 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006468:	f003 031f 	and.w	r3, r3, #31
 800646c:	2201      	movs	r2, #1
 800646e:	409a      	lsls	r2, r3
 8006470:	6a3b      	ldr	r3, [r7, #32]
 8006472:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006478:	f043 0202 	orr.w	r2, r3, #2
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006484:	f003 031f 	and.w	r3, r3, #31
 8006488:	2204      	movs	r2, #4
 800648a:	409a      	lsls	r2, r3
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	4013      	ands	r3, r2
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 808f 	beq.w	80065b4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a2c      	ldr	r2, [pc, #176]	@ (800654c <HAL_DMA_IRQHandler+0x3f8>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d04a      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a2a      	ldr	r2, [pc, #168]	@ (8006550 <HAL_DMA_IRQHandler+0x3fc>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d045      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a29      	ldr	r2, [pc, #164]	@ (8006554 <HAL_DMA_IRQHandler+0x400>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d040      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a27      	ldr	r2, [pc, #156]	@ (8006558 <HAL_DMA_IRQHandler+0x404>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d03b      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a26      	ldr	r2, [pc, #152]	@ (800655c <HAL_DMA_IRQHandler+0x408>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d036      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a24      	ldr	r2, [pc, #144]	@ (8006560 <HAL_DMA_IRQHandler+0x40c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d031      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a23      	ldr	r2, [pc, #140]	@ (8006564 <HAL_DMA_IRQHandler+0x410>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d02c      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a21      	ldr	r2, [pc, #132]	@ (8006568 <HAL_DMA_IRQHandler+0x414>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d027      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a20      	ldr	r2, [pc, #128]	@ (800656c <HAL_DMA_IRQHandler+0x418>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d022      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a1e      	ldr	r2, [pc, #120]	@ (8006570 <HAL_DMA_IRQHandler+0x41c>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d01d      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a1d      	ldr	r2, [pc, #116]	@ (8006574 <HAL_DMA_IRQHandler+0x420>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d018      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a1b      	ldr	r2, [pc, #108]	@ (8006578 <HAL_DMA_IRQHandler+0x424>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d013      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a1a      	ldr	r2, [pc, #104]	@ (800657c <HAL_DMA_IRQHandler+0x428>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d00e      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a18      	ldr	r2, [pc, #96]	@ (8006580 <HAL_DMA_IRQHandler+0x42c>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d009      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a17      	ldr	r2, [pc, #92]	@ (8006584 <HAL_DMA_IRQHandler+0x430>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d004      	beq.n	8006536 <HAL_DMA_IRQHandler+0x3e2>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a15      	ldr	r2, [pc, #84]	@ (8006588 <HAL_DMA_IRQHandler+0x434>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d12a      	bne.n	800658c <HAL_DMA_IRQHandler+0x438>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b00      	cmp	r3, #0
 8006542:	bf14      	ite	ne
 8006544:	2301      	movne	r3, #1
 8006546:	2300      	moveq	r3, #0
 8006548:	b2db      	uxtb	r3, r3
 800654a:	e023      	b.n	8006594 <HAL_DMA_IRQHandler+0x440>
 800654c:	40020010 	.word	0x40020010
 8006550:	40020028 	.word	0x40020028
 8006554:	40020040 	.word	0x40020040
 8006558:	40020058 	.word	0x40020058
 800655c:	40020070 	.word	0x40020070
 8006560:	40020088 	.word	0x40020088
 8006564:	400200a0 	.word	0x400200a0
 8006568:	400200b8 	.word	0x400200b8
 800656c:	40020410 	.word	0x40020410
 8006570:	40020428 	.word	0x40020428
 8006574:	40020440 	.word	0x40020440
 8006578:	40020458 	.word	0x40020458
 800657c:	40020470 	.word	0x40020470
 8006580:	40020488 	.word	0x40020488
 8006584:	400204a0 	.word	0x400204a0
 8006588:	400204b8 	.word	0x400204b8
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2300      	movs	r3, #0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00d      	beq.n	80065b4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800659c:	f003 031f 	and.w	r3, r3, #31
 80065a0:	2204      	movs	r2, #4
 80065a2:	409a      	lsls	r2, r3
 80065a4:	6a3b      	ldr	r3, [r7, #32]
 80065a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ac:	f043 0204 	orr.w	r2, r3, #4
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b8:	f003 031f 	and.w	r3, r3, #31
 80065bc:	2210      	movs	r2, #16
 80065be:	409a      	lsls	r2, r3
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	4013      	ands	r3, r2
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	f000 80a6 	beq.w	8006716 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a85      	ldr	r2, [pc, #532]	@ (80067e4 <HAL_DMA_IRQHandler+0x690>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d04a      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a83      	ldr	r2, [pc, #524]	@ (80067e8 <HAL_DMA_IRQHandler+0x694>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d045      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a82      	ldr	r2, [pc, #520]	@ (80067ec <HAL_DMA_IRQHandler+0x698>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d040      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a80      	ldr	r2, [pc, #512]	@ (80067f0 <HAL_DMA_IRQHandler+0x69c>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d03b      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a7f      	ldr	r2, [pc, #508]	@ (80067f4 <HAL_DMA_IRQHandler+0x6a0>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d036      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a7d      	ldr	r2, [pc, #500]	@ (80067f8 <HAL_DMA_IRQHandler+0x6a4>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d031      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a7c      	ldr	r2, [pc, #496]	@ (80067fc <HAL_DMA_IRQHandler+0x6a8>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d02c      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a7a      	ldr	r2, [pc, #488]	@ (8006800 <HAL_DMA_IRQHandler+0x6ac>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d027      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a79      	ldr	r2, [pc, #484]	@ (8006804 <HAL_DMA_IRQHandler+0x6b0>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d022      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4a77      	ldr	r2, [pc, #476]	@ (8006808 <HAL_DMA_IRQHandler+0x6b4>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d01d      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	4a76      	ldr	r2, [pc, #472]	@ (800680c <HAL_DMA_IRQHandler+0x6b8>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d018      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a74      	ldr	r2, [pc, #464]	@ (8006810 <HAL_DMA_IRQHandler+0x6bc>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d013      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a73      	ldr	r2, [pc, #460]	@ (8006814 <HAL_DMA_IRQHandler+0x6c0>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d00e      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a71      	ldr	r2, [pc, #452]	@ (8006818 <HAL_DMA_IRQHandler+0x6c4>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d009      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a70      	ldr	r2, [pc, #448]	@ (800681c <HAL_DMA_IRQHandler+0x6c8>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d004      	beq.n	800666a <HAL_DMA_IRQHandler+0x516>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a6e      	ldr	r2, [pc, #440]	@ (8006820 <HAL_DMA_IRQHandler+0x6cc>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d10a      	bne.n	8006680 <HAL_DMA_IRQHandler+0x52c>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0308 	and.w	r3, r3, #8
 8006674:	2b00      	cmp	r3, #0
 8006676:	bf14      	ite	ne
 8006678:	2301      	movne	r3, #1
 800667a:	2300      	moveq	r3, #0
 800667c:	b2db      	uxtb	r3, r3
 800667e:	e009      	b.n	8006694 <HAL_DMA_IRQHandler+0x540>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 0304 	and.w	r3, r3, #4
 800668a:	2b00      	cmp	r3, #0
 800668c:	bf14      	ite	ne
 800668e:	2301      	movne	r3, #1
 8006690:	2300      	moveq	r3, #0
 8006692:	b2db      	uxtb	r3, r3
 8006694:	2b00      	cmp	r3, #0
 8006696:	d03e      	beq.n	8006716 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800669c:	f003 031f 	and.w	r3, r3, #31
 80066a0:	2210      	movs	r2, #16
 80066a2:	409a      	lsls	r2, r3
 80066a4:	6a3b      	ldr	r3, [r7, #32]
 80066a6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d018      	beq.n	80066e8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d108      	bne.n	80066d6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d024      	beq.n	8006716 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	4798      	blx	r3
 80066d4:	e01f      	b.n	8006716 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d01b      	beq.n	8006716 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	4798      	blx	r3
 80066e6:	e016      	b.n	8006716 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d107      	bne.n	8006706 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	681a      	ldr	r2, [r3, #0]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f022 0208 	bic.w	r2, r2, #8
 8006704:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800670a:	2b00      	cmp	r3, #0
 800670c:	d003      	beq.n	8006716 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800671a:	f003 031f 	and.w	r3, r3, #31
 800671e:	2220      	movs	r2, #32
 8006720:	409a      	lsls	r2, r3
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	4013      	ands	r3, r2
 8006726:	2b00      	cmp	r3, #0
 8006728:	f000 8110 	beq.w	800694c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a2c      	ldr	r2, [pc, #176]	@ (80067e4 <HAL_DMA_IRQHandler+0x690>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d04a      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a2b      	ldr	r2, [pc, #172]	@ (80067e8 <HAL_DMA_IRQHandler+0x694>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d045      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a29      	ldr	r2, [pc, #164]	@ (80067ec <HAL_DMA_IRQHandler+0x698>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d040      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a28      	ldr	r2, [pc, #160]	@ (80067f0 <HAL_DMA_IRQHandler+0x69c>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d03b      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a26      	ldr	r2, [pc, #152]	@ (80067f4 <HAL_DMA_IRQHandler+0x6a0>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d036      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a25      	ldr	r2, [pc, #148]	@ (80067f8 <HAL_DMA_IRQHandler+0x6a4>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d031      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a23      	ldr	r2, [pc, #140]	@ (80067fc <HAL_DMA_IRQHandler+0x6a8>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d02c      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a22      	ldr	r2, [pc, #136]	@ (8006800 <HAL_DMA_IRQHandler+0x6ac>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d027      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a20      	ldr	r2, [pc, #128]	@ (8006804 <HAL_DMA_IRQHandler+0x6b0>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d022      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a1f      	ldr	r2, [pc, #124]	@ (8006808 <HAL_DMA_IRQHandler+0x6b4>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d01d      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a1d      	ldr	r2, [pc, #116]	@ (800680c <HAL_DMA_IRQHandler+0x6b8>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d018      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a1c      	ldr	r2, [pc, #112]	@ (8006810 <HAL_DMA_IRQHandler+0x6bc>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d013      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006814 <HAL_DMA_IRQHandler+0x6c0>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d00e      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a19      	ldr	r2, [pc, #100]	@ (8006818 <HAL_DMA_IRQHandler+0x6c4>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d009      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a17      	ldr	r2, [pc, #92]	@ (800681c <HAL_DMA_IRQHandler+0x6c8>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d004      	beq.n	80067cc <HAL_DMA_IRQHandler+0x678>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a16      	ldr	r2, [pc, #88]	@ (8006820 <HAL_DMA_IRQHandler+0x6cc>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d12b      	bne.n	8006824 <HAL_DMA_IRQHandler+0x6d0>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0310 	and.w	r3, r3, #16
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	bf14      	ite	ne
 80067da:	2301      	movne	r3, #1
 80067dc:	2300      	moveq	r3, #0
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	e02a      	b.n	8006838 <HAL_DMA_IRQHandler+0x6e4>
 80067e2:	bf00      	nop
 80067e4:	40020010 	.word	0x40020010
 80067e8:	40020028 	.word	0x40020028
 80067ec:	40020040 	.word	0x40020040
 80067f0:	40020058 	.word	0x40020058
 80067f4:	40020070 	.word	0x40020070
 80067f8:	40020088 	.word	0x40020088
 80067fc:	400200a0 	.word	0x400200a0
 8006800:	400200b8 	.word	0x400200b8
 8006804:	40020410 	.word	0x40020410
 8006808:	40020428 	.word	0x40020428
 800680c:	40020440 	.word	0x40020440
 8006810:	40020458 	.word	0x40020458
 8006814:	40020470 	.word	0x40020470
 8006818:	40020488 	.word	0x40020488
 800681c:	400204a0 	.word	0x400204a0
 8006820:	400204b8 	.word	0x400204b8
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b00      	cmp	r3, #0
 8006830:	bf14      	ite	ne
 8006832:	2301      	movne	r3, #1
 8006834:	2300      	moveq	r3, #0
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 8087 	beq.w	800694c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006842:	f003 031f 	and.w	r3, r3, #31
 8006846:	2220      	movs	r2, #32
 8006848:	409a      	lsls	r2, r3
 800684a:	6a3b      	ldr	r3, [r7, #32]
 800684c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006854:	b2db      	uxtb	r3, r3
 8006856:	2b04      	cmp	r3, #4
 8006858:	d139      	bne.n	80068ce <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f022 0216 	bic.w	r2, r2, #22
 8006868:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	695a      	ldr	r2, [r3, #20]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006878:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687e:	2b00      	cmp	r3, #0
 8006880:	d103      	bne.n	800688a <HAL_DMA_IRQHandler+0x736>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006886:	2b00      	cmp	r3, #0
 8006888:	d007      	beq.n	800689a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f022 0208 	bic.w	r2, r2, #8
 8006898:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800689e:	f003 031f 	and.w	r3, r3, #31
 80068a2:	223f      	movs	r2, #63	@ 0x3f
 80068a4:	409a      	lsls	r2, r3
 80068a6:	6a3b      	ldr	r3, [r7, #32]
 80068a8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2201      	movs	r2, #1
 80068ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068be:	2b00      	cmp	r3, #0
 80068c0:	f000 834a 	beq.w	8006f58 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	4798      	blx	r3
          }
          return;
 80068cc:	e344      	b.n	8006f58 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d018      	beq.n	800690e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d108      	bne.n	80068fc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d02c      	beq.n	800694c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	4798      	blx	r3
 80068fa:	e027      	b.n	800694c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006900:	2b00      	cmp	r3, #0
 8006902:	d023      	beq.n	800694c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	4798      	blx	r3
 800690c:	e01e      	b.n	800694c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006918:	2b00      	cmp	r3, #0
 800691a:	d10f      	bne.n	800693c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 0210 	bic.w	r2, r2, #16
 800692a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2201      	movs	r2, #1
 8006930:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006940:	2b00      	cmp	r3, #0
 8006942:	d003      	beq.n	800694c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006950:	2b00      	cmp	r3, #0
 8006952:	f000 8306 	beq.w	8006f62 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 8088 	beq.w	8006a74 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2204      	movs	r2, #4
 8006968:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a7a      	ldr	r2, [pc, #488]	@ (8006b5c <HAL_DMA_IRQHandler+0xa08>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d04a      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a79      	ldr	r2, [pc, #484]	@ (8006b60 <HAL_DMA_IRQHandler+0xa0c>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d045      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a77      	ldr	r2, [pc, #476]	@ (8006b64 <HAL_DMA_IRQHandler+0xa10>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d040      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a76      	ldr	r2, [pc, #472]	@ (8006b68 <HAL_DMA_IRQHandler+0xa14>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d03b      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a74      	ldr	r2, [pc, #464]	@ (8006b6c <HAL_DMA_IRQHandler+0xa18>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d036      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a73      	ldr	r2, [pc, #460]	@ (8006b70 <HAL_DMA_IRQHandler+0xa1c>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d031      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a71      	ldr	r2, [pc, #452]	@ (8006b74 <HAL_DMA_IRQHandler+0xa20>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d02c      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a70      	ldr	r2, [pc, #448]	@ (8006b78 <HAL_DMA_IRQHandler+0xa24>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d027      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a6e      	ldr	r2, [pc, #440]	@ (8006b7c <HAL_DMA_IRQHandler+0xa28>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d022      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a6d      	ldr	r2, [pc, #436]	@ (8006b80 <HAL_DMA_IRQHandler+0xa2c>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d01d      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a6b      	ldr	r2, [pc, #428]	@ (8006b84 <HAL_DMA_IRQHandler+0xa30>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d018      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a6a      	ldr	r2, [pc, #424]	@ (8006b88 <HAL_DMA_IRQHandler+0xa34>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d013      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a68      	ldr	r2, [pc, #416]	@ (8006b8c <HAL_DMA_IRQHandler+0xa38>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d00e      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a67      	ldr	r2, [pc, #412]	@ (8006b90 <HAL_DMA_IRQHandler+0xa3c>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d009      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a65      	ldr	r2, [pc, #404]	@ (8006b94 <HAL_DMA_IRQHandler+0xa40>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d004      	beq.n	8006a0c <HAL_DMA_IRQHandler+0x8b8>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a64      	ldr	r2, [pc, #400]	@ (8006b98 <HAL_DMA_IRQHandler+0xa44>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d108      	bne.n	8006a1e <HAL_DMA_IRQHandler+0x8ca>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f022 0201 	bic.w	r2, r2, #1
 8006a1a:	601a      	str	r2, [r3, #0]
 8006a1c:	e007      	b.n	8006a2e <HAL_DMA_IRQHandler+0x8da>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f022 0201 	bic.w	r2, r2, #1
 8006a2c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	3301      	adds	r3, #1
 8006a32:	60fb      	str	r3, [r7, #12]
 8006a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d307      	bcc.n	8006a4a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1f2      	bne.n	8006a2e <HAL_DMA_IRQHandler+0x8da>
 8006a48:	e000      	b.n	8006a4c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006a4a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d004      	beq.n	8006a64 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2203      	movs	r2, #3
 8006a5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006a62:	e003      	b.n	8006a6c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 8272 	beq.w	8006f62 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	4798      	blx	r3
 8006a86:	e26c      	b.n	8006f62 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a43      	ldr	r2, [pc, #268]	@ (8006b9c <HAL_DMA_IRQHandler+0xa48>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d022      	beq.n	8006ad8 <HAL_DMA_IRQHandler+0x984>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a42      	ldr	r2, [pc, #264]	@ (8006ba0 <HAL_DMA_IRQHandler+0xa4c>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d01d      	beq.n	8006ad8 <HAL_DMA_IRQHandler+0x984>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a40      	ldr	r2, [pc, #256]	@ (8006ba4 <HAL_DMA_IRQHandler+0xa50>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d018      	beq.n	8006ad8 <HAL_DMA_IRQHandler+0x984>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a3f      	ldr	r2, [pc, #252]	@ (8006ba8 <HAL_DMA_IRQHandler+0xa54>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d013      	beq.n	8006ad8 <HAL_DMA_IRQHandler+0x984>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a3d      	ldr	r2, [pc, #244]	@ (8006bac <HAL_DMA_IRQHandler+0xa58>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d00e      	beq.n	8006ad8 <HAL_DMA_IRQHandler+0x984>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a3c      	ldr	r2, [pc, #240]	@ (8006bb0 <HAL_DMA_IRQHandler+0xa5c>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d009      	beq.n	8006ad8 <HAL_DMA_IRQHandler+0x984>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a3a      	ldr	r2, [pc, #232]	@ (8006bb4 <HAL_DMA_IRQHandler+0xa60>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d004      	beq.n	8006ad8 <HAL_DMA_IRQHandler+0x984>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a39      	ldr	r2, [pc, #228]	@ (8006bb8 <HAL_DMA_IRQHandler+0xa64>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d101      	bne.n	8006adc <HAL_DMA_IRQHandler+0x988>
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e000      	b.n	8006ade <HAL_DMA_IRQHandler+0x98a>
 8006adc:	2300      	movs	r3, #0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	f000 823f 	beq.w	8006f62 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006af0:	f003 031f 	and.w	r3, r3, #31
 8006af4:	2204      	movs	r2, #4
 8006af6:	409a      	lsls	r2, r3
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	4013      	ands	r3, r2
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 80cd 	beq.w	8006c9c <HAL_DMA_IRQHandler+0xb48>
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 80c7 	beq.w	8006c9c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b12:	f003 031f 	and.w	r3, r3, #31
 8006b16:	2204      	movs	r2, #4
 8006b18:	409a      	lsls	r2, r3
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d049      	beq.n	8006bbc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d109      	bne.n	8006b46 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	f000 8210 	beq.w	8006f5c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006b44:	e20a      	b.n	8006f5c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f000 8206 	beq.w	8006f5c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006b58:	e200      	b.n	8006f5c <HAL_DMA_IRQHandler+0xe08>
 8006b5a:	bf00      	nop
 8006b5c:	40020010 	.word	0x40020010
 8006b60:	40020028 	.word	0x40020028
 8006b64:	40020040 	.word	0x40020040
 8006b68:	40020058 	.word	0x40020058
 8006b6c:	40020070 	.word	0x40020070
 8006b70:	40020088 	.word	0x40020088
 8006b74:	400200a0 	.word	0x400200a0
 8006b78:	400200b8 	.word	0x400200b8
 8006b7c:	40020410 	.word	0x40020410
 8006b80:	40020428 	.word	0x40020428
 8006b84:	40020440 	.word	0x40020440
 8006b88:	40020458 	.word	0x40020458
 8006b8c:	40020470 	.word	0x40020470
 8006b90:	40020488 	.word	0x40020488
 8006b94:	400204a0 	.word	0x400204a0
 8006b98:	400204b8 	.word	0x400204b8
 8006b9c:	58025408 	.word	0x58025408
 8006ba0:	5802541c 	.word	0x5802541c
 8006ba4:	58025430 	.word	0x58025430
 8006ba8:	58025444 	.word	0x58025444
 8006bac:	58025458 	.word	0x58025458
 8006bb0:	5802546c 	.word	0x5802546c
 8006bb4:	58025480 	.word	0x58025480
 8006bb8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f003 0320 	and.w	r3, r3, #32
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d160      	bne.n	8006c88 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a7f      	ldr	r2, [pc, #508]	@ (8006dc8 <HAL_DMA_IRQHandler+0xc74>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d04a      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a7d      	ldr	r2, [pc, #500]	@ (8006dcc <HAL_DMA_IRQHandler+0xc78>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d045      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a7c      	ldr	r2, [pc, #496]	@ (8006dd0 <HAL_DMA_IRQHandler+0xc7c>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d040      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a7a      	ldr	r2, [pc, #488]	@ (8006dd4 <HAL_DMA_IRQHandler+0xc80>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d03b      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a79      	ldr	r2, [pc, #484]	@ (8006dd8 <HAL_DMA_IRQHandler+0xc84>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d036      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a77      	ldr	r2, [pc, #476]	@ (8006ddc <HAL_DMA_IRQHandler+0xc88>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d031      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a76      	ldr	r2, [pc, #472]	@ (8006de0 <HAL_DMA_IRQHandler+0xc8c>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d02c      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a74      	ldr	r2, [pc, #464]	@ (8006de4 <HAL_DMA_IRQHandler+0xc90>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d027      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a73      	ldr	r2, [pc, #460]	@ (8006de8 <HAL_DMA_IRQHandler+0xc94>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d022      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a71      	ldr	r2, [pc, #452]	@ (8006dec <HAL_DMA_IRQHandler+0xc98>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d01d      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a70      	ldr	r2, [pc, #448]	@ (8006df0 <HAL_DMA_IRQHandler+0xc9c>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d018      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a6e      	ldr	r2, [pc, #440]	@ (8006df4 <HAL_DMA_IRQHandler+0xca0>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d013      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a6d      	ldr	r2, [pc, #436]	@ (8006df8 <HAL_DMA_IRQHandler+0xca4>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d00e      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a6b      	ldr	r2, [pc, #428]	@ (8006dfc <HAL_DMA_IRQHandler+0xca8>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d009      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a6a      	ldr	r2, [pc, #424]	@ (8006e00 <HAL_DMA_IRQHandler+0xcac>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d004      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xb12>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a68      	ldr	r2, [pc, #416]	@ (8006e04 <HAL_DMA_IRQHandler+0xcb0>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d108      	bne.n	8006c78 <HAL_DMA_IRQHandler+0xb24>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f022 0208 	bic.w	r2, r2, #8
 8006c74:	601a      	str	r2, [r3, #0]
 8006c76:	e007      	b.n	8006c88 <HAL_DMA_IRQHandler+0xb34>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f022 0204 	bic.w	r2, r2, #4
 8006c86:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f000 8165 	beq.w	8006f5c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c9a:	e15f      	b.n	8006f5c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ca0:	f003 031f 	and.w	r3, r3, #31
 8006ca4:	2202      	movs	r2, #2
 8006ca6:	409a      	lsls	r2, r3
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	4013      	ands	r3, r2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f000 80c5 	beq.w	8006e3c <HAL_DMA_IRQHandler+0xce8>
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	f003 0302 	and.w	r3, r3, #2
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	f000 80bf 	beq.w	8006e3c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cc2:	f003 031f 	and.w	r3, r3, #31
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	409a      	lsls	r2, r3
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d018      	beq.n	8006d0a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d109      	bne.n	8006cf6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f000 813a 	beq.w	8006f60 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006cf4:	e134      	b.n	8006f60 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	f000 8130 	beq.w	8006f60 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d08:	e12a      	b.n	8006f60 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	f003 0320 	and.w	r3, r3, #32
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f040 8089 	bne.w	8006e28 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a2b      	ldr	r2, [pc, #172]	@ (8006dc8 <HAL_DMA_IRQHandler+0xc74>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d04a      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a29      	ldr	r2, [pc, #164]	@ (8006dcc <HAL_DMA_IRQHandler+0xc78>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d045      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a28      	ldr	r2, [pc, #160]	@ (8006dd0 <HAL_DMA_IRQHandler+0xc7c>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d040      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a26      	ldr	r2, [pc, #152]	@ (8006dd4 <HAL_DMA_IRQHandler+0xc80>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d03b      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a25      	ldr	r2, [pc, #148]	@ (8006dd8 <HAL_DMA_IRQHandler+0xc84>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d036      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a23      	ldr	r2, [pc, #140]	@ (8006ddc <HAL_DMA_IRQHandler+0xc88>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d031      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a22      	ldr	r2, [pc, #136]	@ (8006de0 <HAL_DMA_IRQHandler+0xc8c>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d02c      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a20      	ldr	r2, [pc, #128]	@ (8006de4 <HAL_DMA_IRQHandler+0xc90>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d027      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a1f      	ldr	r2, [pc, #124]	@ (8006de8 <HAL_DMA_IRQHandler+0xc94>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d022      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a1d      	ldr	r2, [pc, #116]	@ (8006dec <HAL_DMA_IRQHandler+0xc98>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d01d      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a1c      	ldr	r2, [pc, #112]	@ (8006df0 <HAL_DMA_IRQHandler+0xc9c>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d018      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a1a      	ldr	r2, [pc, #104]	@ (8006df4 <HAL_DMA_IRQHandler+0xca0>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d013      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a19      	ldr	r2, [pc, #100]	@ (8006df8 <HAL_DMA_IRQHandler+0xca4>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d00e      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a17      	ldr	r2, [pc, #92]	@ (8006dfc <HAL_DMA_IRQHandler+0xca8>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d009      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a16      	ldr	r2, [pc, #88]	@ (8006e00 <HAL_DMA_IRQHandler+0xcac>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d004      	beq.n	8006db6 <HAL_DMA_IRQHandler+0xc62>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a14      	ldr	r2, [pc, #80]	@ (8006e04 <HAL_DMA_IRQHandler+0xcb0>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d128      	bne.n	8006e08 <HAL_DMA_IRQHandler+0xcb4>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f022 0214 	bic.w	r2, r2, #20
 8006dc4:	601a      	str	r2, [r3, #0]
 8006dc6:	e027      	b.n	8006e18 <HAL_DMA_IRQHandler+0xcc4>
 8006dc8:	40020010 	.word	0x40020010
 8006dcc:	40020028 	.word	0x40020028
 8006dd0:	40020040 	.word	0x40020040
 8006dd4:	40020058 	.word	0x40020058
 8006dd8:	40020070 	.word	0x40020070
 8006ddc:	40020088 	.word	0x40020088
 8006de0:	400200a0 	.word	0x400200a0
 8006de4:	400200b8 	.word	0x400200b8
 8006de8:	40020410 	.word	0x40020410
 8006dec:	40020428 	.word	0x40020428
 8006df0:	40020440 	.word	0x40020440
 8006df4:	40020458 	.word	0x40020458
 8006df8:	40020470 	.word	0x40020470
 8006dfc:	40020488 	.word	0x40020488
 8006e00:	400204a0 	.word	0x400204a0
 8006e04:	400204b8 	.word	0x400204b8
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f022 020a 	bic.w	r2, r2, #10
 8006e16:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f000 8097 	beq.w	8006f60 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e3a:	e091      	b.n	8006f60 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e40:	f003 031f 	and.w	r3, r3, #31
 8006e44:	2208      	movs	r2, #8
 8006e46:	409a      	lsls	r2, r3
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f000 8088 	beq.w	8006f62 <HAL_DMA_IRQHandler+0xe0e>
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	f003 0308 	and.w	r3, r3, #8
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	f000 8082 	beq.w	8006f62 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a41      	ldr	r2, [pc, #260]	@ (8006f68 <HAL_DMA_IRQHandler+0xe14>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d04a      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a3f      	ldr	r2, [pc, #252]	@ (8006f6c <HAL_DMA_IRQHandler+0xe18>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d045      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a3e      	ldr	r2, [pc, #248]	@ (8006f70 <HAL_DMA_IRQHandler+0xe1c>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d040      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a3c      	ldr	r2, [pc, #240]	@ (8006f74 <HAL_DMA_IRQHandler+0xe20>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d03b      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a3b      	ldr	r2, [pc, #236]	@ (8006f78 <HAL_DMA_IRQHandler+0xe24>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d036      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4a39      	ldr	r2, [pc, #228]	@ (8006f7c <HAL_DMA_IRQHandler+0xe28>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d031      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a38      	ldr	r2, [pc, #224]	@ (8006f80 <HAL_DMA_IRQHandler+0xe2c>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d02c      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a36      	ldr	r2, [pc, #216]	@ (8006f84 <HAL_DMA_IRQHandler+0xe30>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d027      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a35      	ldr	r2, [pc, #212]	@ (8006f88 <HAL_DMA_IRQHandler+0xe34>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d022      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a33      	ldr	r2, [pc, #204]	@ (8006f8c <HAL_DMA_IRQHandler+0xe38>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d01d      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a32      	ldr	r2, [pc, #200]	@ (8006f90 <HAL_DMA_IRQHandler+0xe3c>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d018      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a30      	ldr	r2, [pc, #192]	@ (8006f94 <HAL_DMA_IRQHandler+0xe40>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d013      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a2f      	ldr	r2, [pc, #188]	@ (8006f98 <HAL_DMA_IRQHandler+0xe44>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d00e      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a2d      	ldr	r2, [pc, #180]	@ (8006f9c <HAL_DMA_IRQHandler+0xe48>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d009      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a2c      	ldr	r2, [pc, #176]	@ (8006fa0 <HAL_DMA_IRQHandler+0xe4c>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d004      	beq.n	8006efe <HAL_DMA_IRQHandler+0xdaa>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8006fa4 <HAL_DMA_IRQHandler+0xe50>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d108      	bne.n	8006f10 <HAL_DMA_IRQHandler+0xdbc>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 021c 	bic.w	r2, r2, #28
 8006f0c:	601a      	str	r2, [r3, #0]
 8006f0e:	e007      	b.n	8006f20 <HAL_DMA_IRQHandler+0xdcc>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f022 020e 	bic.w	r2, r2, #14
 8006f1e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f24:	f003 031f 	and.w	r3, r3, #31
 8006f28:	2201      	movs	r2, #1
 8006f2a:	409a      	lsls	r2, r3
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d009      	beq.n	8006f62 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	4798      	blx	r3
 8006f56:	e004      	b.n	8006f62 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006f58:	bf00      	nop
 8006f5a:	e002      	b.n	8006f62 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f5c:	bf00      	nop
 8006f5e:	e000      	b.n	8006f62 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f60:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006f62:	3728      	adds	r7, #40	@ 0x28
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	40020010 	.word	0x40020010
 8006f6c:	40020028 	.word	0x40020028
 8006f70:	40020040 	.word	0x40020040
 8006f74:	40020058 	.word	0x40020058
 8006f78:	40020070 	.word	0x40020070
 8006f7c:	40020088 	.word	0x40020088
 8006f80:	400200a0 	.word	0x400200a0
 8006f84:	400200b8 	.word	0x400200b8
 8006f88:	40020410 	.word	0x40020410
 8006f8c:	40020428 	.word	0x40020428
 8006f90:	40020440 	.word	0x40020440
 8006f94:	40020458 	.word	0x40020458
 8006f98:	40020470 	.word	0x40020470
 8006f9c:	40020488 	.word	0x40020488
 8006fa0:	400204a0 	.word	0x400204a0
 8006fa4:	400204b8 	.word	0x400204b8

08006fa8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b087      	sub	sp, #28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
 8006fcc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fd2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fd8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a7f      	ldr	r2, [pc, #508]	@ (80071dc <DMA_SetConfig+0x21c>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d072      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a7d      	ldr	r2, [pc, #500]	@ (80071e0 <DMA_SetConfig+0x220>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d06d      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a7c      	ldr	r2, [pc, #496]	@ (80071e4 <DMA_SetConfig+0x224>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d068      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a7a      	ldr	r2, [pc, #488]	@ (80071e8 <DMA_SetConfig+0x228>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d063      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a79      	ldr	r2, [pc, #484]	@ (80071ec <DMA_SetConfig+0x22c>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d05e      	beq.n	80070ca <DMA_SetConfig+0x10a>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a77      	ldr	r2, [pc, #476]	@ (80071f0 <DMA_SetConfig+0x230>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d059      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a76      	ldr	r2, [pc, #472]	@ (80071f4 <DMA_SetConfig+0x234>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d054      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a74      	ldr	r2, [pc, #464]	@ (80071f8 <DMA_SetConfig+0x238>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d04f      	beq.n	80070ca <DMA_SetConfig+0x10a>
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a73      	ldr	r2, [pc, #460]	@ (80071fc <DMA_SetConfig+0x23c>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d04a      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a71      	ldr	r2, [pc, #452]	@ (8007200 <DMA_SetConfig+0x240>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d045      	beq.n	80070ca <DMA_SetConfig+0x10a>
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a70      	ldr	r2, [pc, #448]	@ (8007204 <DMA_SetConfig+0x244>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d040      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a6e      	ldr	r2, [pc, #440]	@ (8007208 <DMA_SetConfig+0x248>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d03b      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a6d      	ldr	r2, [pc, #436]	@ (800720c <DMA_SetConfig+0x24c>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d036      	beq.n	80070ca <DMA_SetConfig+0x10a>
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a6b      	ldr	r2, [pc, #428]	@ (8007210 <DMA_SetConfig+0x250>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d031      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a6a      	ldr	r2, [pc, #424]	@ (8007214 <DMA_SetConfig+0x254>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d02c      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a68      	ldr	r2, [pc, #416]	@ (8007218 <DMA_SetConfig+0x258>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d027      	beq.n	80070ca <DMA_SetConfig+0x10a>
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a67      	ldr	r2, [pc, #412]	@ (800721c <DMA_SetConfig+0x25c>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d022      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a65      	ldr	r2, [pc, #404]	@ (8007220 <DMA_SetConfig+0x260>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d01d      	beq.n	80070ca <DMA_SetConfig+0x10a>
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a64      	ldr	r2, [pc, #400]	@ (8007224 <DMA_SetConfig+0x264>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d018      	beq.n	80070ca <DMA_SetConfig+0x10a>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a62      	ldr	r2, [pc, #392]	@ (8007228 <DMA_SetConfig+0x268>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d013      	beq.n	80070ca <DMA_SetConfig+0x10a>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a61      	ldr	r2, [pc, #388]	@ (800722c <DMA_SetConfig+0x26c>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d00e      	beq.n	80070ca <DMA_SetConfig+0x10a>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a5f      	ldr	r2, [pc, #380]	@ (8007230 <DMA_SetConfig+0x270>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d009      	beq.n	80070ca <DMA_SetConfig+0x10a>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a5e      	ldr	r2, [pc, #376]	@ (8007234 <DMA_SetConfig+0x274>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d004      	beq.n	80070ca <DMA_SetConfig+0x10a>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a5c      	ldr	r2, [pc, #368]	@ (8007238 <DMA_SetConfig+0x278>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d101      	bne.n	80070ce <DMA_SetConfig+0x10e>
 80070ca:	2301      	movs	r3, #1
 80070cc:	e000      	b.n	80070d0 <DMA_SetConfig+0x110>
 80070ce:	2300      	movs	r3, #0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00d      	beq.n	80070f0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80070dc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d004      	beq.n	80070f0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80070ee:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a39      	ldr	r2, [pc, #228]	@ (80071dc <DMA_SetConfig+0x21c>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d04a      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a38      	ldr	r2, [pc, #224]	@ (80071e0 <DMA_SetConfig+0x220>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d045      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a36      	ldr	r2, [pc, #216]	@ (80071e4 <DMA_SetConfig+0x224>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d040      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a35      	ldr	r2, [pc, #212]	@ (80071e8 <DMA_SetConfig+0x228>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d03b      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a33      	ldr	r2, [pc, #204]	@ (80071ec <DMA_SetConfig+0x22c>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d036      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a32      	ldr	r2, [pc, #200]	@ (80071f0 <DMA_SetConfig+0x230>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d031      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a30      	ldr	r2, [pc, #192]	@ (80071f4 <DMA_SetConfig+0x234>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d02c      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a2f      	ldr	r2, [pc, #188]	@ (80071f8 <DMA_SetConfig+0x238>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d027      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a2d      	ldr	r2, [pc, #180]	@ (80071fc <DMA_SetConfig+0x23c>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d022      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a2c      	ldr	r2, [pc, #176]	@ (8007200 <DMA_SetConfig+0x240>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d01d      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a2a      	ldr	r2, [pc, #168]	@ (8007204 <DMA_SetConfig+0x244>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d018      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a29      	ldr	r2, [pc, #164]	@ (8007208 <DMA_SetConfig+0x248>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d013      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a27      	ldr	r2, [pc, #156]	@ (800720c <DMA_SetConfig+0x24c>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d00e      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a26      	ldr	r2, [pc, #152]	@ (8007210 <DMA_SetConfig+0x250>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d009      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a24      	ldr	r2, [pc, #144]	@ (8007214 <DMA_SetConfig+0x254>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d004      	beq.n	8007190 <DMA_SetConfig+0x1d0>
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a23      	ldr	r2, [pc, #140]	@ (8007218 <DMA_SetConfig+0x258>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d101      	bne.n	8007194 <DMA_SetConfig+0x1d4>
 8007190:	2301      	movs	r3, #1
 8007192:	e000      	b.n	8007196 <DMA_SetConfig+0x1d6>
 8007194:	2300      	movs	r3, #0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d059      	beq.n	800724e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800719e:	f003 031f 	and.w	r3, r3, #31
 80071a2:	223f      	movs	r2, #63	@ 0x3f
 80071a4:	409a      	lsls	r2, r3
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80071b8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	683a      	ldr	r2, [r7, #0]
 80071c0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	2b40      	cmp	r3, #64	@ 0x40
 80071c8:	d138      	bne.n	800723c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68ba      	ldr	r2, [r7, #8]
 80071d8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80071da:	e086      	b.n	80072ea <DMA_SetConfig+0x32a>
 80071dc:	40020010 	.word	0x40020010
 80071e0:	40020028 	.word	0x40020028
 80071e4:	40020040 	.word	0x40020040
 80071e8:	40020058 	.word	0x40020058
 80071ec:	40020070 	.word	0x40020070
 80071f0:	40020088 	.word	0x40020088
 80071f4:	400200a0 	.word	0x400200a0
 80071f8:	400200b8 	.word	0x400200b8
 80071fc:	40020410 	.word	0x40020410
 8007200:	40020428 	.word	0x40020428
 8007204:	40020440 	.word	0x40020440
 8007208:	40020458 	.word	0x40020458
 800720c:	40020470 	.word	0x40020470
 8007210:	40020488 	.word	0x40020488
 8007214:	400204a0 	.word	0x400204a0
 8007218:	400204b8 	.word	0x400204b8
 800721c:	58025408 	.word	0x58025408
 8007220:	5802541c 	.word	0x5802541c
 8007224:	58025430 	.word	0x58025430
 8007228:	58025444 	.word	0x58025444
 800722c:	58025458 	.word	0x58025458
 8007230:	5802546c 	.word	0x5802546c
 8007234:	58025480 	.word	0x58025480
 8007238:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68ba      	ldr	r2, [r7, #8]
 8007242:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	60da      	str	r2, [r3, #12]
}
 800724c:	e04d      	b.n	80072ea <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	4a29      	ldr	r2, [pc, #164]	@ (80072f8 <DMA_SetConfig+0x338>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d022      	beq.n	800729e <DMA_SetConfig+0x2de>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a27      	ldr	r2, [pc, #156]	@ (80072fc <DMA_SetConfig+0x33c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d01d      	beq.n	800729e <DMA_SetConfig+0x2de>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a26      	ldr	r2, [pc, #152]	@ (8007300 <DMA_SetConfig+0x340>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d018      	beq.n	800729e <DMA_SetConfig+0x2de>
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a24      	ldr	r2, [pc, #144]	@ (8007304 <DMA_SetConfig+0x344>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d013      	beq.n	800729e <DMA_SetConfig+0x2de>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a23      	ldr	r2, [pc, #140]	@ (8007308 <DMA_SetConfig+0x348>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d00e      	beq.n	800729e <DMA_SetConfig+0x2de>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a21      	ldr	r2, [pc, #132]	@ (800730c <DMA_SetConfig+0x34c>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d009      	beq.n	800729e <DMA_SetConfig+0x2de>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a20      	ldr	r2, [pc, #128]	@ (8007310 <DMA_SetConfig+0x350>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d004      	beq.n	800729e <DMA_SetConfig+0x2de>
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a1e      	ldr	r2, [pc, #120]	@ (8007314 <DMA_SetConfig+0x354>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d101      	bne.n	80072a2 <DMA_SetConfig+0x2e2>
 800729e:	2301      	movs	r3, #1
 80072a0:	e000      	b.n	80072a4 <DMA_SetConfig+0x2e4>
 80072a2:	2300      	movs	r3, #0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d020      	beq.n	80072ea <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ac:	f003 031f 	and.w	r3, r3, #31
 80072b0:	2201      	movs	r2, #1
 80072b2:	409a      	lsls	r2, r3
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	683a      	ldr	r2, [r7, #0]
 80072be:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	2b40      	cmp	r3, #64	@ 0x40
 80072c6:	d108      	bne.n	80072da <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68ba      	ldr	r2, [r7, #8]
 80072d6:	60da      	str	r2, [r3, #12]
}
 80072d8:	e007      	b.n	80072ea <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	60da      	str	r2, [r3, #12]
}
 80072ea:	bf00      	nop
 80072ec:	371c      	adds	r7, #28
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr
 80072f6:	bf00      	nop
 80072f8:	58025408 	.word	0x58025408
 80072fc:	5802541c 	.word	0x5802541c
 8007300:	58025430 	.word	0x58025430
 8007304:	58025444 	.word	0x58025444
 8007308:	58025458 	.word	0x58025458
 800730c:	5802546c 	.word	0x5802546c
 8007310:	58025480 	.word	0x58025480
 8007314:	58025494 	.word	0x58025494

08007318 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a42      	ldr	r2, [pc, #264]	@ (8007430 <DMA_CalcBaseAndBitshift+0x118>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d04a      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a41      	ldr	r2, [pc, #260]	@ (8007434 <DMA_CalcBaseAndBitshift+0x11c>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d045      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a3f      	ldr	r2, [pc, #252]	@ (8007438 <DMA_CalcBaseAndBitshift+0x120>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d040      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a3e      	ldr	r2, [pc, #248]	@ (800743c <DMA_CalcBaseAndBitshift+0x124>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d03b      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a3c      	ldr	r2, [pc, #240]	@ (8007440 <DMA_CalcBaseAndBitshift+0x128>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d036      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a3b      	ldr	r2, [pc, #236]	@ (8007444 <DMA_CalcBaseAndBitshift+0x12c>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d031      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a39      	ldr	r2, [pc, #228]	@ (8007448 <DMA_CalcBaseAndBitshift+0x130>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d02c      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a38      	ldr	r2, [pc, #224]	@ (800744c <DMA_CalcBaseAndBitshift+0x134>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d027      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a36      	ldr	r2, [pc, #216]	@ (8007450 <DMA_CalcBaseAndBitshift+0x138>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d022      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a35      	ldr	r2, [pc, #212]	@ (8007454 <DMA_CalcBaseAndBitshift+0x13c>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d01d      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a33      	ldr	r2, [pc, #204]	@ (8007458 <DMA_CalcBaseAndBitshift+0x140>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d018      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a32      	ldr	r2, [pc, #200]	@ (800745c <DMA_CalcBaseAndBitshift+0x144>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d013      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a30      	ldr	r2, [pc, #192]	@ (8007460 <DMA_CalcBaseAndBitshift+0x148>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d00e      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a2f      	ldr	r2, [pc, #188]	@ (8007464 <DMA_CalcBaseAndBitshift+0x14c>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d009      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a2d      	ldr	r2, [pc, #180]	@ (8007468 <DMA_CalcBaseAndBitshift+0x150>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d004      	beq.n	80073c0 <DMA_CalcBaseAndBitshift+0xa8>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a2c      	ldr	r2, [pc, #176]	@ (800746c <DMA_CalcBaseAndBitshift+0x154>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d101      	bne.n	80073c4 <DMA_CalcBaseAndBitshift+0xac>
 80073c0:	2301      	movs	r3, #1
 80073c2:	e000      	b.n	80073c6 <DMA_CalcBaseAndBitshift+0xae>
 80073c4:	2300      	movs	r3, #0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d024      	beq.n	8007414 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	3b10      	subs	r3, #16
 80073d2:	4a27      	ldr	r2, [pc, #156]	@ (8007470 <DMA_CalcBaseAndBitshift+0x158>)
 80073d4:	fba2 2303 	umull	r2, r3, r2, r3
 80073d8:	091b      	lsrs	r3, r3, #4
 80073da:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f003 0307 	and.w	r3, r3, #7
 80073e2:	4a24      	ldr	r2, [pc, #144]	@ (8007474 <DMA_CalcBaseAndBitshift+0x15c>)
 80073e4:	5cd3      	ldrb	r3, [r2, r3]
 80073e6:	461a      	mov	r2, r3
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2b03      	cmp	r3, #3
 80073f0:	d908      	bls.n	8007404 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	461a      	mov	r2, r3
 80073f8:	4b1f      	ldr	r3, [pc, #124]	@ (8007478 <DMA_CalcBaseAndBitshift+0x160>)
 80073fa:	4013      	ands	r3, r2
 80073fc:	1d1a      	adds	r2, r3, #4
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	659a      	str	r2, [r3, #88]	@ 0x58
 8007402:	e00d      	b.n	8007420 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	461a      	mov	r2, r3
 800740a:	4b1b      	ldr	r3, [pc, #108]	@ (8007478 <DMA_CalcBaseAndBitshift+0x160>)
 800740c:	4013      	ands	r3, r2
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	6593      	str	r3, [r2, #88]	@ 0x58
 8007412:	e005      	b.n	8007420 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007424:	4618      	mov	r0, r3
 8007426:	3714      	adds	r7, #20
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr
 8007430:	40020010 	.word	0x40020010
 8007434:	40020028 	.word	0x40020028
 8007438:	40020040 	.word	0x40020040
 800743c:	40020058 	.word	0x40020058
 8007440:	40020070 	.word	0x40020070
 8007444:	40020088 	.word	0x40020088
 8007448:	400200a0 	.word	0x400200a0
 800744c:	400200b8 	.word	0x400200b8
 8007450:	40020410 	.word	0x40020410
 8007454:	40020428 	.word	0x40020428
 8007458:	40020440 	.word	0x40020440
 800745c:	40020458 	.word	0x40020458
 8007460:	40020470 	.word	0x40020470
 8007464:	40020488 	.word	0x40020488
 8007468:	400204a0 	.word	0x400204a0
 800746c:	400204b8 	.word	0x400204b8
 8007470:	aaaaaaab 	.word	0xaaaaaaab
 8007474:	0800ed6c 	.word	0x0800ed6c
 8007478:	fffffc00 	.word	0xfffffc00

0800747c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007484:	2300      	movs	r3, #0
 8007486:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	699b      	ldr	r3, [r3, #24]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d120      	bne.n	80074d2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007494:	2b03      	cmp	r3, #3
 8007496:	d858      	bhi.n	800754a <DMA_CheckFifoParam+0xce>
 8007498:	a201      	add	r2, pc, #4	@ (adr r2, 80074a0 <DMA_CheckFifoParam+0x24>)
 800749a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749e:	bf00      	nop
 80074a0:	080074b1 	.word	0x080074b1
 80074a4:	080074c3 	.word	0x080074c3
 80074a8:	080074b1 	.word	0x080074b1
 80074ac:	0800754b 	.word	0x0800754b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d048      	beq.n	800754e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80074c0:	e045      	b.n	800754e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80074ca:	d142      	bne.n	8007552 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80074d0:	e03f      	b.n	8007552 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074da:	d123      	bne.n	8007524 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074e0:	2b03      	cmp	r3, #3
 80074e2:	d838      	bhi.n	8007556 <DMA_CheckFifoParam+0xda>
 80074e4:	a201      	add	r2, pc, #4	@ (adr r2, 80074ec <DMA_CheckFifoParam+0x70>)
 80074e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ea:	bf00      	nop
 80074ec:	080074fd 	.word	0x080074fd
 80074f0:	08007503 	.word	0x08007503
 80074f4:	080074fd 	.word	0x080074fd
 80074f8:	08007515 	.word	0x08007515
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	73fb      	strb	r3, [r7, #15]
        break;
 8007500:	e030      	b.n	8007564 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007506:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800750a:	2b00      	cmp	r3, #0
 800750c:	d025      	beq.n	800755a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007512:	e022      	b.n	800755a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007518:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800751c:	d11f      	bne.n	800755e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007522:	e01c      	b.n	800755e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007528:	2b02      	cmp	r3, #2
 800752a:	d902      	bls.n	8007532 <DMA_CheckFifoParam+0xb6>
 800752c:	2b03      	cmp	r3, #3
 800752e:	d003      	beq.n	8007538 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007530:	e018      	b.n	8007564 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	73fb      	strb	r3, [r7, #15]
        break;
 8007536:	e015      	b.n	8007564 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800753c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00e      	beq.n	8007562 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	73fb      	strb	r3, [r7, #15]
    break;
 8007548:	e00b      	b.n	8007562 <DMA_CheckFifoParam+0xe6>
        break;
 800754a:	bf00      	nop
 800754c:	e00a      	b.n	8007564 <DMA_CheckFifoParam+0xe8>
        break;
 800754e:	bf00      	nop
 8007550:	e008      	b.n	8007564 <DMA_CheckFifoParam+0xe8>
        break;
 8007552:	bf00      	nop
 8007554:	e006      	b.n	8007564 <DMA_CheckFifoParam+0xe8>
        break;
 8007556:	bf00      	nop
 8007558:	e004      	b.n	8007564 <DMA_CheckFifoParam+0xe8>
        break;
 800755a:	bf00      	nop
 800755c:	e002      	b.n	8007564 <DMA_CheckFifoParam+0xe8>
        break;
 800755e:	bf00      	nop
 8007560:	e000      	b.n	8007564 <DMA_CheckFifoParam+0xe8>
    break;
 8007562:	bf00      	nop
    }
  }

  return status;
 8007564:	7bfb      	ldrb	r3, [r7, #15]
}
 8007566:	4618      	mov	r0, r3
 8007568:	3714      	adds	r7, #20
 800756a:	46bd      	mov	sp, r7
 800756c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007570:	4770      	bx	lr
 8007572:	bf00      	nop

08007574 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a38      	ldr	r2, [pc, #224]	@ (8007668 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d022      	beq.n	80075d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a36      	ldr	r2, [pc, #216]	@ (800766c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d01d      	beq.n	80075d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a35      	ldr	r2, [pc, #212]	@ (8007670 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d018      	beq.n	80075d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a33      	ldr	r2, [pc, #204]	@ (8007674 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d013      	beq.n	80075d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a32      	ldr	r2, [pc, #200]	@ (8007678 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d00e      	beq.n	80075d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a30      	ldr	r2, [pc, #192]	@ (800767c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d009      	beq.n	80075d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a2f      	ldr	r2, [pc, #188]	@ (8007680 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d004      	beq.n	80075d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a2d      	ldr	r2, [pc, #180]	@ (8007684 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d101      	bne.n	80075d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80075d2:	2301      	movs	r3, #1
 80075d4:	e000      	b.n	80075d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80075d6:	2300      	movs	r3, #0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d01a      	beq.n	8007612 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	3b08      	subs	r3, #8
 80075e4:	4a28      	ldr	r2, [pc, #160]	@ (8007688 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80075e6:	fba2 2303 	umull	r2, r3, r2, r3
 80075ea:	091b      	lsrs	r3, r3, #4
 80075ec:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80075ee:	68fa      	ldr	r2, [r7, #12]
 80075f0:	4b26      	ldr	r3, [pc, #152]	@ (800768c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80075f2:	4413      	add	r3, r2
 80075f4:	009b      	lsls	r3, r3, #2
 80075f6:	461a      	mov	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a24      	ldr	r2, [pc, #144]	@ (8007690 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007600:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f003 031f 	and.w	r3, r3, #31
 8007608:	2201      	movs	r2, #1
 800760a:	409a      	lsls	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007610:	e024      	b.n	800765c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	b2db      	uxtb	r3, r3
 8007618:	3b10      	subs	r3, #16
 800761a:	4a1e      	ldr	r2, [pc, #120]	@ (8007694 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800761c:	fba2 2303 	umull	r2, r3, r2, r3
 8007620:	091b      	lsrs	r3, r3, #4
 8007622:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	4a1c      	ldr	r2, [pc, #112]	@ (8007698 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d806      	bhi.n	800763a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4a1b      	ldr	r2, [pc, #108]	@ (800769c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d902      	bls.n	800763a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	3308      	adds	r3, #8
 8007638:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	4b18      	ldr	r3, [pc, #96]	@ (80076a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800763e:	4413      	add	r3, r2
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	461a      	mov	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a16      	ldr	r2, [pc, #88]	@ (80076a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800764c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f003 031f 	and.w	r3, r3, #31
 8007654:	2201      	movs	r2, #1
 8007656:	409a      	lsls	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800765c:	bf00      	nop
 800765e:	3714      	adds	r7, #20
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr
 8007668:	58025408 	.word	0x58025408
 800766c:	5802541c 	.word	0x5802541c
 8007670:	58025430 	.word	0x58025430
 8007674:	58025444 	.word	0x58025444
 8007678:	58025458 	.word	0x58025458
 800767c:	5802546c 	.word	0x5802546c
 8007680:	58025480 	.word	0x58025480
 8007684:	58025494 	.word	0x58025494
 8007688:	cccccccd 	.word	0xcccccccd
 800768c:	16009600 	.word	0x16009600
 8007690:	58025880 	.word	0x58025880
 8007694:	aaaaaaab 	.word	0xaaaaaaab
 8007698:	400204b8 	.word	0x400204b8
 800769c:	4002040f 	.word	0x4002040f
 80076a0:	10008200 	.word	0x10008200
 80076a4:	40020880 	.word	0x40020880

080076a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d04a      	beq.n	8007754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2b08      	cmp	r3, #8
 80076c2:	d847      	bhi.n	8007754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a25      	ldr	r2, [pc, #148]	@ (8007760 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d022      	beq.n	8007714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a24      	ldr	r2, [pc, #144]	@ (8007764 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d01d      	beq.n	8007714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a22      	ldr	r2, [pc, #136]	@ (8007768 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d018      	beq.n	8007714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a21      	ldr	r2, [pc, #132]	@ (800776c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d013      	beq.n	8007714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007770 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d00e      	beq.n	8007714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a1e      	ldr	r2, [pc, #120]	@ (8007774 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d009      	beq.n	8007714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a1c      	ldr	r2, [pc, #112]	@ (8007778 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d004      	beq.n	8007714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a1b      	ldr	r2, [pc, #108]	@ (800777c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d101      	bne.n	8007718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007714:	2301      	movs	r3, #1
 8007716:	e000      	b.n	800771a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007718:	2300      	movs	r3, #0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00a      	beq.n	8007734 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	4b17      	ldr	r3, [pc, #92]	@ (8007780 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007722:	4413      	add	r3, r2
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	461a      	mov	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a15      	ldr	r2, [pc, #84]	@ (8007784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007730:	671a      	str	r2, [r3, #112]	@ 0x70
 8007732:	e009      	b.n	8007748 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	4b14      	ldr	r3, [pc, #80]	@ (8007788 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007738:	4413      	add	r3, r2
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	461a      	mov	r2, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a11      	ldr	r2, [pc, #68]	@ (800778c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007746:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	3b01      	subs	r3, #1
 800774c:	2201      	movs	r2, #1
 800774e:	409a      	lsls	r2, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007754:	bf00      	nop
 8007756:	3714      	adds	r7, #20
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	58025408 	.word	0x58025408
 8007764:	5802541c 	.word	0x5802541c
 8007768:	58025430 	.word	0x58025430
 800776c:	58025444 	.word	0x58025444
 8007770:	58025458 	.word	0x58025458
 8007774:	5802546c 	.word	0x5802546c
 8007778:	58025480 	.word	0x58025480
 800777c:	58025494 	.word	0x58025494
 8007780:	1600963f 	.word	0x1600963f
 8007784:	58025940 	.word	0x58025940
 8007788:	1000823f 	.word	0x1000823f
 800778c:	40020940 	.word	0x40020940

08007790 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007790:	b480      	push	{r7}
 8007792:	b089      	sub	sp, #36	@ 0x24
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800779a:	2300      	movs	r3, #0
 800779c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800779e:	4b89      	ldr	r3, [pc, #548]	@ (80079c4 <HAL_GPIO_Init+0x234>)
 80077a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80077a2:	e194      	b.n	8007ace <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	681a      	ldr	r2, [r3, #0]
 80077a8:	2101      	movs	r1, #1
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	fa01 f303 	lsl.w	r3, r1, r3
 80077b0:	4013      	ands	r3, r2
 80077b2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f000 8186 	beq.w	8007ac8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	f003 0303 	and.w	r3, r3, #3
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d005      	beq.n	80077d4 <HAL_GPIO_Init+0x44>
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f003 0303 	and.w	r3, r3, #3
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d130      	bne.n	8007836 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80077da:	69fb      	ldr	r3, [r7, #28]
 80077dc:	005b      	lsls	r3, r3, #1
 80077de:	2203      	movs	r2, #3
 80077e0:	fa02 f303 	lsl.w	r3, r2, r3
 80077e4:	43db      	mvns	r3, r3
 80077e6:	69ba      	ldr	r2, [r7, #24]
 80077e8:	4013      	ands	r3, r2
 80077ea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	68da      	ldr	r2, [r3, #12]
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	005b      	lsls	r3, r3, #1
 80077f4:	fa02 f303 	lsl.w	r3, r2, r3
 80077f8:	69ba      	ldr	r2, [r7, #24]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	69ba      	ldr	r2, [r7, #24]
 8007802:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800780a:	2201      	movs	r2, #1
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	fa02 f303 	lsl.w	r3, r2, r3
 8007812:	43db      	mvns	r3, r3
 8007814:	69ba      	ldr	r2, [r7, #24]
 8007816:	4013      	ands	r3, r2
 8007818:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	091b      	lsrs	r3, r3, #4
 8007820:	f003 0201 	and.w	r2, r3, #1
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	fa02 f303 	lsl.w	r3, r2, r3
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	4313      	orrs	r3, r2
 800782e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	69ba      	ldr	r2, [r7, #24]
 8007834:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	f003 0303 	and.w	r3, r3, #3
 800783e:	2b03      	cmp	r3, #3
 8007840:	d017      	beq.n	8007872 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	005b      	lsls	r3, r3, #1
 800784c:	2203      	movs	r2, #3
 800784e:	fa02 f303 	lsl.w	r3, r2, r3
 8007852:	43db      	mvns	r3, r3
 8007854:	69ba      	ldr	r2, [r7, #24]
 8007856:	4013      	ands	r3, r2
 8007858:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	689a      	ldr	r2, [r3, #8]
 800785e:	69fb      	ldr	r3, [r7, #28]
 8007860:	005b      	lsls	r3, r3, #1
 8007862:	fa02 f303 	lsl.w	r3, r2, r3
 8007866:	69ba      	ldr	r2, [r7, #24]
 8007868:	4313      	orrs	r3, r2
 800786a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	69ba      	ldr	r2, [r7, #24]
 8007870:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	f003 0303 	and.w	r3, r3, #3
 800787a:	2b02      	cmp	r3, #2
 800787c:	d123      	bne.n	80078c6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	08da      	lsrs	r2, r3, #3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	3208      	adds	r2, #8
 8007886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800788a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	f003 0307 	and.w	r3, r3, #7
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	220f      	movs	r2, #15
 8007896:	fa02 f303 	lsl.w	r3, r2, r3
 800789a:	43db      	mvns	r3, r3
 800789c:	69ba      	ldr	r2, [r7, #24]
 800789e:	4013      	ands	r3, r2
 80078a0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	691a      	ldr	r2, [r3, #16]
 80078a6:	69fb      	ldr	r3, [r7, #28]
 80078a8:	f003 0307 	and.w	r3, r3, #7
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	fa02 f303 	lsl.w	r3, r2, r3
 80078b2:	69ba      	ldr	r2, [r7, #24]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80078b8:	69fb      	ldr	r3, [r7, #28]
 80078ba:	08da      	lsrs	r2, r3, #3
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	3208      	adds	r2, #8
 80078c0:	69b9      	ldr	r1, [r7, #24]
 80078c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	005b      	lsls	r3, r3, #1
 80078d0:	2203      	movs	r2, #3
 80078d2:	fa02 f303 	lsl.w	r3, r2, r3
 80078d6:	43db      	mvns	r3, r3
 80078d8:	69ba      	ldr	r2, [r7, #24]
 80078da:	4013      	ands	r3, r2
 80078dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f003 0203 	and.w	r2, r3, #3
 80078e6:	69fb      	ldr	r3, [r7, #28]
 80078e8:	005b      	lsls	r3, r3, #1
 80078ea:	fa02 f303 	lsl.w	r3, r2, r3
 80078ee:	69ba      	ldr	r2, [r7, #24]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	69ba      	ldr	r2, [r7, #24]
 80078f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007902:	2b00      	cmp	r3, #0
 8007904:	f000 80e0 	beq.w	8007ac8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007908:	4b2f      	ldr	r3, [pc, #188]	@ (80079c8 <HAL_GPIO_Init+0x238>)
 800790a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800790e:	4a2e      	ldr	r2, [pc, #184]	@ (80079c8 <HAL_GPIO_Init+0x238>)
 8007910:	f043 0302 	orr.w	r3, r3, #2
 8007914:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007918:	4b2b      	ldr	r3, [pc, #172]	@ (80079c8 <HAL_GPIO_Init+0x238>)
 800791a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800791e:	f003 0302 	and.w	r3, r3, #2
 8007922:	60fb      	str	r3, [r7, #12]
 8007924:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007926:	4a29      	ldr	r2, [pc, #164]	@ (80079cc <HAL_GPIO_Init+0x23c>)
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	089b      	lsrs	r3, r3, #2
 800792c:	3302      	adds	r3, #2
 800792e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007932:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	f003 0303 	and.w	r3, r3, #3
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	220f      	movs	r2, #15
 800793e:	fa02 f303 	lsl.w	r3, r2, r3
 8007942:	43db      	mvns	r3, r3
 8007944:	69ba      	ldr	r2, [r7, #24]
 8007946:	4013      	ands	r3, r2
 8007948:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a20      	ldr	r2, [pc, #128]	@ (80079d0 <HAL_GPIO_Init+0x240>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d052      	beq.n	80079f8 <HAL_GPIO_Init+0x268>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a1f      	ldr	r2, [pc, #124]	@ (80079d4 <HAL_GPIO_Init+0x244>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d031      	beq.n	80079be <HAL_GPIO_Init+0x22e>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4a1e      	ldr	r2, [pc, #120]	@ (80079d8 <HAL_GPIO_Init+0x248>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d02b      	beq.n	80079ba <HAL_GPIO_Init+0x22a>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4a1d      	ldr	r2, [pc, #116]	@ (80079dc <HAL_GPIO_Init+0x24c>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d025      	beq.n	80079b6 <HAL_GPIO_Init+0x226>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a1c      	ldr	r2, [pc, #112]	@ (80079e0 <HAL_GPIO_Init+0x250>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d01f      	beq.n	80079b2 <HAL_GPIO_Init+0x222>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	4a1b      	ldr	r2, [pc, #108]	@ (80079e4 <HAL_GPIO_Init+0x254>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d019      	beq.n	80079ae <HAL_GPIO_Init+0x21e>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	4a1a      	ldr	r2, [pc, #104]	@ (80079e8 <HAL_GPIO_Init+0x258>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d013      	beq.n	80079aa <HAL_GPIO_Init+0x21a>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a19      	ldr	r2, [pc, #100]	@ (80079ec <HAL_GPIO_Init+0x25c>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d00d      	beq.n	80079a6 <HAL_GPIO_Init+0x216>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a18      	ldr	r2, [pc, #96]	@ (80079f0 <HAL_GPIO_Init+0x260>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d007      	beq.n	80079a2 <HAL_GPIO_Init+0x212>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a17      	ldr	r2, [pc, #92]	@ (80079f4 <HAL_GPIO_Init+0x264>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d101      	bne.n	800799e <HAL_GPIO_Init+0x20e>
 800799a:	2309      	movs	r3, #9
 800799c:	e02d      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 800799e:	230a      	movs	r3, #10
 80079a0:	e02b      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079a2:	2308      	movs	r3, #8
 80079a4:	e029      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079a6:	2307      	movs	r3, #7
 80079a8:	e027      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079aa:	2306      	movs	r3, #6
 80079ac:	e025      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079ae:	2305      	movs	r3, #5
 80079b0:	e023      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079b2:	2304      	movs	r3, #4
 80079b4:	e021      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079b6:	2303      	movs	r3, #3
 80079b8:	e01f      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079ba:	2302      	movs	r3, #2
 80079bc:	e01d      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079be:	2301      	movs	r3, #1
 80079c0:	e01b      	b.n	80079fa <HAL_GPIO_Init+0x26a>
 80079c2:	bf00      	nop
 80079c4:	58000080 	.word	0x58000080
 80079c8:	58024400 	.word	0x58024400
 80079cc:	58000400 	.word	0x58000400
 80079d0:	58020000 	.word	0x58020000
 80079d4:	58020400 	.word	0x58020400
 80079d8:	58020800 	.word	0x58020800
 80079dc:	58020c00 	.word	0x58020c00
 80079e0:	58021000 	.word	0x58021000
 80079e4:	58021400 	.word	0x58021400
 80079e8:	58021800 	.word	0x58021800
 80079ec:	58021c00 	.word	0x58021c00
 80079f0:	58022000 	.word	0x58022000
 80079f4:	58022400 	.word	0x58022400
 80079f8:	2300      	movs	r3, #0
 80079fa:	69fa      	ldr	r2, [r7, #28]
 80079fc:	f002 0203 	and.w	r2, r2, #3
 8007a00:	0092      	lsls	r2, r2, #2
 8007a02:	4093      	lsls	r3, r2
 8007a04:	69ba      	ldr	r2, [r7, #24]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007a0a:	4938      	ldr	r1, [pc, #224]	@ (8007aec <HAL_GPIO_Init+0x35c>)
 8007a0c:	69fb      	ldr	r3, [r7, #28]
 8007a0e:	089b      	lsrs	r3, r3, #2
 8007a10:	3302      	adds	r3, #2
 8007a12:	69ba      	ldr	r2, [r7, #24]
 8007a14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007a18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	43db      	mvns	r3, r3
 8007a24:	69ba      	ldr	r2, [r7, #24]
 8007a26:	4013      	ands	r3, r2
 8007a28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d003      	beq.n	8007a3e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007a36:	69ba      	ldr	r2, [r7, #24]
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007a3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007a42:	69bb      	ldr	r3, [r7, #24]
 8007a44:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007a46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	43db      	mvns	r3, r3
 8007a52:	69ba      	ldr	r2, [r7, #24]
 8007a54:	4013      	ands	r3, r2
 8007a56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d003      	beq.n	8007a6c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007a64:	69ba      	ldr	r2, [r7, #24]
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007a6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	43db      	mvns	r3, r3
 8007a7e:	69ba      	ldr	r2, [r7, #24]
 8007a80:	4013      	ands	r3, r2
 8007a82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d003      	beq.n	8007a98 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	693b      	ldr	r3, [r7, #16]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	69ba      	ldr	r2, [r7, #24]
 8007a9c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	43db      	mvns	r3, r3
 8007aa8:	69ba      	ldr	r2, [r7, #24]
 8007aaa:	4013      	ands	r3, r2
 8007aac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d003      	beq.n	8007ac2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007aba:	69ba      	ldr	r2, [r7, #24]
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	69ba      	ldr	r2, [r7, #24]
 8007ac6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	3301      	adds	r3, #1
 8007acc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f47f ae63 	bne.w	80077a4 <HAL_GPIO_Init+0x14>
  }
}
 8007ade:	bf00      	nop
 8007ae0:	bf00      	nop
 8007ae2:	3724      	adds	r7, #36	@ 0x24
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aea:	4770      	bx	lr
 8007aec:	58000400 	.word	0x58000400

08007af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	460b      	mov	r3, r1
 8007afa:	807b      	strh	r3, [r7, #2]
 8007afc:	4613      	mov	r3, r2
 8007afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007b00:	787b      	ldrb	r3, [r7, #1]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007b06:	887a      	ldrh	r2, [r7, #2]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007b0c:	e003      	b.n	8007b16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007b0e:	887b      	ldrh	r3, [r7, #2]
 8007b10:	041a      	lsls	r2, r3, #16
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	619a      	str	r2, [r3, #24]
}
 8007b16:	bf00      	nop
 8007b18:	370c      	adds	r7, #12
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr

08007b22 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007b22:	b480      	push	{r7}
 8007b24:	b085      	sub	sp, #20
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	6078      	str	r0, [r7, #4]
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	695b      	ldr	r3, [r3, #20]
 8007b32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007b34:	887a      	ldrh	r2, [r7, #2]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	4013      	ands	r3, r2
 8007b3a:	041a      	lsls	r2, r3, #16
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	43d9      	mvns	r1, r3
 8007b40:	887b      	ldrh	r3, [r7, #2]
 8007b42:	400b      	ands	r3, r1
 8007b44:	431a      	orrs	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	619a      	str	r2, [r3, #24]
}
 8007b4a:	bf00      	nop
 8007b4c:	3714      	adds	r7, #20
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
	...

08007b58 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8007b60:	4a08      	ldr	r2, [pc, #32]	@ (8007b84 <HAL_HSEM_FastTake+0x2c>)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	3320      	adds	r3, #32
 8007b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b6a:	4a07      	ldr	r2, [pc, #28]	@ (8007b88 <HAL_HSEM_FastTake+0x30>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d101      	bne.n	8007b74 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8007b70:	2300      	movs	r3, #0
 8007b72:	e000      	b.n	8007b76 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	370c      	adds	r7, #12
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr
 8007b82:	bf00      	nop
 8007b84:	58026400 	.word	0x58026400
 8007b88:	80000300 	.word	0x80000300

08007b8c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b083      	sub	sp, #12
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8007b96:	4906      	ldr	r1, [pc, #24]	@ (8007bb0 <HAL_HSEM_Release+0x24>)
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8007ba4:	bf00      	nop
 8007ba6:	370c      	adds	r7, #12
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr
 8007bb0:	58026400 	.word	0x58026400

08007bb4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007bbc:	4b29      	ldr	r3, [pc, #164]	@ (8007c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	f003 0307 	and.w	r3, r3, #7
 8007bc4:	2b06      	cmp	r3, #6
 8007bc6:	d00a      	beq.n	8007bde <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007bc8:	4b26      	ldr	r3, [pc, #152]	@ (8007c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d001      	beq.n	8007bda <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e040      	b.n	8007c5c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	e03e      	b.n	8007c5c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007bde:	4b21      	ldr	r3, [pc, #132]	@ (8007c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8007be0:	68db      	ldr	r3, [r3, #12]
 8007be2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8007be6:	491f      	ldr	r1, [pc, #124]	@ (8007c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007bee:	f7fb f9f7 	bl	8002fe0 <HAL_GetTick>
 8007bf2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007bf4:	e009      	b.n	8007c0a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007bf6:	f7fb f9f3 	bl	8002fe0 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c04:	d901      	bls.n	8007c0a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e028      	b.n	8007c5c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007c0a:	4b16      	ldr	r3, [pc, #88]	@ (8007c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c16:	d1ee      	bne.n	8007bf6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2b1e      	cmp	r3, #30
 8007c1c:	d008      	beq.n	8007c30 <HAL_PWREx_ConfigSupply+0x7c>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c22:	d005      	beq.n	8007c30 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b1d      	cmp	r3, #29
 8007c28:	d002      	beq.n	8007c30 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2b2d      	cmp	r3, #45	@ 0x2d
 8007c2e:	d114      	bne.n	8007c5a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8007c30:	f7fb f9d6 	bl	8002fe0 <HAL_GetTick>
 8007c34:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007c36:	e009      	b.n	8007c4c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007c38:	f7fb f9d2 	bl	8002fe0 <HAL_GetTick>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c46:	d901      	bls.n	8007c4c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e007      	b.n	8007c5c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007c4c:	4b05      	ldr	r3, [pc, #20]	@ (8007c64 <HAL_PWREx_ConfigSupply+0xb0>)
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c58:	d1ee      	bne.n	8007c38 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3710      	adds	r7, #16
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}
 8007c64:	58024800 	.word	0x58024800

08007c68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b08c      	sub	sp, #48	@ 0x30
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d102      	bne.n	8007c7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	f000 bc48 	b.w	800850c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f003 0301 	and.w	r3, r3, #1
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f000 8088 	beq.w	8007d9a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c8a:	4b99      	ldr	r3, [pc, #612]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007c94:	4b96      	ldr	r3, [pc, #600]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c98:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c9c:	2b10      	cmp	r3, #16
 8007c9e:	d007      	beq.n	8007cb0 <HAL_RCC_OscConfig+0x48>
 8007ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ca2:	2b18      	cmp	r3, #24
 8007ca4:	d111      	bne.n	8007cca <HAL_RCC_OscConfig+0x62>
 8007ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ca8:	f003 0303 	and.w	r3, r3, #3
 8007cac:	2b02      	cmp	r3, #2
 8007cae:	d10c      	bne.n	8007cca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007cb0:	4b8f      	ldr	r3, [pc, #572]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d06d      	beq.n	8007d98 <HAL_RCC_OscConfig+0x130>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d169      	bne.n	8007d98 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	f000 bc21 	b.w	800850c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cd2:	d106      	bne.n	8007ce2 <HAL_RCC_OscConfig+0x7a>
 8007cd4:	4b86      	ldr	r3, [pc, #536]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a85      	ldr	r2, [pc, #532]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007cda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cde:	6013      	str	r3, [r2, #0]
 8007ce0:	e02e      	b.n	8007d40 <HAL_RCC_OscConfig+0xd8>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10c      	bne.n	8007d04 <HAL_RCC_OscConfig+0x9c>
 8007cea:	4b81      	ldr	r3, [pc, #516]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a80      	ldr	r2, [pc, #512]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007cf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007cf4:	6013      	str	r3, [r2, #0]
 8007cf6:	4b7e      	ldr	r3, [pc, #504]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a7d      	ldr	r2, [pc, #500]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007cfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d00:	6013      	str	r3, [r2, #0]
 8007d02:	e01d      	b.n	8007d40 <HAL_RCC_OscConfig+0xd8>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007d0c:	d10c      	bne.n	8007d28 <HAL_RCC_OscConfig+0xc0>
 8007d0e:	4b78      	ldr	r3, [pc, #480]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a77      	ldr	r2, [pc, #476]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007d18:	6013      	str	r3, [r2, #0]
 8007d1a:	4b75      	ldr	r3, [pc, #468]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a74      	ldr	r2, [pc, #464]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d24:	6013      	str	r3, [r2, #0]
 8007d26:	e00b      	b.n	8007d40 <HAL_RCC_OscConfig+0xd8>
 8007d28:	4b71      	ldr	r3, [pc, #452]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a70      	ldr	r2, [pc, #448]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d32:	6013      	str	r3, [r2, #0]
 8007d34:	4b6e      	ldr	r3, [pc, #440]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a6d      	ldr	r2, [pc, #436]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d013      	beq.n	8007d70 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d48:	f7fb f94a 	bl	8002fe0 <HAL_GetTick>
 8007d4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007d4e:	e008      	b.n	8007d62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d50:	f7fb f946 	bl	8002fe0 <HAL_GetTick>
 8007d54:	4602      	mov	r2, r0
 8007d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d58:	1ad3      	subs	r3, r2, r3
 8007d5a:	2b64      	cmp	r3, #100	@ 0x64
 8007d5c:	d901      	bls.n	8007d62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007d5e:	2303      	movs	r3, #3
 8007d60:	e3d4      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007d62:	4b63      	ldr	r3, [pc, #396]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0f0      	beq.n	8007d50 <HAL_RCC_OscConfig+0xe8>
 8007d6e:	e014      	b.n	8007d9a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d70:	f7fb f936 	bl	8002fe0 <HAL_GetTick>
 8007d74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007d76:	e008      	b.n	8007d8a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007d78:	f7fb f932 	bl	8002fe0 <HAL_GetTick>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d80:	1ad3      	subs	r3, r2, r3
 8007d82:	2b64      	cmp	r3, #100	@ 0x64
 8007d84:	d901      	bls.n	8007d8a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007d86:	2303      	movs	r3, #3
 8007d88:	e3c0      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007d8a:	4b59      	ldr	r3, [pc, #356]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d1f0      	bne.n	8007d78 <HAL_RCC_OscConfig+0x110>
 8007d96:	e000      	b.n	8007d9a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0302 	and.w	r3, r3, #2
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	f000 80ca 	beq.w	8007f3c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007da8:	4b51      	ldr	r3, [pc, #324]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007db0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007db2:	4b4f      	ldr	r3, [pc, #316]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007db6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007db8:	6a3b      	ldr	r3, [r7, #32]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d007      	beq.n	8007dce <HAL_RCC_OscConfig+0x166>
 8007dbe:	6a3b      	ldr	r3, [r7, #32]
 8007dc0:	2b18      	cmp	r3, #24
 8007dc2:	d156      	bne.n	8007e72 <HAL_RCC_OscConfig+0x20a>
 8007dc4:	69fb      	ldr	r3, [r7, #28]
 8007dc6:	f003 0303 	and.w	r3, r3, #3
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d151      	bne.n	8007e72 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007dce:	4b48      	ldr	r3, [pc, #288]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f003 0304 	and.w	r3, r3, #4
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d005      	beq.n	8007de6 <HAL_RCC_OscConfig+0x17e>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	68db      	ldr	r3, [r3, #12]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d101      	bne.n	8007de6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	e392      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007de6:	4b42      	ldr	r3, [pc, #264]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f023 0219 	bic.w	r2, r3, #25
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	493f      	ldr	r1, [pc, #252]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007df4:	4313      	orrs	r3, r2
 8007df6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007df8:	f7fb f8f2 	bl	8002fe0 <HAL_GetTick>
 8007dfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007dfe:	e008      	b.n	8007e12 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e00:	f7fb f8ee 	bl	8002fe0 <HAL_GetTick>
 8007e04:	4602      	mov	r2, r0
 8007e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e08:	1ad3      	subs	r3, r2, r3
 8007e0a:	2b02      	cmp	r3, #2
 8007e0c:	d901      	bls.n	8007e12 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	e37c      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007e12:	4b37      	ldr	r3, [pc, #220]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0304 	and.w	r3, r3, #4
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d0f0      	beq.n	8007e00 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e1e:	f7fb f8eb 	bl	8002ff8 <HAL_GetREVID>
 8007e22:	4603      	mov	r3, r0
 8007e24:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d817      	bhi.n	8007e5c <HAL_RCC_OscConfig+0x1f4>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	2b40      	cmp	r3, #64	@ 0x40
 8007e32:	d108      	bne.n	8007e46 <HAL_RCC_OscConfig+0x1de>
 8007e34:	4b2e      	ldr	r3, [pc, #184]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007e3c:	4a2c      	ldr	r2, [pc, #176]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e42:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e44:	e07a      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e46:	4b2a      	ldr	r3, [pc, #168]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	691b      	ldr	r3, [r3, #16]
 8007e52:	031b      	lsls	r3, r3, #12
 8007e54:	4926      	ldr	r1, [pc, #152]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e56:	4313      	orrs	r3, r2
 8007e58:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e5a:	e06f      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e5c:	4b24      	ldr	r3, [pc, #144]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	061b      	lsls	r3, r3, #24
 8007e6a:	4921      	ldr	r1, [pc, #132]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007e70:	e064      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	68db      	ldr	r3, [r3, #12]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d047      	beq.n	8007f0a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007e7a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f023 0219 	bic.w	r2, r3, #25
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	68db      	ldr	r3, [r3, #12]
 8007e86:	491a      	ldr	r1, [pc, #104]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007e88:	4313      	orrs	r3, r2
 8007e8a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e8c:	f7fb f8a8 	bl	8002fe0 <HAL_GetTick>
 8007e90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007e92:	e008      	b.n	8007ea6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e94:	f7fb f8a4 	bl	8002fe0 <HAL_GetTick>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9c:	1ad3      	subs	r3, r2, r3
 8007e9e:	2b02      	cmp	r3, #2
 8007ea0:	d901      	bls.n	8007ea6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007ea2:	2303      	movs	r3, #3
 8007ea4:	e332      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007ea6:	4b12      	ldr	r3, [pc, #72]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f003 0304 	and.w	r3, r3, #4
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d0f0      	beq.n	8007e94 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007eb2:	f7fb f8a1 	bl	8002ff8 <HAL_GetREVID>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d819      	bhi.n	8007ef4 <HAL_RCC_OscConfig+0x28c>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	2b40      	cmp	r3, #64	@ 0x40
 8007ec6:	d108      	bne.n	8007eda <HAL_RCC_OscConfig+0x272>
 8007ec8:	4b09      	ldr	r3, [pc, #36]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007ed0:	4a07      	ldr	r2, [pc, #28]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ed6:	6053      	str	r3, [r2, #4]
 8007ed8:	e030      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d4>
 8007eda:	4b05      	ldr	r3, [pc, #20]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	031b      	lsls	r3, r3, #12
 8007ee8:	4901      	ldr	r1, [pc, #4]	@ (8007ef0 <HAL_RCC_OscConfig+0x288>)
 8007eea:	4313      	orrs	r3, r2
 8007eec:	604b      	str	r3, [r1, #4]
 8007eee:	e025      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d4>
 8007ef0:	58024400 	.word	0x58024400
 8007ef4:	4b9a      	ldr	r3, [pc, #616]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	061b      	lsls	r3, r3, #24
 8007f02:	4997      	ldr	r1, [pc, #604]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007f04:	4313      	orrs	r3, r2
 8007f06:	604b      	str	r3, [r1, #4]
 8007f08:	e018      	b.n	8007f3c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f0a:	4b95      	ldr	r3, [pc, #596]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a94      	ldr	r2, [pc, #592]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007f10:	f023 0301 	bic.w	r3, r3, #1
 8007f14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f16:	f7fb f863 	bl	8002fe0 <HAL_GetTick>
 8007f1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007f1c:	e008      	b.n	8007f30 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f1e:	f7fb f85f 	bl	8002fe0 <HAL_GetTick>
 8007f22:	4602      	mov	r2, r0
 8007f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f26:	1ad3      	subs	r3, r2, r3
 8007f28:	2b02      	cmp	r3, #2
 8007f2a:	d901      	bls.n	8007f30 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8007f2c:	2303      	movs	r3, #3
 8007f2e:	e2ed      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007f30:	4b8b      	ldr	r3, [pc, #556]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f003 0304 	and.w	r3, r3, #4
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d1f0      	bne.n	8007f1e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f003 0310 	and.w	r3, r3, #16
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f000 80a9 	beq.w	800809c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f4a:	4b85      	ldr	r3, [pc, #532]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007f4c:	691b      	ldr	r3, [r3, #16]
 8007f4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f52:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f54:	4b82      	ldr	r3, [pc, #520]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f58:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	2b08      	cmp	r3, #8
 8007f5e:	d007      	beq.n	8007f70 <HAL_RCC_OscConfig+0x308>
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	2b18      	cmp	r3, #24
 8007f64:	d13a      	bne.n	8007fdc <HAL_RCC_OscConfig+0x374>
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	f003 0303 	and.w	r3, r3, #3
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d135      	bne.n	8007fdc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007f70:	4b7b      	ldr	r3, [pc, #492]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d005      	beq.n	8007f88 <HAL_RCC_OscConfig+0x320>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	69db      	ldr	r3, [r3, #28]
 8007f80:	2b80      	cmp	r3, #128	@ 0x80
 8007f82:	d001      	beq.n	8007f88 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	e2c1      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007f88:	f7fb f836 	bl	8002ff8 <HAL_GetREVID>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d817      	bhi.n	8007fc6 <HAL_RCC_OscConfig+0x35e>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	2b20      	cmp	r3, #32
 8007f9c:	d108      	bne.n	8007fb0 <HAL_RCC_OscConfig+0x348>
 8007f9e:	4b70      	ldr	r3, [pc, #448]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8007fa6:	4a6e      	ldr	r2, [pc, #440]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007fa8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fac:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007fae:	e075      	b.n	800809c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007fb0:	4b6b      	ldr	r3, [pc, #428]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a1b      	ldr	r3, [r3, #32]
 8007fbc:	069b      	lsls	r3, r3, #26
 8007fbe:	4968      	ldr	r1, [pc, #416]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007fc4:	e06a      	b.n	800809c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007fc6:	4b66      	ldr	r3, [pc, #408]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007fc8:	68db      	ldr	r3, [r3, #12]
 8007fca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	061b      	lsls	r3, r3, #24
 8007fd4:	4962      	ldr	r1, [pc, #392]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8007fda:	e05f      	b.n	800809c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	69db      	ldr	r3, [r3, #28]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d042      	beq.n	800806a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8007fe4:	4b5e      	ldr	r3, [pc, #376]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a5d      	ldr	r2, [pc, #372]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8007fea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ff0:	f7fa fff6 	bl	8002fe0 <HAL_GetTick>
 8007ff4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007ff6:	e008      	b.n	800800a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007ff8:	f7fa fff2 	bl	8002fe0 <HAL_GetTick>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008000:	1ad3      	subs	r3, r2, r3
 8008002:	2b02      	cmp	r3, #2
 8008004:	d901      	bls.n	800800a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8008006:	2303      	movs	r3, #3
 8008008:	e280      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800800a:	4b55      	ldr	r3, [pc, #340]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008012:	2b00      	cmp	r3, #0
 8008014:	d0f0      	beq.n	8007ff8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008016:	f7fa ffef 	bl	8002ff8 <HAL_GetREVID>
 800801a:	4603      	mov	r3, r0
 800801c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008020:	4293      	cmp	r3, r2
 8008022:	d817      	bhi.n	8008054 <HAL_RCC_OscConfig+0x3ec>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a1b      	ldr	r3, [r3, #32]
 8008028:	2b20      	cmp	r3, #32
 800802a:	d108      	bne.n	800803e <HAL_RCC_OscConfig+0x3d6>
 800802c:	4b4c      	ldr	r3, [pc, #304]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008034:	4a4a      	ldr	r2, [pc, #296]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8008036:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800803a:	6053      	str	r3, [r2, #4]
 800803c:	e02e      	b.n	800809c <HAL_RCC_OscConfig+0x434>
 800803e:	4b48      	ldr	r3, [pc, #288]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a1b      	ldr	r3, [r3, #32]
 800804a:	069b      	lsls	r3, r3, #26
 800804c:	4944      	ldr	r1, [pc, #272]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 800804e:	4313      	orrs	r3, r2
 8008050:	604b      	str	r3, [r1, #4]
 8008052:	e023      	b.n	800809c <HAL_RCC_OscConfig+0x434>
 8008054:	4b42      	ldr	r3, [pc, #264]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6a1b      	ldr	r3, [r3, #32]
 8008060:	061b      	lsls	r3, r3, #24
 8008062:	493f      	ldr	r1, [pc, #252]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8008064:	4313      	orrs	r3, r2
 8008066:	60cb      	str	r3, [r1, #12]
 8008068:	e018      	b.n	800809c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800806a:	4b3d      	ldr	r3, [pc, #244]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a3c      	ldr	r2, [pc, #240]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8008070:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008074:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008076:	f7fa ffb3 	bl	8002fe0 <HAL_GetTick>
 800807a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800807c:	e008      	b.n	8008090 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800807e:	f7fa ffaf 	bl	8002fe0 <HAL_GetTick>
 8008082:	4602      	mov	r2, r0
 8008084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008086:	1ad3      	subs	r3, r2, r3
 8008088:	2b02      	cmp	r3, #2
 800808a:	d901      	bls.n	8008090 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800808c:	2303      	movs	r3, #3
 800808e:	e23d      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008090:	4b33      	ldr	r3, [pc, #204]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1f0      	bne.n	800807e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f003 0308 	and.w	r3, r3, #8
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d036      	beq.n	8008116 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	695b      	ldr	r3, [r3, #20]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d019      	beq.n	80080e4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80080b0:	4b2b      	ldr	r3, [pc, #172]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 80080b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080b4:	4a2a      	ldr	r2, [pc, #168]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 80080b6:	f043 0301 	orr.w	r3, r3, #1
 80080ba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080bc:	f7fa ff90 	bl	8002fe0 <HAL_GetTick>
 80080c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80080c2:	e008      	b.n	80080d6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80080c4:	f7fa ff8c 	bl	8002fe0 <HAL_GetTick>
 80080c8:	4602      	mov	r2, r0
 80080ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080cc:	1ad3      	subs	r3, r2, r3
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d901      	bls.n	80080d6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80080d2:	2303      	movs	r3, #3
 80080d4:	e21a      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80080d6:	4b22      	ldr	r3, [pc, #136]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 80080d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080da:	f003 0302 	and.w	r3, r3, #2
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d0f0      	beq.n	80080c4 <HAL_RCC_OscConfig+0x45c>
 80080e2:	e018      	b.n	8008116 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80080e4:	4b1e      	ldr	r3, [pc, #120]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 80080e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 80080ea:	f023 0301 	bic.w	r3, r3, #1
 80080ee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080f0:	f7fa ff76 	bl	8002fe0 <HAL_GetTick>
 80080f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80080f6:	e008      	b.n	800810a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80080f8:	f7fa ff72 	bl	8002fe0 <HAL_GetTick>
 80080fc:	4602      	mov	r2, r0
 80080fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	2b02      	cmp	r3, #2
 8008104:	d901      	bls.n	800810a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e200      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800810a:	4b15      	ldr	r3, [pc, #84]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 800810c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800810e:	f003 0302 	and.w	r3, r3, #2
 8008112:	2b00      	cmp	r3, #0
 8008114:	d1f0      	bne.n	80080f8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 0320 	and.w	r3, r3, #32
 800811e:	2b00      	cmp	r3, #0
 8008120:	d039      	beq.n	8008196 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d01c      	beq.n	8008164 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800812a:	4b0d      	ldr	r3, [pc, #52]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a0c      	ldr	r2, [pc, #48]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8008130:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008134:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008136:	f7fa ff53 	bl	8002fe0 <HAL_GetTick>
 800813a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800813c:	e008      	b.n	8008150 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800813e:	f7fa ff4f 	bl	8002fe0 <HAL_GetTick>
 8008142:	4602      	mov	r2, r0
 8008144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008146:	1ad3      	subs	r3, r2, r3
 8008148:	2b02      	cmp	r3, #2
 800814a:	d901      	bls.n	8008150 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800814c:	2303      	movs	r3, #3
 800814e:	e1dd      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008150:	4b03      	ldr	r3, [pc, #12]	@ (8008160 <HAL_RCC_OscConfig+0x4f8>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008158:	2b00      	cmp	r3, #0
 800815a:	d0f0      	beq.n	800813e <HAL_RCC_OscConfig+0x4d6>
 800815c:	e01b      	b.n	8008196 <HAL_RCC_OscConfig+0x52e>
 800815e:	bf00      	nop
 8008160:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008164:	4b9b      	ldr	r3, [pc, #620]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a9a      	ldr	r2, [pc, #616]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800816a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800816e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008170:	f7fa ff36 	bl	8002fe0 <HAL_GetTick>
 8008174:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008176:	e008      	b.n	800818a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008178:	f7fa ff32 	bl	8002fe0 <HAL_GetTick>
 800817c:	4602      	mov	r2, r0
 800817e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	2b02      	cmp	r3, #2
 8008184:	d901      	bls.n	800818a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e1c0      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800818a:	4b92      	ldr	r3, [pc, #584]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1f0      	bne.n	8008178 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0304 	and.w	r3, r3, #4
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 8081 	beq.w	80082a6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80081a4:	4b8c      	ldr	r3, [pc, #560]	@ (80083d8 <HAL_RCC_OscConfig+0x770>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a8b      	ldr	r2, [pc, #556]	@ (80083d8 <HAL_RCC_OscConfig+0x770>)
 80081aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081ae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081b0:	f7fa ff16 	bl	8002fe0 <HAL_GetTick>
 80081b4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081b6:	e008      	b.n	80081ca <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081b8:	f7fa ff12 	bl	8002fe0 <HAL_GetTick>
 80081bc:	4602      	mov	r2, r0
 80081be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	2b64      	cmp	r3, #100	@ 0x64
 80081c4:	d901      	bls.n	80081ca <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e1a0      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081ca:	4b83      	ldr	r3, [pc, #524]	@ (80083d8 <HAL_RCC_OscConfig+0x770>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d0f0      	beq.n	80081b8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	2b01      	cmp	r3, #1
 80081dc:	d106      	bne.n	80081ec <HAL_RCC_OscConfig+0x584>
 80081de:	4b7d      	ldr	r3, [pc, #500]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80081e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081e2:	4a7c      	ldr	r2, [pc, #496]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80081e4:	f043 0301 	orr.w	r3, r3, #1
 80081e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80081ea:	e02d      	b.n	8008248 <HAL_RCC_OscConfig+0x5e0>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d10c      	bne.n	800820e <HAL_RCC_OscConfig+0x5a6>
 80081f4:	4b77      	ldr	r3, [pc, #476]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80081f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081f8:	4a76      	ldr	r2, [pc, #472]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80081fa:	f023 0301 	bic.w	r3, r3, #1
 80081fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008200:	4b74      	ldr	r3, [pc, #464]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008204:	4a73      	ldr	r2, [pc, #460]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008206:	f023 0304 	bic.w	r3, r3, #4
 800820a:	6713      	str	r3, [r2, #112]	@ 0x70
 800820c:	e01c      	b.n	8008248 <HAL_RCC_OscConfig+0x5e0>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	2b05      	cmp	r3, #5
 8008214:	d10c      	bne.n	8008230 <HAL_RCC_OscConfig+0x5c8>
 8008216:	4b6f      	ldr	r3, [pc, #444]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800821a:	4a6e      	ldr	r2, [pc, #440]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800821c:	f043 0304 	orr.w	r3, r3, #4
 8008220:	6713      	str	r3, [r2, #112]	@ 0x70
 8008222:	4b6c      	ldr	r3, [pc, #432]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008226:	4a6b      	ldr	r2, [pc, #428]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008228:	f043 0301 	orr.w	r3, r3, #1
 800822c:	6713      	str	r3, [r2, #112]	@ 0x70
 800822e:	e00b      	b.n	8008248 <HAL_RCC_OscConfig+0x5e0>
 8008230:	4b68      	ldr	r3, [pc, #416]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008234:	4a67      	ldr	r2, [pc, #412]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008236:	f023 0301 	bic.w	r3, r3, #1
 800823a:	6713      	str	r3, [r2, #112]	@ 0x70
 800823c:	4b65      	ldr	r3, [pc, #404]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800823e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008240:	4a64      	ldr	r2, [pc, #400]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008242:	f023 0304 	bic.w	r3, r3, #4
 8008246:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d015      	beq.n	800827c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008250:	f7fa fec6 	bl	8002fe0 <HAL_GetTick>
 8008254:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008256:	e00a      	b.n	800826e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008258:	f7fa fec2 	bl	8002fe0 <HAL_GetTick>
 800825c:	4602      	mov	r2, r0
 800825e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008266:	4293      	cmp	r3, r2
 8008268:	d901      	bls.n	800826e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e14e      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800826e:	4b59      	ldr	r3, [pc, #356]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008272:	f003 0302 	and.w	r3, r3, #2
 8008276:	2b00      	cmp	r3, #0
 8008278:	d0ee      	beq.n	8008258 <HAL_RCC_OscConfig+0x5f0>
 800827a:	e014      	b.n	80082a6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800827c:	f7fa feb0 	bl	8002fe0 <HAL_GetTick>
 8008280:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008282:	e00a      	b.n	800829a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008284:	f7fa feac 	bl	8002fe0 <HAL_GetTick>
 8008288:	4602      	mov	r2, r0
 800828a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828c:	1ad3      	subs	r3, r2, r3
 800828e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008292:	4293      	cmp	r3, r2
 8008294:	d901      	bls.n	800829a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008296:	2303      	movs	r3, #3
 8008298:	e138      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800829a:	4b4e      	ldr	r3, [pc, #312]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800829c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800829e:	f003 0302 	and.w	r3, r3, #2
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1ee      	bne.n	8008284 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	f000 812d 	beq.w	800850a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80082b0:	4b48      	ldr	r3, [pc, #288]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80082b2:	691b      	ldr	r3, [r3, #16]
 80082b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082b8:	2b18      	cmp	r3, #24
 80082ba:	f000 80bd 	beq.w	8008438 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	f040 809e 	bne.w	8008404 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80082c8:	4b42      	ldr	r3, [pc, #264]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a41      	ldr	r2, [pc, #260]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80082ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082d4:	f7fa fe84 	bl	8002fe0 <HAL_GetTick>
 80082d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082da:	e008      	b.n	80082ee <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082dc:	f7fa fe80 	bl	8002fe0 <HAL_GetTick>
 80082e0:	4602      	mov	r2, r0
 80082e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e4:	1ad3      	subs	r3, r2, r3
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	d901      	bls.n	80082ee <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80082ea:	2303      	movs	r3, #3
 80082ec:	e10e      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80082ee:	4b39      	ldr	r3, [pc, #228]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d1f0      	bne.n	80082dc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80082fa:	4b36      	ldr	r3, [pc, #216]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80082fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80082fe:	4b37      	ldr	r3, [pc, #220]	@ (80083dc <HAL_RCC_OscConfig+0x774>)
 8008300:	4013      	ands	r3, r2
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800830a:	0112      	lsls	r2, r2, #4
 800830c:	430a      	orrs	r2, r1
 800830e:	4931      	ldr	r1, [pc, #196]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008310:	4313      	orrs	r3, r2
 8008312:	628b      	str	r3, [r1, #40]	@ 0x28
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008318:	3b01      	subs	r3, #1
 800831a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008322:	3b01      	subs	r3, #1
 8008324:	025b      	lsls	r3, r3, #9
 8008326:	b29b      	uxth	r3, r3
 8008328:	431a      	orrs	r2, r3
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800832e:	3b01      	subs	r3, #1
 8008330:	041b      	lsls	r3, r3, #16
 8008332:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008336:	431a      	orrs	r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800833c:	3b01      	subs	r3, #1
 800833e:	061b      	lsls	r3, r3, #24
 8008340:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008344:	4923      	ldr	r1, [pc, #140]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008346:	4313      	orrs	r3, r2
 8008348:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800834a:	4b22      	ldr	r3, [pc, #136]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800834c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800834e:	4a21      	ldr	r2, [pc, #132]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008350:	f023 0301 	bic.w	r3, r3, #1
 8008354:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008356:	4b1f      	ldr	r3, [pc, #124]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008358:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800835a:	4b21      	ldr	r3, [pc, #132]	@ (80083e0 <HAL_RCC_OscConfig+0x778>)
 800835c:	4013      	ands	r3, r2
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008362:	00d2      	lsls	r2, r2, #3
 8008364:	491b      	ldr	r1, [pc, #108]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008366:	4313      	orrs	r3, r2
 8008368:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800836a:	4b1a      	ldr	r3, [pc, #104]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800836c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800836e:	f023 020c 	bic.w	r2, r3, #12
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008376:	4917      	ldr	r1, [pc, #92]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008378:	4313      	orrs	r3, r2
 800837a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800837c:	4b15      	ldr	r3, [pc, #84]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800837e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008380:	f023 0202 	bic.w	r2, r3, #2
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008388:	4912      	ldr	r1, [pc, #72]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800838a:	4313      	orrs	r3, r2
 800838c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800838e:	4b11      	ldr	r3, [pc, #68]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008392:	4a10      	ldr	r2, [pc, #64]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 8008394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008398:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800839a:	4b0e      	ldr	r3, [pc, #56]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 800839c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800839e:	4a0d      	ldr	r2, [pc, #52]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80083a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80083a6:	4b0b      	ldr	r3, [pc, #44]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80083a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083aa:	4a0a      	ldr	r2, [pc, #40]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80083ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80083b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80083b2:	4b08      	ldr	r3, [pc, #32]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80083b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b6:	4a07      	ldr	r2, [pc, #28]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80083b8:	f043 0301 	orr.w	r3, r3, #1
 80083bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083be:	4b05      	ldr	r3, [pc, #20]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a04      	ldr	r2, [pc, #16]	@ (80083d4 <HAL_RCC_OscConfig+0x76c>)
 80083c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80083c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083ca:	f7fa fe09 	bl	8002fe0 <HAL_GetTick>
 80083ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80083d0:	e011      	b.n	80083f6 <HAL_RCC_OscConfig+0x78e>
 80083d2:	bf00      	nop
 80083d4:	58024400 	.word	0x58024400
 80083d8:	58024800 	.word	0x58024800
 80083dc:	fffffc0c 	.word	0xfffffc0c
 80083e0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083e4:	f7fa fdfc 	bl	8002fe0 <HAL_GetTick>
 80083e8:	4602      	mov	r2, r0
 80083ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	2b02      	cmp	r3, #2
 80083f0:	d901      	bls.n	80083f6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e08a      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80083f6:	4b47      	ldr	r3, [pc, #284]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d0f0      	beq.n	80083e4 <HAL_RCC_OscConfig+0x77c>
 8008402:	e082      	b.n	800850a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008404:	4b43      	ldr	r3, [pc, #268]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a42      	ldr	r2, [pc, #264]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 800840a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800840e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008410:	f7fa fde6 	bl	8002fe0 <HAL_GetTick>
 8008414:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008416:	e008      	b.n	800842a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008418:	f7fa fde2 	bl	8002fe0 <HAL_GetTick>
 800841c:	4602      	mov	r2, r0
 800841e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008420:	1ad3      	subs	r3, r2, r3
 8008422:	2b02      	cmp	r3, #2
 8008424:	d901      	bls.n	800842a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8008426:	2303      	movs	r3, #3
 8008428:	e070      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800842a:	4b3a      	ldr	r3, [pc, #232]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008432:	2b00      	cmp	r3, #0
 8008434:	d1f0      	bne.n	8008418 <HAL_RCC_OscConfig+0x7b0>
 8008436:	e068      	b.n	800850a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008438:	4b36      	ldr	r3, [pc, #216]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 800843a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800843c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800843e:	4b35      	ldr	r3, [pc, #212]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 8008440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008442:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008448:	2b01      	cmp	r3, #1
 800844a:	d031      	beq.n	80084b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	f003 0203 	and.w	r2, r3, #3
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008456:	429a      	cmp	r2, r3
 8008458:	d12a      	bne.n	80084b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	091b      	lsrs	r3, r3, #4
 800845e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008466:	429a      	cmp	r2, r3
 8008468:	d122      	bne.n	80084b0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008474:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008476:	429a      	cmp	r2, r3
 8008478:	d11a      	bne.n	80084b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	0a5b      	lsrs	r3, r3, #9
 800847e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008486:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008488:	429a      	cmp	r2, r3
 800848a:	d111      	bne.n	80084b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	0c1b      	lsrs	r3, r3, #16
 8008490:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008498:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800849a:	429a      	cmp	r2, r3
 800849c:	d108      	bne.n	80084b0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	0e1b      	lsrs	r3, r3, #24
 80084a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084aa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d001      	beq.n	80084b4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80084b0:	2301      	movs	r3, #1
 80084b2:	e02b      	b.n	800850c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80084b4:	4b17      	ldr	r3, [pc, #92]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 80084b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084b8:	08db      	lsrs	r3, r3, #3
 80084ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80084be:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084c4:	693a      	ldr	r2, [r7, #16]
 80084c6:	429a      	cmp	r2, r3
 80084c8:	d01f      	beq.n	800850a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80084ca:	4b12      	ldr	r3, [pc, #72]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 80084cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084ce:	4a11      	ldr	r2, [pc, #68]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 80084d0:	f023 0301 	bic.w	r3, r3, #1
 80084d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80084d6:	f7fa fd83 	bl	8002fe0 <HAL_GetTick>
 80084da:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80084dc:	bf00      	nop
 80084de:	f7fa fd7f 	bl	8002fe0 <HAL_GetTick>
 80084e2:	4602      	mov	r2, r0
 80084e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d0f9      	beq.n	80084de <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80084ea:	4b0a      	ldr	r3, [pc, #40]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 80084ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80084ee:	4b0a      	ldr	r3, [pc, #40]	@ (8008518 <HAL_RCC_OscConfig+0x8b0>)
 80084f0:	4013      	ands	r3, r2
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80084f6:	00d2      	lsls	r2, r2, #3
 80084f8:	4906      	ldr	r1, [pc, #24]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 80084fa:	4313      	orrs	r3, r2
 80084fc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80084fe:	4b05      	ldr	r3, [pc, #20]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 8008500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008502:	4a04      	ldr	r2, [pc, #16]	@ (8008514 <HAL_RCC_OscConfig+0x8ac>)
 8008504:	f043 0301 	orr.w	r3, r3, #1
 8008508:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800850a:	2300      	movs	r3, #0
}
 800850c:	4618      	mov	r0, r3
 800850e:	3730      	adds	r7, #48	@ 0x30
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}
 8008514:	58024400 	.word	0x58024400
 8008518:	ffff0007 	.word	0xffff0007

0800851c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b086      	sub	sp, #24
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d101      	bne.n	8008530 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e19c      	b.n	800886a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008530:	4b8a      	ldr	r3, [pc, #552]	@ (800875c <HAL_RCC_ClockConfig+0x240>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f003 030f 	and.w	r3, r3, #15
 8008538:	683a      	ldr	r2, [r7, #0]
 800853a:	429a      	cmp	r2, r3
 800853c:	d910      	bls.n	8008560 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800853e:	4b87      	ldr	r3, [pc, #540]	@ (800875c <HAL_RCC_ClockConfig+0x240>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f023 020f 	bic.w	r2, r3, #15
 8008546:	4985      	ldr	r1, [pc, #532]	@ (800875c <HAL_RCC_ClockConfig+0x240>)
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	4313      	orrs	r3, r2
 800854c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800854e:	4b83      	ldr	r3, [pc, #524]	@ (800875c <HAL_RCC_ClockConfig+0x240>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 030f 	and.w	r3, r3, #15
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	429a      	cmp	r2, r3
 800855a:	d001      	beq.n	8008560 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e184      	b.n	800886a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f003 0304 	and.w	r3, r3, #4
 8008568:	2b00      	cmp	r3, #0
 800856a:	d010      	beq.n	800858e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	691a      	ldr	r2, [r3, #16]
 8008570:	4b7b      	ldr	r3, [pc, #492]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008572:	699b      	ldr	r3, [r3, #24]
 8008574:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008578:	429a      	cmp	r2, r3
 800857a:	d908      	bls.n	800858e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800857c:	4b78      	ldr	r3, [pc, #480]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 800857e:	699b      	ldr	r3, [r3, #24]
 8008580:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	4975      	ldr	r1, [pc, #468]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 800858a:	4313      	orrs	r3, r2
 800858c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f003 0308 	and.w	r3, r3, #8
 8008596:	2b00      	cmp	r3, #0
 8008598:	d010      	beq.n	80085bc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	695a      	ldr	r2, [r3, #20]
 800859e:	4b70      	ldr	r3, [pc, #448]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80085a0:	69db      	ldr	r3, [r3, #28]
 80085a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80085a6:	429a      	cmp	r2, r3
 80085a8:	d908      	bls.n	80085bc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80085aa:	4b6d      	ldr	r3, [pc, #436]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80085ac:	69db      	ldr	r3, [r3, #28]
 80085ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	695b      	ldr	r3, [r3, #20]
 80085b6:	496a      	ldr	r1, [pc, #424]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80085b8:	4313      	orrs	r3, r2
 80085ba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 0310 	and.w	r3, r3, #16
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d010      	beq.n	80085ea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	699a      	ldr	r2, [r3, #24]
 80085cc:	4b64      	ldr	r3, [pc, #400]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80085ce:	69db      	ldr	r3, [r3, #28]
 80085d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d908      	bls.n	80085ea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80085d8:	4b61      	ldr	r3, [pc, #388]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80085da:	69db      	ldr	r3, [r3, #28]
 80085dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	699b      	ldr	r3, [r3, #24]
 80085e4:	495e      	ldr	r1, [pc, #376]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80085e6:	4313      	orrs	r3, r2
 80085e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f003 0320 	and.w	r3, r3, #32
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d010      	beq.n	8008618 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	69da      	ldr	r2, [r3, #28]
 80085fa:	4b59      	ldr	r3, [pc, #356]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80085fc:	6a1b      	ldr	r3, [r3, #32]
 80085fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008602:	429a      	cmp	r2, r3
 8008604:	d908      	bls.n	8008618 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008606:	4b56      	ldr	r3, [pc, #344]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008608:	6a1b      	ldr	r3, [r3, #32]
 800860a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	4953      	ldr	r1, [pc, #332]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008614:	4313      	orrs	r3, r2
 8008616:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 0302 	and.w	r3, r3, #2
 8008620:	2b00      	cmp	r3, #0
 8008622:	d010      	beq.n	8008646 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	68da      	ldr	r2, [r3, #12]
 8008628:	4b4d      	ldr	r3, [pc, #308]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	f003 030f 	and.w	r3, r3, #15
 8008630:	429a      	cmp	r2, r3
 8008632:	d908      	bls.n	8008646 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008634:	4b4a      	ldr	r3, [pc, #296]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008636:	699b      	ldr	r3, [r3, #24]
 8008638:	f023 020f 	bic.w	r2, r3, #15
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	4947      	ldr	r1, [pc, #284]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008642:	4313      	orrs	r3, r2
 8008644:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f003 0301 	and.w	r3, r3, #1
 800864e:	2b00      	cmp	r3, #0
 8008650:	d055      	beq.n	80086fe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008652:	4b43      	ldr	r3, [pc, #268]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008654:	699b      	ldr	r3, [r3, #24]
 8008656:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	4940      	ldr	r1, [pc, #256]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008660:	4313      	orrs	r3, r2
 8008662:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	2b02      	cmp	r3, #2
 800866a:	d107      	bne.n	800867c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800866c:	4b3c      	ldr	r3, [pc, #240]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008674:	2b00      	cmp	r3, #0
 8008676:	d121      	bne.n	80086bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e0f6      	b.n	800886a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	2b03      	cmp	r3, #3
 8008682:	d107      	bne.n	8008694 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008684:	4b36      	ldr	r3, [pc, #216]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800868c:	2b00      	cmp	r3, #0
 800868e:	d115      	bne.n	80086bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008690:	2301      	movs	r3, #1
 8008692:	e0ea      	b.n	800886a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	2b01      	cmp	r3, #1
 800869a:	d107      	bne.n	80086ac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800869c:	4b30      	ldr	r3, [pc, #192]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d109      	bne.n	80086bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80086a8:	2301      	movs	r3, #1
 80086aa:	e0de      	b.n	800886a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80086ac:	4b2c      	ldr	r3, [pc, #176]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d101      	bne.n	80086bc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	e0d6      	b.n	800886a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80086bc:	4b28      	ldr	r3, [pc, #160]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80086be:	691b      	ldr	r3, [r3, #16]
 80086c0:	f023 0207 	bic.w	r2, r3, #7
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	4925      	ldr	r1, [pc, #148]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80086ca:	4313      	orrs	r3, r2
 80086cc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80086ce:	f7fa fc87 	bl	8002fe0 <HAL_GetTick>
 80086d2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086d4:	e00a      	b.n	80086ec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086d6:	f7fa fc83 	bl	8002fe0 <HAL_GetTick>
 80086da:	4602      	mov	r2, r0
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	1ad3      	subs	r3, r2, r3
 80086e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d901      	bls.n	80086ec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80086e8:	2303      	movs	r3, #3
 80086ea:	e0be      	b.n	800886a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086ec:	4b1c      	ldr	r3, [pc, #112]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	00db      	lsls	r3, r3, #3
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d1eb      	bne.n	80086d6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f003 0302 	and.w	r3, r3, #2
 8008706:	2b00      	cmp	r3, #0
 8008708:	d010      	beq.n	800872c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	68da      	ldr	r2, [r3, #12]
 800870e:	4b14      	ldr	r3, [pc, #80]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008710:	699b      	ldr	r3, [r3, #24]
 8008712:	f003 030f 	and.w	r3, r3, #15
 8008716:	429a      	cmp	r2, r3
 8008718:	d208      	bcs.n	800872c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800871a:	4b11      	ldr	r3, [pc, #68]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 800871c:	699b      	ldr	r3, [r3, #24]
 800871e:	f023 020f 	bic.w	r2, r3, #15
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	68db      	ldr	r3, [r3, #12]
 8008726:	490e      	ldr	r1, [pc, #56]	@ (8008760 <HAL_RCC_ClockConfig+0x244>)
 8008728:	4313      	orrs	r3, r2
 800872a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800872c:	4b0b      	ldr	r3, [pc, #44]	@ (800875c <HAL_RCC_ClockConfig+0x240>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f003 030f 	and.w	r3, r3, #15
 8008734:	683a      	ldr	r2, [r7, #0]
 8008736:	429a      	cmp	r2, r3
 8008738:	d214      	bcs.n	8008764 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800873a:	4b08      	ldr	r3, [pc, #32]	@ (800875c <HAL_RCC_ClockConfig+0x240>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f023 020f 	bic.w	r2, r3, #15
 8008742:	4906      	ldr	r1, [pc, #24]	@ (800875c <HAL_RCC_ClockConfig+0x240>)
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	4313      	orrs	r3, r2
 8008748:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800874a:	4b04      	ldr	r3, [pc, #16]	@ (800875c <HAL_RCC_ClockConfig+0x240>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f003 030f 	and.w	r3, r3, #15
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	429a      	cmp	r2, r3
 8008756:	d005      	beq.n	8008764 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e086      	b.n	800886a <HAL_RCC_ClockConfig+0x34e>
 800875c:	52002000 	.word	0x52002000
 8008760:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f003 0304 	and.w	r3, r3, #4
 800876c:	2b00      	cmp	r3, #0
 800876e:	d010      	beq.n	8008792 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	691a      	ldr	r2, [r3, #16]
 8008774:	4b3f      	ldr	r3, [pc, #252]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800877c:	429a      	cmp	r2, r3
 800877e:	d208      	bcs.n	8008792 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008780:	4b3c      	ldr	r3, [pc, #240]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	691b      	ldr	r3, [r3, #16]
 800878c:	4939      	ldr	r1, [pc, #228]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 800878e:	4313      	orrs	r3, r2
 8008790:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f003 0308 	and.w	r3, r3, #8
 800879a:	2b00      	cmp	r3, #0
 800879c:	d010      	beq.n	80087c0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	695a      	ldr	r2, [r3, #20]
 80087a2:	4b34      	ldr	r3, [pc, #208]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 80087a4:	69db      	ldr	r3, [r3, #28]
 80087a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d208      	bcs.n	80087c0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80087ae:	4b31      	ldr	r3, [pc, #196]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 80087b0:	69db      	ldr	r3, [r3, #28]
 80087b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	695b      	ldr	r3, [r3, #20]
 80087ba:	492e      	ldr	r1, [pc, #184]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 80087bc:	4313      	orrs	r3, r2
 80087be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 0310 	and.w	r3, r3, #16
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d010      	beq.n	80087ee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	699a      	ldr	r2, [r3, #24]
 80087d0:	4b28      	ldr	r3, [pc, #160]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 80087d2:	69db      	ldr	r3, [r3, #28]
 80087d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80087d8:	429a      	cmp	r2, r3
 80087da:	d208      	bcs.n	80087ee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80087dc:	4b25      	ldr	r3, [pc, #148]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 80087de:	69db      	ldr	r3, [r3, #28]
 80087e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	699b      	ldr	r3, [r3, #24]
 80087e8:	4922      	ldr	r1, [pc, #136]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 80087ea:	4313      	orrs	r3, r2
 80087ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f003 0320 	and.w	r3, r3, #32
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d010      	beq.n	800881c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	69da      	ldr	r2, [r3, #28]
 80087fe:	4b1d      	ldr	r3, [pc, #116]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 8008800:	6a1b      	ldr	r3, [r3, #32]
 8008802:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008806:	429a      	cmp	r2, r3
 8008808:	d208      	bcs.n	800881c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800880a:	4b1a      	ldr	r3, [pc, #104]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 800880c:	6a1b      	ldr	r3, [r3, #32]
 800880e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	69db      	ldr	r3, [r3, #28]
 8008816:	4917      	ldr	r1, [pc, #92]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 8008818:	4313      	orrs	r3, r2
 800881a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800881c:	f000 f834 	bl	8008888 <HAL_RCC_GetSysClockFreq>
 8008820:	4602      	mov	r2, r0
 8008822:	4b14      	ldr	r3, [pc, #80]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 8008824:	699b      	ldr	r3, [r3, #24]
 8008826:	0a1b      	lsrs	r3, r3, #8
 8008828:	f003 030f 	and.w	r3, r3, #15
 800882c:	4912      	ldr	r1, [pc, #72]	@ (8008878 <HAL_RCC_ClockConfig+0x35c>)
 800882e:	5ccb      	ldrb	r3, [r1, r3]
 8008830:	f003 031f 	and.w	r3, r3, #31
 8008834:	fa22 f303 	lsr.w	r3, r2, r3
 8008838:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800883a:	4b0e      	ldr	r3, [pc, #56]	@ (8008874 <HAL_RCC_ClockConfig+0x358>)
 800883c:	699b      	ldr	r3, [r3, #24]
 800883e:	f003 030f 	and.w	r3, r3, #15
 8008842:	4a0d      	ldr	r2, [pc, #52]	@ (8008878 <HAL_RCC_ClockConfig+0x35c>)
 8008844:	5cd3      	ldrb	r3, [r2, r3]
 8008846:	f003 031f 	and.w	r3, r3, #31
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	fa22 f303 	lsr.w	r3, r2, r3
 8008850:	4a0a      	ldr	r2, [pc, #40]	@ (800887c <HAL_RCC_ClockConfig+0x360>)
 8008852:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008854:	4a0a      	ldr	r2, [pc, #40]	@ (8008880 <HAL_RCC_ClockConfig+0x364>)
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800885a:	4b0a      	ldr	r3, [pc, #40]	@ (8008884 <HAL_RCC_ClockConfig+0x368>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4618      	mov	r0, r3
 8008860:	f7fa fb74 	bl	8002f4c <HAL_InitTick>
 8008864:	4603      	mov	r3, r0
 8008866:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008868:	7bfb      	ldrb	r3, [r7, #15]
}
 800886a:	4618      	mov	r0, r3
 800886c:	3718      	adds	r7, #24
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	58024400 	.word	0x58024400
 8008878:	0800ed44 	.word	0x0800ed44
 800887c:	24000004 	.word	0x24000004
 8008880:	24000000 	.word	0x24000000
 8008884:	24000008 	.word	0x24000008

08008888 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008888:	b480      	push	{r7}
 800888a:	b089      	sub	sp, #36	@ 0x24
 800888c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800888e:	4bb3      	ldr	r3, [pc, #716]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008896:	2b18      	cmp	r3, #24
 8008898:	f200 8155 	bhi.w	8008b46 <HAL_RCC_GetSysClockFreq+0x2be>
 800889c:	a201      	add	r2, pc, #4	@ (adr r2, 80088a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800889e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a2:	bf00      	nop
 80088a4:	08008909 	.word	0x08008909
 80088a8:	08008b47 	.word	0x08008b47
 80088ac:	08008b47 	.word	0x08008b47
 80088b0:	08008b47 	.word	0x08008b47
 80088b4:	08008b47 	.word	0x08008b47
 80088b8:	08008b47 	.word	0x08008b47
 80088bc:	08008b47 	.word	0x08008b47
 80088c0:	08008b47 	.word	0x08008b47
 80088c4:	0800892f 	.word	0x0800892f
 80088c8:	08008b47 	.word	0x08008b47
 80088cc:	08008b47 	.word	0x08008b47
 80088d0:	08008b47 	.word	0x08008b47
 80088d4:	08008b47 	.word	0x08008b47
 80088d8:	08008b47 	.word	0x08008b47
 80088dc:	08008b47 	.word	0x08008b47
 80088e0:	08008b47 	.word	0x08008b47
 80088e4:	08008935 	.word	0x08008935
 80088e8:	08008b47 	.word	0x08008b47
 80088ec:	08008b47 	.word	0x08008b47
 80088f0:	08008b47 	.word	0x08008b47
 80088f4:	08008b47 	.word	0x08008b47
 80088f8:	08008b47 	.word	0x08008b47
 80088fc:	08008b47 	.word	0x08008b47
 8008900:	08008b47 	.word	0x08008b47
 8008904:	0800893b 	.word	0x0800893b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008908:	4b94      	ldr	r3, [pc, #592]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 0320 	and.w	r3, r3, #32
 8008910:	2b00      	cmp	r3, #0
 8008912:	d009      	beq.n	8008928 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008914:	4b91      	ldr	r3, [pc, #580]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	08db      	lsrs	r3, r3, #3
 800891a:	f003 0303 	and.w	r3, r3, #3
 800891e:	4a90      	ldr	r2, [pc, #576]	@ (8008b60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008920:	fa22 f303 	lsr.w	r3, r2, r3
 8008924:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008926:	e111      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008928:	4b8d      	ldr	r3, [pc, #564]	@ (8008b60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800892a:	61bb      	str	r3, [r7, #24]
      break;
 800892c:	e10e      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800892e:	4b8d      	ldr	r3, [pc, #564]	@ (8008b64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008930:	61bb      	str	r3, [r7, #24]
      break;
 8008932:	e10b      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008934:	4b8c      	ldr	r3, [pc, #560]	@ (8008b68 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008936:	61bb      	str	r3, [r7, #24]
      break;
 8008938:	e108      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800893a:	4b88      	ldr	r3, [pc, #544]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800893c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800893e:	f003 0303 	and.w	r3, r3, #3
 8008942:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008944:	4b85      	ldr	r3, [pc, #532]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008948:	091b      	lsrs	r3, r3, #4
 800894a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800894e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008950:	4b82      	ldr	r3, [pc, #520]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008954:	f003 0301 	and.w	r3, r3, #1
 8008958:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800895a:	4b80      	ldr	r3, [pc, #512]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800895c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800895e:	08db      	lsrs	r3, r3, #3
 8008960:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	fb02 f303 	mul.w	r3, r2, r3
 800896a:	ee07 3a90 	vmov	s15, r3
 800896e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008972:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	2b00      	cmp	r3, #0
 800897a:	f000 80e1 	beq.w	8008b40 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	2b02      	cmp	r3, #2
 8008982:	f000 8083 	beq.w	8008a8c <HAL_RCC_GetSysClockFreq+0x204>
 8008986:	697b      	ldr	r3, [r7, #20]
 8008988:	2b02      	cmp	r3, #2
 800898a:	f200 80a1 	bhi.w	8008ad0 <HAL_RCC_GetSysClockFreq+0x248>
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d003      	beq.n	800899c <HAL_RCC_GetSysClockFreq+0x114>
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	2b01      	cmp	r3, #1
 8008998:	d056      	beq.n	8008a48 <HAL_RCC_GetSysClockFreq+0x1c0>
 800899a:	e099      	b.n	8008ad0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800899c:	4b6f      	ldr	r3, [pc, #444]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f003 0320 	and.w	r3, r3, #32
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d02d      	beq.n	8008a04 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089a8:	4b6c      	ldr	r3, [pc, #432]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	08db      	lsrs	r3, r3, #3
 80089ae:	f003 0303 	and.w	r3, r3, #3
 80089b2:	4a6b      	ldr	r2, [pc, #428]	@ (8008b60 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80089b4:	fa22 f303 	lsr.w	r3, r2, r3
 80089b8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	ee07 3a90 	vmov	s15, r3
 80089c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	ee07 3a90 	vmov	s15, r3
 80089ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089d2:	4b62      	ldr	r3, [pc, #392]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80089d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089da:	ee07 3a90 	vmov	s15, r3
 80089de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80089e6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008b6c <HAL_RCC_GetSysClockFreq+0x2e4>
 80089ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089fe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008a02:	e087      	b.n	8008b14 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a04:	693b      	ldr	r3, [r7, #16]
 8008a06:	ee07 3a90 	vmov	s15, r3
 8008a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a0e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008b70 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008a12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a16:	4b51      	ldr	r3, [pc, #324]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a1e:	ee07 3a90 	vmov	s15, r3
 8008a22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a26:	ed97 6a02 	vldr	s12, [r7, #8]
 8008a2a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008b6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008a2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008a46:	e065      	b.n	8008b14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	ee07 3a90 	vmov	s15, r3
 8008a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a52:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008b74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008a56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a5a:	4b40      	ldr	r3, [pc, #256]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a62:	ee07 3a90 	vmov	s15, r3
 8008a66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008a6e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008b6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008a72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008a8a:	e043      	b.n	8008b14 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	ee07 3a90 	vmov	s15, r3
 8008a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a96:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008b78 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008a9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a9e:	4b2f      	ldr	r3, [pc, #188]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008aa6:	ee07 3a90 	vmov	s15, r3
 8008aaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aae:	ed97 6a02 	vldr	s12, [r7, #8]
 8008ab2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008b6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008ab6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008abe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ac2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008aca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008ace:	e021      	b.n	8008b14 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	ee07 3a90 	vmov	s15, r3
 8008ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ada:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008b74 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008ade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008aea:	ee07 3a90 	vmov	s15, r3
 8008aee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008af2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008af6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008b6c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008afa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008afe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008b06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008b12:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008b14:	4b11      	ldr	r3, [pc, #68]	@ (8008b5c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b18:	0a5b      	lsrs	r3, r3, #9
 8008b1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b1e:	3301      	adds	r3, #1
 8008b20:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	ee07 3a90 	vmov	s15, r3
 8008b28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008b2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b38:	ee17 3a90 	vmov	r3, s15
 8008b3c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008b3e:	e005      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008b40:	2300      	movs	r3, #0
 8008b42:	61bb      	str	r3, [r7, #24]
      break;
 8008b44:	e002      	b.n	8008b4c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008b46:	4b07      	ldr	r3, [pc, #28]	@ (8008b64 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008b48:	61bb      	str	r3, [r7, #24]
      break;
 8008b4a:	bf00      	nop
  }

  return sysclockfreq;
 8008b4c:	69bb      	ldr	r3, [r7, #24]
}
 8008b4e:	4618      	mov	r0, r3
 8008b50:	3724      	adds	r7, #36	@ 0x24
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr
 8008b5a:	bf00      	nop
 8008b5c:	58024400 	.word	0x58024400
 8008b60:	03d09000 	.word	0x03d09000
 8008b64:	003d0900 	.word	0x003d0900
 8008b68:	017d7840 	.word	0x017d7840
 8008b6c:	46000000 	.word	0x46000000
 8008b70:	4c742400 	.word	0x4c742400
 8008b74:	4a742400 	.word	0x4a742400
 8008b78:	4bbebc20 	.word	0x4bbebc20

08008b7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b082      	sub	sp, #8
 8008b80:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008b82:	f7ff fe81 	bl	8008888 <HAL_RCC_GetSysClockFreq>
 8008b86:	4602      	mov	r2, r0
 8008b88:	4b10      	ldr	r3, [pc, #64]	@ (8008bcc <HAL_RCC_GetHCLKFreq+0x50>)
 8008b8a:	699b      	ldr	r3, [r3, #24]
 8008b8c:	0a1b      	lsrs	r3, r3, #8
 8008b8e:	f003 030f 	and.w	r3, r3, #15
 8008b92:	490f      	ldr	r1, [pc, #60]	@ (8008bd0 <HAL_RCC_GetHCLKFreq+0x54>)
 8008b94:	5ccb      	ldrb	r3, [r1, r3]
 8008b96:	f003 031f 	and.w	r3, r3, #31
 8008b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8008b9e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8008bcc <HAL_RCC_GetHCLKFreq+0x50>)
 8008ba2:	699b      	ldr	r3, [r3, #24]
 8008ba4:	f003 030f 	and.w	r3, r3, #15
 8008ba8:	4a09      	ldr	r2, [pc, #36]	@ (8008bd0 <HAL_RCC_GetHCLKFreq+0x54>)
 8008baa:	5cd3      	ldrb	r3, [r2, r3]
 8008bac:	f003 031f 	and.w	r3, r3, #31
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8008bb6:	4a07      	ldr	r2, [pc, #28]	@ (8008bd4 <HAL_RCC_GetHCLKFreq+0x58>)
 8008bb8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008bba:	4a07      	ldr	r2, [pc, #28]	@ (8008bd8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008bc0:	4b04      	ldr	r3, [pc, #16]	@ (8008bd4 <HAL_RCC_GetHCLKFreq+0x58>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3708      	adds	r7, #8
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	58024400 	.word	0x58024400
 8008bd0:	0800ed44 	.word	0x0800ed44
 8008bd4:	24000004 	.word	0x24000004
 8008bd8:	24000000 	.word	0x24000000

08008bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008be0:	f7ff ffcc 	bl	8008b7c <HAL_RCC_GetHCLKFreq>
 8008be4:	4602      	mov	r2, r0
 8008be6:	4b06      	ldr	r3, [pc, #24]	@ (8008c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008be8:	69db      	ldr	r3, [r3, #28]
 8008bea:	091b      	lsrs	r3, r3, #4
 8008bec:	f003 0307 	and.w	r3, r3, #7
 8008bf0:	4904      	ldr	r1, [pc, #16]	@ (8008c04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008bf2:	5ccb      	ldrb	r3, [r1, r3]
 8008bf4:	f003 031f 	and.w	r3, r3, #31
 8008bf8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	bd80      	pop	{r7, pc}
 8008c00:	58024400 	.word	0x58024400
 8008c04:	0800ed44 	.word	0x0800ed44

08008c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008c0c:	f7ff ffb6 	bl	8008b7c <HAL_RCC_GetHCLKFreq>
 8008c10:	4602      	mov	r2, r0
 8008c12:	4b06      	ldr	r3, [pc, #24]	@ (8008c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8008c14:	69db      	ldr	r3, [r3, #28]
 8008c16:	0a1b      	lsrs	r3, r3, #8
 8008c18:	f003 0307 	and.w	r3, r3, #7
 8008c1c:	4904      	ldr	r1, [pc, #16]	@ (8008c30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008c1e:	5ccb      	ldrb	r3, [r1, r3]
 8008c20:	f003 031f 	and.w	r3, r3, #31
 8008c24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	58024400 	.word	0x58024400
 8008c30:	0800ed44 	.word	0x0800ed44

08008c34 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c38:	b0ca      	sub	sp, #296	@ 0x128
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008c40:	2300      	movs	r3, #0
 8008c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008c46:	2300      	movs	r3, #0
 8008c48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c54:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008c58:	2500      	movs	r5, #0
 8008c5a:	ea54 0305 	orrs.w	r3, r4, r5
 8008c5e:	d049      	beq.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008c6a:	d02f      	beq.n	8008ccc <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008c6c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008c70:	d828      	bhi.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008c72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c76:	d01a      	beq.n	8008cae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008c78:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c7c:	d822      	bhi.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d003      	beq.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008c82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c86:	d007      	beq.n	8008c98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008c88:	e01c      	b.n	8008cc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008c8a:	4bb8      	ldr	r3, [pc, #736]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c8e:	4ab7      	ldr	r2, [pc, #732]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008c94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008c96:	e01a      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c9c:	3308      	adds	r3, #8
 8008c9e:	2102      	movs	r1, #2
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f002 fb61 	bl	800b368 <RCCEx_PLL2_Config>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008cac:	e00f      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cb2:	3328      	adds	r3, #40	@ 0x28
 8008cb4:	2102      	movs	r1, #2
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	f002 fc08 	bl	800b4cc <RCCEx_PLL3_Config>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008cc2:	e004      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008cca:	e000      	b.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008ccc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d10a      	bne.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008cd6:	4ba5      	ldr	r3, [pc, #660]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008cd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cda:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ce2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008ce4:	4aa1      	ldr	r2, [pc, #644]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ce6:	430b      	orrs	r3, r1
 8008ce8:	6513      	str	r3, [r2, #80]	@ 0x50
 8008cea:	e003      	b.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cf0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008d00:	f04f 0900 	mov.w	r9, #0
 8008d04:	ea58 0309 	orrs.w	r3, r8, r9
 8008d08:	d047      	beq.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d10:	2b04      	cmp	r3, #4
 8008d12:	d82a      	bhi.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008d14:	a201      	add	r2, pc, #4	@ (adr r2, 8008d1c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d1a:	bf00      	nop
 8008d1c:	08008d31 	.word	0x08008d31
 8008d20:	08008d3f 	.word	0x08008d3f
 8008d24:	08008d55 	.word	0x08008d55
 8008d28:	08008d73 	.word	0x08008d73
 8008d2c:	08008d73 	.word	0x08008d73
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d30:	4b8e      	ldr	r3, [pc, #568]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d34:	4a8d      	ldr	r2, [pc, #564]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008d3c:	e01a      	b.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d42:	3308      	adds	r3, #8
 8008d44:	2100      	movs	r1, #0
 8008d46:	4618      	mov	r0, r3
 8008d48:	f002 fb0e 	bl	800b368 <RCCEx_PLL2_Config>
 8008d4c:	4603      	mov	r3, r0
 8008d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008d52:	e00f      	b.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d58:	3328      	adds	r3, #40	@ 0x28
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f002 fbb5 	bl	800b4cc <RCCEx_PLL3_Config>
 8008d62:	4603      	mov	r3, r0
 8008d64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008d68:	e004      	b.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008d70:	e000      	b.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8008d72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d10a      	bne.n	8008d92 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008d7c:	4b7b      	ldr	r3, [pc, #492]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d80:	f023 0107 	bic.w	r1, r3, #7
 8008d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d8a:	4a78      	ldr	r2, [pc, #480]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008d8c:	430b      	orrs	r3, r1
 8008d8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008d90:	e003      	b.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008d96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8008d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8008da6:	f04f 0b00 	mov.w	fp, #0
 8008daa:	ea5a 030b 	orrs.w	r3, sl, fp
 8008dae:	d04c      	beq.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8008db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008db4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008db6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dba:	d030      	beq.n	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8008dbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dc0:	d829      	bhi.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008dc2:	2bc0      	cmp	r3, #192	@ 0xc0
 8008dc4:	d02d      	beq.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8008dc6:	2bc0      	cmp	r3, #192	@ 0xc0
 8008dc8:	d825      	bhi.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008dca:	2b80      	cmp	r3, #128	@ 0x80
 8008dcc:	d018      	beq.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008dce:	2b80      	cmp	r3, #128	@ 0x80
 8008dd0:	d821      	bhi.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d002      	beq.n	8008ddc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8008dd6:	2b40      	cmp	r3, #64	@ 0x40
 8008dd8:	d007      	beq.n	8008dea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8008dda:	e01c      	b.n	8008e16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ddc:	4b63      	ldr	r3, [pc, #396]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de0:	4a62      	ldr	r2, [pc, #392]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008de2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008de6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008de8:	e01c      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008dee:	3308      	adds	r3, #8
 8008df0:	2100      	movs	r1, #0
 8008df2:	4618      	mov	r0, r3
 8008df4:	f002 fab8 	bl	800b368 <RCCEx_PLL2_Config>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008dfe:	e011      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e04:	3328      	adds	r3, #40	@ 0x28
 8008e06:	2100      	movs	r1, #0
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f002 fb5f 	bl	800b4cc <RCCEx_PLL3_Config>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8008e14:	e006      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008e1c:	e002      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008e1e:	bf00      	nop
 8008e20:	e000      	b.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8008e22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10a      	bne.n	8008e42 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008e2c:	4b4f      	ldr	r3, [pc, #316]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e30:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e3a:	4a4c      	ldr	r2, [pc, #304]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008e3c:	430b      	orrs	r3, r1
 8008e3e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008e40:	e003      	b.n	8008e4a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008e46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e52:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8008e56:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8008e60:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8008e64:	460b      	mov	r3, r1
 8008e66:	4313      	orrs	r3, r2
 8008e68:	d053      	beq.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8008e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008e6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008e72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008e76:	d035      	beq.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8008e78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008e7c:	d82e      	bhi.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008e7e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008e82:	d031      	beq.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8008e84:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008e88:	d828      	bhi.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008e8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e8e:	d01a      	beq.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008e90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e94:	d822      	bhi.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d003      	beq.n	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8008e9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e9e:	d007      	beq.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8008ea0:	e01c      	b.n	8008edc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ea2:	4b32      	ldr	r3, [pc, #200]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea6:	4a31      	ldr	r2, [pc, #196]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ea8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008eac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008eae:	e01c      	b.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eb4:	3308      	adds	r3, #8
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f002 fa55 	bl	800b368 <RCCEx_PLL2_Config>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008ec4:	e011      	b.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008eca:	3328      	adds	r3, #40	@ 0x28
 8008ecc:	2100      	movs	r1, #0
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f002 fafc 	bl	800b4cc <RCCEx_PLL3_Config>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008eda:	e006      	b.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008ee2:	e002      	b.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008ee4:	bf00      	nop
 8008ee6:	e000      	b.n	8008eea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8008ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d10b      	bne.n	8008f0a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8008ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ef6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8008efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008efe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008f02:	4a1a      	ldr	r2, [pc, #104]	@ (8008f6c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f04:	430b      	orrs	r3, r1
 8008f06:	6593      	str	r3, [r2, #88]	@ 0x58
 8008f08:	e003      	b.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008f0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8008f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8008f1e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008f22:	2300      	movs	r3, #0
 8008f24:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008f28:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	d056      	beq.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8008f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008f3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f3e:	d038      	beq.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8008f40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f44:	d831      	bhi.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008f46:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008f4a:	d034      	beq.n	8008fb6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8008f4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008f50:	d82b      	bhi.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008f52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f56:	d01d      	beq.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8008f58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f5c:	d825      	bhi.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d006      	beq.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8008f62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008f66:	d00a      	beq.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8008f68:	e01f      	b.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8008f6a:	bf00      	nop
 8008f6c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f70:	4ba2      	ldr	r3, [pc, #648]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f74:	4aa1      	ldr	r2, [pc, #644]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008f76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008f7c:	e01c      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f82:	3308      	adds	r3, #8
 8008f84:	2100      	movs	r1, #0
 8008f86:	4618      	mov	r0, r3
 8008f88:	f002 f9ee 	bl	800b368 <RCCEx_PLL2_Config>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8008f92:	e011      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f98:	3328      	adds	r3, #40	@ 0x28
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f002 fa95 	bl	800b4cc <RCCEx_PLL3_Config>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8008fa8:	e006      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8008faa:	2301      	movs	r3, #1
 8008fac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008fb0:	e002      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008fb2:	bf00      	nop
 8008fb4:	e000      	b.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8008fb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008fb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10b      	bne.n	8008fd8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008fc0:	4b8e      	ldr	r3, [pc, #568]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fc4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8008fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fcc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008fd0:	4a8a      	ldr	r2, [pc, #552]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8008fd2:	430b      	orrs	r3, r1
 8008fd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8008fd6:	e003      	b.n	8008fe0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8008fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8008fec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008ff6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	d03a      	beq.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8009000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009006:	2b30      	cmp	r3, #48	@ 0x30
 8009008:	d01f      	beq.n	800904a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800900a:	2b30      	cmp	r3, #48	@ 0x30
 800900c:	d819      	bhi.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800900e:	2b20      	cmp	r3, #32
 8009010:	d00c      	beq.n	800902c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8009012:	2b20      	cmp	r3, #32
 8009014:	d815      	bhi.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8009016:	2b00      	cmp	r3, #0
 8009018:	d019      	beq.n	800904e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800901a:	2b10      	cmp	r3, #16
 800901c:	d111      	bne.n	8009042 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800901e:	4b77      	ldr	r3, [pc, #476]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009022:	4a76      	ldr	r2, [pc, #472]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009024:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009028:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800902a:	e011      	b.n	8009050 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800902c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009030:	3308      	adds	r3, #8
 8009032:	2102      	movs	r1, #2
 8009034:	4618      	mov	r0, r3
 8009036:	f002 f997 	bl	800b368 <RCCEx_PLL2_Config>
 800903a:	4603      	mov	r3, r0
 800903c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009040:	e006      	b.n	8009050 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009048:	e002      	b.n	8009050 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800904a:	bf00      	nop
 800904c:	e000      	b.n	8009050 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800904e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009050:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009054:	2b00      	cmp	r3, #0
 8009056:	d10a      	bne.n	800906e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009058:	4b68      	ldr	r3, [pc, #416]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800905a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800905c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009066:	4a65      	ldr	r2, [pc, #404]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009068:	430b      	orrs	r3, r1
 800906a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800906c:	e003      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800906e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009072:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800907a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800907e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009082:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009086:	2300      	movs	r3, #0
 8009088:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800908c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009090:	460b      	mov	r3, r1
 8009092:	4313      	orrs	r3, r2
 8009094:	d051      	beq.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800909a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800909c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090a0:	d035      	beq.n	800910e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80090a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090a6:	d82e      	bhi.n	8009106 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80090a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090ac:	d031      	beq.n	8009112 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80090ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80090b2:	d828      	bhi.n	8009106 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80090b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090b8:	d01a      	beq.n	80090f0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80090ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090be:	d822      	bhi.n	8009106 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d003      	beq.n	80090cc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80090c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090c8:	d007      	beq.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80090ca:	e01c      	b.n	8009106 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090cc:	4b4b      	ldr	r3, [pc, #300]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80090ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d0:	4a4a      	ldr	r2, [pc, #296]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80090d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80090d8:	e01c      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80090da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090de:	3308      	adds	r3, #8
 80090e0:	2100      	movs	r1, #0
 80090e2:	4618      	mov	r0, r3
 80090e4:	f002 f940 	bl	800b368 <RCCEx_PLL2_Config>
 80090e8:	4603      	mov	r3, r0
 80090ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80090ee:	e011      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090f4:	3328      	adds	r3, #40	@ 0x28
 80090f6:	2100      	movs	r1, #0
 80090f8:	4618      	mov	r0, r3
 80090fa:	f002 f9e7 	bl	800b4cc <RCCEx_PLL3_Config>
 80090fe:	4603      	mov	r3, r0
 8009100:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009104:	e006      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800910c:	e002      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800910e:	bf00      	nop
 8009110:	e000      	b.n	8009114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8009112:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009114:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009118:	2b00      	cmp	r3, #0
 800911a:	d10a      	bne.n	8009132 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800911c:	4b37      	ldr	r3, [pc, #220]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800911e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009120:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800912a:	4a34      	ldr	r2, [pc, #208]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800912c:	430b      	orrs	r3, r1
 800912e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009130:	e003      	b.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009136:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800913a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800913e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009142:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009146:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800914a:	2300      	movs	r3, #0
 800914c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009150:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009154:	460b      	mov	r3, r1
 8009156:	4313      	orrs	r3, r2
 8009158:	d056      	beq.n	8009208 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800915a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800915e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009160:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009164:	d033      	beq.n	80091ce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009166:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800916a:	d82c      	bhi.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800916c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009170:	d02f      	beq.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009172:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009176:	d826      	bhi.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009178:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800917c:	d02b      	beq.n	80091d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800917e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009182:	d820      	bhi.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009184:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009188:	d012      	beq.n	80091b0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800918a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800918e:	d81a      	bhi.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009190:	2b00      	cmp	r3, #0
 8009192:	d022      	beq.n	80091da <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009198:	d115      	bne.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800919a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800919e:	3308      	adds	r3, #8
 80091a0:	2101      	movs	r1, #1
 80091a2:	4618      	mov	r0, r3
 80091a4:	f002 f8e0 	bl	800b368 <RCCEx_PLL2_Config>
 80091a8:	4603      	mov	r3, r0
 80091aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80091ae:	e015      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80091b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091b4:	3328      	adds	r3, #40	@ 0x28
 80091b6:	2101      	movs	r1, #1
 80091b8:	4618      	mov	r0, r3
 80091ba:	f002 f987 	bl	800b4cc <RCCEx_PLL3_Config>
 80091be:	4603      	mov	r3, r0
 80091c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80091c4:	e00a      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091cc:	e006      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80091ce:	bf00      	nop
 80091d0:	e004      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80091d2:	bf00      	nop
 80091d4:	e002      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80091d6:	bf00      	nop
 80091d8:	e000      	b.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80091da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d10d      	bne.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80091e4:	4b05      	ldr	r3, [pc, #20]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80091ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091f2:	4a02      	ldr	r2, [pc, #8]	@ (80091fc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80091f4:	430b      	orrs	r3, r1
 80091f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80091f8:	e006      	b.n	8009208 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80091fa:	bf00      	nop
 80091fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009200:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009204:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800920c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009210:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009214:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009218:	2300      	movs	r3, #0
 800921a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800921e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8009222:	460b      	mov	r3, r1
 8009224:	4313      	orrs	r3, r2
 8009226:	d055      	beq.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009228:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800922c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009230:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009234:	d033      	beq.n	800929e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009236:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800923a:	d82c      	bhi.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800923c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009240:	d02f      	beq.n	80092a2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009242:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009246:	d826      	bhi.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009248:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800924c:	d02b      	beq.n	80092a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800924e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009252:	d820      	bhi.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009258:	d012      	beq.n	8009280 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800925a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800925e:	d81a      	bhi.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009260:	2b00      	cmp	r3, #0
 8009262:	d022      	beq.n	80092aa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009264:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009268:	d115      	bne.n	8009296 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800926a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800926e:	3308      	adds	r3, #8
 8009270:	2101      	movs	r1, #1
 8009272:	4618      	mov	r0, r3
 8009274:	f002 f878 	bl	800b368 <RCCEx_PLL2_Config>
 8009278:	4603      	mov	r3, r0
 800927a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800927e:	e015      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009284:	3328      	adds	r3, #40	@ 0x28
 8009286:	2101      	movs	r1, #1
 8009288:	4618      	mov	r0, r3
 800928a:	f002 f91f 	bl	800b4cc <RCCEx_PLL3_Config>
 800928e:	4603      	mov	r3, r0
 8009290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009294:	e00a      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800929c:	e006      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800929e:	bf00      	nop
 80092a0:	e004      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80092a2:	bf00      	nop
 80092a4:	e002      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80092a6:	bf00      	nop
 80092a8:	e000      	b.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80092aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80092ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d10b      	bne.n	80092cc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80092b4:	4ba3      	ldr	r3, [pc, #652]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80092b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092b8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80092bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80092c4:	4a9f      	ldr	r2, [pc, #636]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80092c6:	430b      	orrs	r3, r1
 80092c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80092ca:	e003      	b.n	80092d4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80092d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092dc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80092e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80092e4:	2300      	movs	r3, #0
 80092e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80092ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80092ee:	460b      	mov	r3, r1
 80092f0:	4313      	orrs	r3, r2
 80092f2:	d037      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80092f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092fe:	d00e      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8009300:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009304:	d816      	bhi.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8009306:	2b00      	cmp	r3, #0
 8009308:	d018      	beq.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800930a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800930e:	d111      	bne.n	8009334 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009310:	4b8c      	ldr	r3, [pc, #560]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009314:	4a8b      	ldr	r2, [pc, #556]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009316:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800931a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800931c:	e00f      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800931e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009322:	3308      	adds	r3, #8
 8009324:	2101      	movs	r1, #1
 8009326:	4618      	mov	r0, r3
 8009328:	f002 f81e 	bl	800b368 <RCCEx_PLL2_Config>
 800932c:	4603      	mov	r3, r0
 800932e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009332:	e004      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800933a:	e000      	b.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800933c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800933e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009342:	2b00      	cmp	r3, #0
 8009344:	d10a      	bne.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009346:	4b7f      	ldr	r3, [pc, #508]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800934a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800934e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009354:	4a7b      	ldr	r2, [pc, #492]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009356:	430b      	orrs	r3, r1
 8009358:	6513      	str	r3, [r2, #80]	@ 0x50
 800935a:	e003      	b.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800935c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009360:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800936c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009370:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009374:	2300      	movs	r3, #0
 8009376:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800937a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800937e:	460b      	mov	r3, r1
 8009380:	4313      	orrs	r3, r2
 8009382:	d039      	beq.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009388:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800938a:	2b03      	cmp	r3, #3
 800938c:	d81c      	bhi.n	80093c8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800938e:	a201      	add	r2, pc, #4	@ (adr r2, 8009394 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009394:	080093d1 	.word	0x080093d1
 8009398:	080093a5 	.word	0x080093a5
 800939c:	080093b3 	.word	0x080093b3
 80093a0:	080093d1 	.word	0x080093d1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093a4:	4b67      	ldr	r3, [pc, #412]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a8:	4a66      	ldr	r2, [pc, #408]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80093b0:	e00f      	b.n	80093d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80093b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093b6:	3308      	adds	r3, #8
 80093b8:	2102      	movs	r1, #2
 80093ba:	4618      	mov	r0, r3
 80093bc:	f001 ffd4 	bl	800b368 <RCCEx_PLL2_Config>
 80093c0:	4603      	mov	r3, r0
 80093c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80093c6:	e004      	b.n	80093d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80093c8:	2301      	movs	r3, #1
 80093ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093ce:	e000      	b.n	80093d2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80093d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10a      	bne.n	80093f0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80093da:	4b5a      	ldr	r3, [pc, #360]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093de:	f023 0103 	bic.w	r1, r3, #3
 80093e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80093e8:	4a56      	ldr	r2, [pc, #344]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80093ea:	430b      	orrs	r3, r1
 80093ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80093ee:	e003      	b.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80093f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80093f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009400:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009404:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009408:	2300      	movs	r3, #0
 800940a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800940e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009412:	460b      	mov	r3, r1
 8009414:	4313      	orrs	r3, r2
 8009416:	f000 809f 	beq.w	8009558 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800941a:	4b4b      	ldr	r3, [pc, #300]	@ (8009548 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	4a4a      	ldr	r2, [pc, #296]	@ (8009548 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8009420:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009424:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009426:	f7f9 fddb 	bl	8002fe0 <HAL_GetTick>
 800942a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800942e:	e00b      	b.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009430:	f7f9 fdd6 	bl	8002fe0 <HAL_GetTick>
 8009434:	4602      	mov	r2, r0
 8009436:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800943a:	1ad3      	subs	r3, r2, r3
 800943c:	2b64      	cmp	r3, #100	@ 0x64
 800943e:	d903      	bls.n	8009448 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009440:	2303      	movs	r3, #3
 8009442:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009446:	e005      	b.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009448:	4b3f      	ldr	r3, [pc, #252]	@ (8009548 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009450:	2b00      	cmp	r3, #0
 8009452:	d0ed      	beq.n	8009430 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009458:	2b00      	cmp	r3, #0
 800945a:	d179      	bne.n	8009550 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800945c:	4b39      	ldr	r3, [pc, #228]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800945e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009464:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009468:	4053      	eors	r3, r2
 800946a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800946e:	2b00      	cmp	r3, #0
 8009470:	d015      	beq.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009472:	4b34      	ldr	r3, [pc, #208]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009476:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800947a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800947e:	4b31      	ldr	r3, [pc, #196]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009482:	4a30      	ldr	r2, [pc, #192]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009484:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009488:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800948a:	4b2e      	ldr	r3, [pc, #184]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800948c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800948e:	4a2d      	ldr	r2, [pc, #180]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009490:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009494:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009496:	4a2b      	ldr	r2, [pc, #172]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009498:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800949c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800949e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80094a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094aa:	d118      	bne.n	80094de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094ac:	f7f9 fd98 	bl	8002fe0 <HAL_GetTick>
 80094b0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094b4:	e00d      	b.n	80094d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094b6:	f7f9 fd93 	bl	8002fe0 <HAL_GetTick>
 80094ba:	4602      	mov	r2, r0
 80094bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80094c0:	1ad2      	subs	r2, r2, r3
 80094c2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80094c6:	429a      	cmp	r2, r3
 80094c8:	d903      	bls.n	80094d2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80094d0:	e005      	b.n	80094de <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80094d2:	4b1c      	ldr	r3, [pc, #112]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094d6:	f003 0302 	and.w	r3, r3, #2
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d0eb      	beq.n	80094b6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80094de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d129      	bne.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80094e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80094ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094f6:	d10e      	bne.n	8009516 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80094f8:	4b12      	ldr	r3, [pc, #72]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80094fa:	691b      	ldr	r3, [r3, #16]
 80094fc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009504:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009508:	091a      	lsrs	r2, r3, #4
 800950a:	4b10      	ldr	r3, [pc, #64]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800950c:	4013      	ands	r3, r2
 800950e:	4a0d      	ldr	r2, [pc, #52]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009510:	430b      	orrs	r3, r1
 8009512:	6113      	str	r3, [r2, #16]
 8009514:	e005      	b.n	8009522 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8009516:	4b0b      	ldr	r3, [pc, #44]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009518:	691b      	ldr	r3, [r3, #16]
 800951a:	4a0a      	ldr	r2, [pc, #40]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800951c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009520:	6113      	str	r3, [r2, #16]
 8009522:	4b08      	ldr	r3, [pc, #32]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009524:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800952a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800952e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009532:	4a04      	ldr	r2, [pc, #16]	@ (8009544 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009534:	430b      	orrs	r3, r1
 8009536:	6713      	str	r3, [r2, #112]	@ 0x70
 8009538:	e00e      	b.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800953a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800953e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009542:	e009      	b.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009544:	58024400 	.word	0x58024400
 8009548:	58024800 	.word	0x58024800
 800954c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009550:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009554:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800955c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009560:	f002 0301 	and.w	r3, r2, #1
 8009564:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009568:	2300      	movs	r3, #0
 800956a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800956e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009572:	460b      	mov	r3, r1
 8009574:	4313      	orrs	r3, r2
 8009576:	f000 8089 	beq.w	800968c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800957a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800957e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009580:	2b28      	cmp	r3, #40	@ 0x28
 8009582:	d86b      	bhi.n	800965c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009584:	a201      	add	r2, pc, #4	@ (adr r2, 800958c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800958a:	bf00      	nop
 800958c:	08009665 	.word	0x08009665
 8009590:	0800965d 	.word	0x0800965d
 8009594:	0800965d 	.word	0x0800965d
 8009598:	0800965d 	.word	0x0800965d
 800959c:	0800965d 	.word	0x0800965d
 80095a0:	0800965d 	.word	0x0800965d
 80095a4:	0800965d 	.word	0x0800965d
 80095a8:	0800965d 	.word	0x0800965d
 80095ac:	08009631 	.word	0x08009631
 80095b0:	0800965d 	.word	0x0800965d
 80095b4:	0800965d 	.word	0x0800965d
 80095b8:	0800965d 	.word	0x0800965d
 80095bc:	0800965d 	.word	0x0800965d
 80095c0:	0800965d 	.word	0x0800965d
 80095c4:	0800965d 	.word	0x0800965d
 80095c8:	0800965d 	.word	0x0800965d
 80095cc:	08009647 	.word	0x08009647
 80095d0:	0800965d 	.word	0x0800965d
 80095d4:	0800965d 	.word	0x0800965d
 80095d8:	0800965d 	.word	0x0800965d
 80095dc:	0800965d 	.word	0x0800965d
 80095e0:	0800965d 	.word	0x0800965d
 80095e4:	0800965d 	.word	0x0800965d
 80095e8:	0800965d 	.word	0x0800965d
 80095ec:	08009665 	.word	0x08009665
 80095f0:	0800965d 	.word	0x0800965d
 80095f4:	0800965d 	.word	0x0800965d
 80095f8:	0800965d 	.word	0x0800965d
 80095fc:	0800965d 	.word	0x0800965d
 8009600:	0800965d 	.word	0x0800965d
 8009604:	0800965d 	.word	0x0800965d
 8009608:	0800965d 	.word	0x0800965d
 800960c:	08009665 	.word	0x08009665
 8009610:	0800965d 	.word	0x0800965d
 8009614:	0800965d 	.word	0x0800965d
 8009618:	0800965d 	.word	0x0800965d
 800961c:	0800965d 	.word	0x0800965d
 8009620:	0800965d 	.word	0x0800965d
 8009624:	0800965d 	.word	0x0800965d
 8009628:	0800965d 	.word	0x0800965d
 800962c:	08009665 	.word	0x08009665
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009634:	3308      	adds	r3, #8
 8009636:	2101      	movs	r1, #1
 8009638:	4618      	mov	r0, r3
 800963a:	f001 fe95 	bl	800b368 <RCCEx_PLL2_Config>
 800963e:	4603      	mov	r3, r0
 8009640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009644:	e00f      	b.n	8009666 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800964a:	3328      	adds	r3, #40	@ 0x28
 800964c:	2101      	movs	r1, #1
 800964e:	4618      	mov	r0, r3
 8009650:	f001 ff3c 	bl	800b4cc <RCCEx_PLL3_Config>
 8009654:	4603      	mov	r3, r0
 8009656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800965a:	e004      	b.n	8009666 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800965c:	2301      	movs	r3, #1
 800965e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009662:	e000      	b.n	8009666 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009664:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009666:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800966a:	2b00      	cmp	r3, #0
 800966c:	d10a      	bne.n	8009684 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800966e:	4bbf      	ldr	r3, [pc, #764]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009672:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800967a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800967c:	4abb      	ldr	r2, [pc, #748]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800967e:	430b      	orrs	r3, r1
 8009680:	6553      	str	r3, [r2, #84]	@ 0x54
 8009682:	e003      	b.n	800968c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009688:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800968c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009694:	f002 0302 	and.w	r3, r2, #2
 8009698:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800969c:	2300      	movs	r3, #0
 800969e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80096a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80096a6:	460b      	mov	r3, r1
 80096a8:	4313      	orrs	r3, r2
 80096aa:	d041      	beq.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80096ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80096b2:	2b05      	cmp	r3, #5
 80096b4:	d824      	bhi.n	8009700 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80096b6:	a201      	add	r2, pc, #4	@ (adr r2, 80096bc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80096b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096bc:	08009709 	.word	0x08009709
 80096c0:	080096d5 	.word	0x080096d5
 80096c4:	080096eb 	.word	0x080096eb
 80096c8:	08009709 	.word	0x08009709
 80096cc:	08009709 	.word	0x08009709
 80096d0:	08009709 	.word	0x08009709
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80096d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096d8:	3308      	adds	r3, #8
 80096da:	2101      	movs	r1, #1
 80096dc:	4618      	mov	r0, r3
 80096de:	f001 fe43 	bl	800b368 <RCCEx_PLL2_Config>
 80096e2:	4603      	mov	r3, r0
 80096e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80096e8:	e00f      	b.n	800970a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80096ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096ee:	3328      	adds	r3, #40	@ 0x28
 80096f0:	2101      	movs	r1, #1
 80096f2:	4618      	mov	r0, r3
 80096f4:	f001 feea 	bl	800b4cc <RCCEx_PLL3_Config>
 80096f8:	4603      	mov	r3, r0
 80096fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80096fe:	e004      	b.n	800970a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009700:	2301      	movs	r3, #1
 8009702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009706:	e000      	b.n	800970a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009708:	bf00      	nop
    }

    if (ret == HAL_OK)
 800970a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10a      	bne.n	8009728 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009712:	4b96      	ldr	r3, [pc, #600]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009716:	f023 0107 	bic.w	r1, r3, #7
 800971a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800971e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009720:	4a92      	ldr	r2, [pc, #584]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009722:	430b      	orrs	r3, r1
 8009724:	6553      	str	r3, [r2, #84]	@ 0x54
 8009726:	e003      	b.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009728:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800972c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009738:	f002 0304 	and.w	r3, r2, #4
 800973c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009740:	2300      	movs	r3, #0
 8009742:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009746:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800974a:	460b      	mov	r3, r1
 800974c:	4313      	orrs	r3, r2
 800974e:	d044      	beq.n	80097da <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009754:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009758:	2b05      	cmp	r3, #5
 800975a:	d825      	bhi.n	80097a8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800975c:	a201      	add	r2, pc, #4	@ (adr r2, 8009764 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800975e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009762:	bf00      	nop
 8009764:	080097b1 	.word	0x080097b1
 8009768:	0800977d 	.word	0x0800977d
 800976c:	08009793 	.word	0x08009793
 8009770:	080097b1 	.word	0x080097b1
 8009774:	080097b1 	.word	0x080097b1
 8009778:	080097b1 	.word	0x080097b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800977c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009780:	3308      	adds	r3, #8
 8009782:	2101      	movs	r1, #1
 8009784:	4618      	mov	r0, r3
 8009786:	f001 fdef 	bl	800b368 <RCCEx_PLL2_Config>
 800978a:	4603      	mov	r3, r0
 800978c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009790:	e00f      	b.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009796:	3328      	adds	r3, #40	@ 0x28
 8009798:	2101      	movs	r1, #1
 800979a:	4618      	mov	r0, r3
 800979c:	f001 fe96 	bl	800b4cc <RCCEx_PLL3_Config>
 80097a0:	4603      	mov	r3, r0
 80097a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80097a6:	e004      	b.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097ae:	e000      	b.n	80097b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80097b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d10b      	bne.n	80097d2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80097ba:	4b6c      	ldr	r3, [pc, #432]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80097bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097be:	f023 0107 	bic.w	r1, r3, #7
 80097c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80097ca:	4a68      	ldr	r2, [pc, #416]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80097cc:	430b      	orrs	r3, r1
 80097ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80097d0:	e003      	b.n	80097da <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80097da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e2:	f002 0320 	and.w	r3, r2, #32
 80097e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80097ea:	2300      	movs	r3, #0
 80097ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80097f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80097f4:	460b      	mov	r3, r1
 80097f6:	4313      	orrs	r3, r2
 80097f8:	d055      	beq.n	80098a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80097fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009802:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009806:	d033      	beq.n	8009870 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009808:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800980c:	d82c      	bhi.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800980e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009812:	d02f      	beq.n	8009874 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009818:	d826      	bhi.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800981a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800981e:	d02b      	beq.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009820:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009824:	d820      	bhi.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009826:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800982a:	d012      	beq.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800982c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009830:	d81a      	bhi.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009832:	2b00      	cmp	r3, #0
 8009834:	d022      	beq.n	800987c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009836:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800983a:	d115      	bne.n	8009868 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800983c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009840:	3308      	adds	r3, #8
 8009842:	2100      	movs	r1, #0
 8009844:	4618      	mov	r0, r3
 8009846:	f001 fd8f 	bl	800b368 <RCCEx_PLL2_Config>
 800984a:	4603      	mov	r3, r0
 800984c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009850:	e015      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009856:	3328      	adds	r3, #40	@ 0x28
 8009858:	2102      	movs	r1, #2
 800985a:	4618      	mov	r0, r3
 800985c:	f001 fe36 	bl	800b4cc <RCCEx_PLL3_Config>
 8009860:	4603      	mov	r3, r0
 8009862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009866:	e00a      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009868:	2301      	movs	r3, #1
 800986a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800986e:	e006      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009870:	bf00      	nop
 8009872:	e004      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009874:	bf00      	nop
 8009876:	e002      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009878:	bf00      	nop
 800987a:	e000      	b.n	800987e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800987c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800987e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009882:	2b00      	cmp	r3, #0
 8009884:	d10b      	bne.n	800989e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009886:	4b39      	ldr	r3, [pc, #228]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800988a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800988e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009896:	4a35      	ldr	r2, [pc, #212]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009898:	430b      	orrs	r3, r1
 800989a:	6553      	str	r3, [r2, #84]	@ 0x54
 800989c:	e003      	b.n	80098a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800989e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80098a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80098b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80098b6:	2300      	movs	r3, #0
 80098b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80098bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80098c0:	460b      	mov	r3, r1
 80098c2:	4313      	orrs	r3, r2
 80098c4:	d058      	beq.n	8009978 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80098c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80098ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80098d2:	d033      	beq.n	800993c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80098d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80098d8:	d82c      	bhi.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80098da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098de:	d02f      	beq.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80098e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098e4:	d826      	bhi.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80098e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80098ea:	d02b      	beq.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80098ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80098f0:	d820      	bhi.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80098f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098f6:	d012      	beq.n	800991e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80098f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098fc:	d81a      	bhi.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d022      	beq.n	8009948 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009902:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009906:	d115      	bne.n	8009934 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800990c:	3308      	adds	r3, #8
 800990e:	2100      	movs	r1, #0
 8009910:	4618      	mov	r0, r3
 8009912:	f001 fd29 	bl	800b368 <RCCEx_PLL2_Config>
 8009916:	4603      	mov	r3, r0
 8009918:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800991c:	e015      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800991e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009922:	3328      	adds	r3, #40	@ 0x28
 8009924:	2102      	movs	r1, #2
 8009926:	4618      	mov	r0, r3
 8009928:	f001 fdd0 	bl	800b4cc <RCCEx_PLL3_Config>
 800992c:	4603      	mov	r3, r0
 800992e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009932:	e00a      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009934:	2301      	movs	r3, #1
 8009936:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800993a:	e006      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800993c:	bf00      	nop
 800993e:	e004      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009940:	bf00      	nop
 8009942:	e002      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009944:	bf00      	nop
 8009946:	e000      	b.n	800994a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009948:	bf00      	nop
    }

    if (ret == HAL_OK)
 800994a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800994e:	2b00      	cmp	r3, #0
 8009950:	d10e      	bne.n	8009970 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009952:	4b06      	ldr	r3, [pc, #24]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009956:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800995a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800995e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009962:	4a02      	ldr	r2, [pc, #8]	@ (800996c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009964:	430b      	orrs	r3, r1
 8009966:	6593      	str	r3, [r2, #88]	@ 0x58
 8009968:	e006      	b.n	8009978 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800996a:	bf00      	nop
 800996c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009974:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800997c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009980:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009988:	2300      	movs	r3, #0
 800998a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800998e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009992:	460b      	mov	r3, r1
 8009994:	4313      	orrs	r3, r2
 8009996:	d055      	beq.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800999c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80099a0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80099a4:	d033      	beq.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80099a6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80099aa:	d82c      	bhi.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80099ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099b0:	d02f      	beq.n	8009a12 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80099b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099b6:	d826      	bhi.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80099b8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80099bc:	d02b      	beq.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80099be:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80099c2:	d820      	bhi.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80099c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80099c8:	d012      	beq.n	80099f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80099ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80099ce:	d81a      	bhi.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d022      	beq.n	8009a1a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80099d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80099d8:	d115      	bne.n	8009a06 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80099da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099de:	3308      	adds	r3, #8
 80099e0:	2100      	movs	r1, #0
 80099e2:	4618      	mov	r0, r3
 80099e4:	f001 fcc0 	bl	800b368 <RCCEx_PLL2_Config>
 80099e8:	4603      	mov	r3, r0
 80099ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80099ee:	e015      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80099f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099f4:	3328      	adds	r3, #40	@ 0x28
 80099f6:	2102      	movs	r1, #2
 80099f8:	4618      	mov	r0, r3
 80099fa:	f001 fd67 	bl	800b4cc <RCCEx_PLL3_Config>
 80099fe:	4603      	mov	r3, r0
 8009a00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009a04:	e00a      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a0c:	e006      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a0e:	bf00      	nop
 8009a10:	e004      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a12:	bf00      	nop
 8009a14:	e002      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a16:	bf00      	nop
 8009a18:	e000      	b.n	8009a1c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009a1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d10b      	bne.n	8009a3c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009a24:	4ba1      	ldr	r3, [pc, #644]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a28:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009a34:	4a9d      	ldr	r2, [pc, #628]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a36:	430b      	orrs	r3, r1
 8009a38:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a3a:	e003      	b.n	8009a44 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	f002 0308 	and.w	r3, r2, #8
 8009a50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009a54:	2300      	movs	r3, #0
 8009a56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009a5a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009a5e:	460b      	mov	r3, r1
 8009a60:	4313      	orrs	r3, r2
 8009a62:	d01e      	beq.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a70:	d10c      	bne.n	8009a8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a76:	3328      	adds	r3, #40	@ 0x28
 8009a78:	2102      	movs	r1, #2
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f001 fd26 	bl	800b4cc <RCCEx_PLL3_Config>
 8009a80:	4603      	mov	r3, r0
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d002      	beq.n	8009a8c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009a86:	2301      	movs	r3, #1
 8009a88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009a8c:	4b87      	ldr	r3, [pc, #540]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a90:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a9c:	4a83      	ldr	r2, [pc, #524]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009a9e:	430b      	orrs	r3, r1
 8009aa0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aaa:	f002 0310 	and.w	r3, r2, #16
 8009aae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009ab8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009abc:	460b      	mov	r3, r1
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	d01e      	beq.n	8009b00 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ac6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009aca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ace:	d10c      	bne.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009ad0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ad4:	3328      	adds	r3, #40	@ 0x28
 8009ad6:	2102      	movs	r1, #2
 8009ad8:	4618      	mov	r0, r3
 8009ada:	f001 fcf7 	bl	800b4cc <RCCEx_PLL3_Config>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d002      	beq.n	8009aea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009aea:	4b70      	ldr	r3, [pc, #448]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009aee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009af6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009afa:	4a6c      	ldr	r2, [pc, #432]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009afc:	430b      	orrs	r3, r1
 8009afe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b08:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009b0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b10:	2300      	movs	r3, #0
 8009b12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009b16:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009b1a:	460b      	mov	r3, r1
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	d03e      	beq.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b24:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009b28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b2c:	d022      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009b2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b32:	d81b      	bhi.n	8009b6c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d003      	beq.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009b38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b3c:	d00b      	beq.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009b3e:	e015      	b.n	8009b6c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b44:	3308      	adds	r3, #8
 8009b46:	2100      	movs	r1, #0
 8009b48:	4618      	mov	r0, r3
 8009b4a:	f001 fc0d 	bl	800b368 <RCCEx_PLL2_Config>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009b54:	e00f      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b5a:	3328      	adds	r3, #40	@ 0x28
 8009b5c:	2102      	movs	r1, #2
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f001 fcb4 	bl	800b4cc <RCCEx_PLL3_Config>
 8009b64:	4603      	mov	r3, r0
 8009b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009b6a:	e004      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b72:	e000      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009b74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d10b      	bne.n	8009b96 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009b7e:	4b4b      	ldr	r3, [pc, #300]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b82:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009b8e:	4a47      	ldr	r2, [pc, #284]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009b90:	430b      	orrs	r3, r1
 8009b92:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b94:	e003      	b.n	8009b9e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009baa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009bac:	2300      	movs	r3, #0
 8009bae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009bb0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	d03b      	beq.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bc2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009bc6:	d01f      	beq.n	8009c08 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009bc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009bcc:	d818      	bhi.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009bce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bd2:	d003      	beq.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009bd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009bd8:	d007      	beq.n	8009bea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009bda:	e011      	b.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bdc:	4b33      	ldr	r3, [pc, #204]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be0:	4a32      	ldr	r2, [pc, #200]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009be8:	e00f      	b.n	8009c0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bee:	3328      	adds	r3, #40	@ 0x28
 8009bf0:	2101      	movs	r1, #1
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f001 fc6a 	bl	800b4cc <RCCEx_PLL3_Config>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009bfe:	e004      	b.n	8009c0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c00:	2301      	movs	r3, #1
 8009c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c06:	e000      	b.n	8009c0a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009c08:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d10b      	bne.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009c12:	4b26      	ldr	r3, [pc, #152]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c16:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c22:	4a22      	ldr	r2, [pc, #136]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c24:	430b      	orrs	r3, r1
 8009c26:	6553      	str	r3, [r2, #84]	@ 0x54
 8009c28:	e003      	b.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009c3e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009c40:	2300      	movs	r3, #0
 8009c42:	677b      	str	r3, [r7, #116]	@ 0x74
 8009c44:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009c48:	460b      	mov	r3, r1
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	d034      	beq.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d003      	beq.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c5c:	d007      	beq.n	8009c6e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009c5e:	e011      	b.n	8009c84 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c60:	4b12      	ldr	r3, [pc, #72]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c64:	4a11      	ldr	r2, [pc, #68]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009c6c:	e00e      	b.n	8009c8c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c72:	3308      	adds	r3, #8
 8009c74:	2102      	movs	r1, #2
 8009c76:	4618      	mov	r0, r3
 8009c78:	f001 fb76 	bl	800b368 <RCCEx_PLL2_Config>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009c82:	e003      	b.n	8009c8c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009c84:	2301      	movs	r3, #1
 8009c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d10d      	bne.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009c94:	4b05      	ldr	r3, [pc, #20]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c98:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ca0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ca2:	4a02      	ldr	r2, [pc, #8]	@ (8009cac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009ca4:	430b      	orrs	r3, r1
 8009ca6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009ca8:	e006      	b.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009caa:	bf00      	nop
 8009cac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009cb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cb4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009cc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009cca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009cce:	460b      	mov	r3, r1
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	d00c      	beq.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cd8:	3328      	adds	r3, #40	@ 0x28
 8009cda:	2102      	movs	r1, #2
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f001 fbf5 	bl	800b4cc <RCCEx_PLL3_Config>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d002      	beq.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009cfa:	663b      	str	r3, [r7, #96]	@ 0x60
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d00:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009d04:	460b      	mov	r3, r1
 8009d06:	4313      	orrs	r3, r2
 8009d08:	d038      	beq.n	8009d7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d16:	d018      	beq.n	8009d4a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009d18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d1c:	d811      	bhi.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009d1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d22:	d014      	beq.n	8009d4e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009d24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d28:	d80b      	bhi.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d011      	beq.n	8009d52 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8009d2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d32:	d106      	bne.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009d34:	4bc3      	ldr	r3, [pc, #780]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d38:	4ac2      	ldr	r2, [pc, #776]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8009d40:	e008      	b.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009d42:	2301      	movs	r3, #1
 8009d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009d48:	e004      	b.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009d4a:	bf00      	nop
 8009d4c:	e002      	b.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009d4e:	bf00      	nop
 8009d50:	e000      	b.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8009d52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009d54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d10b      	bne.n	8009d74 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009d5c:	4bb9      	ldr	r3, [pc, #740]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d60:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d6c:	4ab5      	ldr	r2, [pc, #724]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d6e:	430b      	orrs	r3, r1
 8009d70:	6553      	str	r3, [r2, #84]	@ 0x54
 8009d72:	e003      	b.n	8009d7c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d84:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009d88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d8e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009d92:	460b      	mov	r3, r1
 8009d94:	4313      	orrs	r3, r2
 8009d96:	d009      	beq.n	8009dac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009d98:	4baa      	ldr	r3, [pc, #680]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009d9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009da6:	4aa7      	ldr	r2, [pc, #668]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009da8:	430b      	orrs	r3, r1
 8009daa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8009dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8009db8:	653b      	str	r3, [r7, #80]	@ 0x50
 8009dba:	2300      	movs	r3, #0
 8009dbc:	657b      	str	r3, [r7, #84]	@ 0x54
 8009dbe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009dc2:	460b      	mov	r3, r1
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	d00a      	beq.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8009dc8:	4b9e      	ldr	r3, [pc, #632]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dca:	691b      	ldr	r3, [r3, #16]
 8009dcc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8009dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dd4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009dd8:	4a9a      	ldr	r2, [pc, #616]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dda:	430b      	orrs	r3, r1
 8009ddc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8009dea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009dec:	2300      	movs	r3, #0
 8009dee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009df0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009df4:	460b      	mov	r3, r1
 8009df6:	4313      	orrs	r3, r2
 8009df8:	d009      	beq.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009dfa:	4b92      	ldr	r3, [pc, #584]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009dfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009dfe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8009e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e08:	4a8e      	ldr	r2, [pc, #568]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e0a:	430b      	orrs	r3, r1
 8009e0c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8009e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e16:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8009e1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e20:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009e24:	460b      	mov	r3, r1
 8009e26:	4313      	orrs	r3, r2
 8009e28:	d00e      	beq.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009e2a:	4b86      	ldr	r3, [pc, #536]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e2c:	691b      	ldr	r3, [r3, #16]
 8009e2e:	4a85      	ldr	r2, [pc, #532]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e30:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009e34:	6113      	str	r3, [r2, #16]
 8009e36:	4b83      	ldr	r3, [pc, #524]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e38:	6919      	ldr	r1, [r3, #16]
 8009e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e3e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009e42:	4a80      	ldr	r2, [pc, #512]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e44:	430b      	orrs	r3, r1
 8009e46:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8009e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e50:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8009e54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009e56:	2300      	movs	r3, #0
 8009e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009e5a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8009e5e:	460b      	mov	r3, r1
 8009e60:	4313      	orrs	r3, r2
 8009e62:	d009      	beq.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8009e64:	4b77      	ldr	r3, [pc, #476]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e68:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e72:	4a74      	ldr	r2, [pc, #464]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e74:	430b      	orrs	r3, r1
 8009e76:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e80:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8009e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e86:	2300      	movs	r3, #0
 8009e88:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e8a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8009e8e:	460b      	mov	r3, r1
 8009e90:	4313      	orrs	r3, r2
 8009e92:	d00a      	beq.n	8009eaa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009e94:	4b6b      	ldr	r3, [pc, #428]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e98:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8009e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ea4:	4a67      	ldr	r2, [pc, #412]	@ (800a044 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8009ea6:	430b      	orrs	r3, r1
 8009ea8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8009eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb2:	2100      	movs	r1, #0
 8009eb4:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009eb6:	f003 0301 	and.w	r3, r3, #1
 8009eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ebc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	d011      	beq.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eca:	3308      	adds	r3, #8
 8009ecc:	2100      	movs	r1, #0
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f001 fa4a 	bl	800b368 <RCCEx_PLL2_Config>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d003      	beq.n	8009eea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ee2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ee6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8009eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	6239      	str	r1, [r7, #32]
 8009ef6:	f003 0302 	and.w	r3, r3, #2
 8009efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8009efc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8009f00:	460b      	mov	r3, r1
 8009f02:	4313      	orrs	r3, r2
 8009f04:	d011      	beq.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f0a:	3308      	adds	r3, #8
 8009f0c:	2101      	movs	r1, #1
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f001 fa2a 	bl	800b368 <RCCEx_PLL2_Config>
 8009f14:	4603      	mov	r3, r0
 8009f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009f1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d003      	beq.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8009f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f32:	2100      	movs	r1, #0
 8009f34:	61b9      	str	r1, [r7, #24]
 8009f36:	f003 0304 	and.w	r3, r3, #4
 8009f3a:	61fb      	str	r3, [r7, #28]
 8009f3c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8009f40:	460b      	mov	r3, r1
 8009f42:	4313      	orrs	r3, r2
 8009f44:	d011      	beq.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f4a:	3308      	adds	r3, #8
 8009f4c:	2102      	movs	r1, #2
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f001 fa0a 	bl	800b368 <RCCEx_PLL2_Config>
 8009f54:	4603      	mov	r3, r0
 8009f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009f5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d003      	beq.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8009f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f72:	2100      	movs	r1, #0
 8009f74:	6139      	str	r1, [r7, #16]
 8009f76:	f003 0308 	and.w	r3, r3, #8
 8009f7a:	617b      	str	r3, [r7, #20]
 8009f7c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8009f80:	460b      	mov	r3, r1
 8009f82:	4313      	orrs	r3, r2
 8009f84:	d011      	beq.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f8a:	3328      	adds	r3, #40	@ 0x28
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f001 fa9c 	bl	800b4cc <RCCEx_PLL3_Config>
 8009f94:	4603      	mov	r3, r0
 8009f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8009f9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d003      	beq.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8009faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb2:	2100      	movs	r1, #0
 8009fb4:	60b9      	str	r1, [r7, #8]
 8009fb6:	f003 0310 	and.w	r3, r3, #16
 8009fba:	60fb      	str	r3, [r7, #12]
 8009fbc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	d011      	beq.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fca:	3328      	adds	r3, #40	@ 0x28
 8009fcc:	2101      	movs	r1, #1
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f001 fa7c 	bl	800b4cc <RCCEx_PLL3_Config>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8009fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d003      	beq.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8009fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff2:	2100      	movs	r1, #0
 8009ff4:	6039      	str	r1, [r7, #0]
 8009ff6:	f003 0320 	and.w	r3, r3, #32
 8009ffa:	607b      	str	r3, [r7, #4]
 8009ffc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a000:	460b      	mov	r3, r1
 800a002:	4313      	orrs	r3, r2
 800a004:	d011      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a00a:	3328      	adds	r3, #40	@ 0x28
 800a00c:	2102      	movs	r1, #2
 800a00e:	4618      	mov	r0, r3
 800a010:	f001 fa5c 	bl	800b4cc <RCCEx_PLL3_Config>
 800a014:	4603      	mov	r3, r0
 800a016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a01a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d003      	beq.n	800a02a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a026:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a02a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d101      	bne.n	800a036 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a032:	2300      	movs	r3, #0
 800a034:	e000      	b.n	800a038 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a036:	2301      	movs	r3, #1
}
 800a038:	4618      	mov	r0, r3
 800a03a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a03e:	46bd      	mov	sp, r7
 800a040:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a044:	58024400 	.word	0x58024400

0800a048 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b090      	sub	sp, #64	@ 0x40
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a052:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a056:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a05a:	430b      	orrs	r3, r1
 800a05c:	f040 8094 	bne.w	800a188 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a060:	4b9e      	ldr	r3, [pc, #632]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a062:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a064:	f003 0307 	and.w	r3, r3, #7
 800a068:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a06c:	2b04      	cmp	r3, #4
 800a06e:	f200 8087 	bhi.w	800a180 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a072:	a201      	add	r2, pc, #4	@ (adr r2, 800a078 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a078:	0800a08d 	.word	0x0800a08d
 800a07c:	0800a0b5 	.word	0x0800a0b5
 800a080:	0800a0dd 	.word	0x0800a0dd
 800a084:	0800a179 	.word	0x0800a179
 800a088:	0800a105 	.word	0x0800a105
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a08c:	4b93      	ldr	r3, [pc, #588]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a094:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a098:	d108      	bne.n	800a0ac <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a09a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f001 f810 	bl	800b0c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a0a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0a8:	f000 bd45 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0b0:	f000 bd41 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a0b4:	4b89      	ldr	r3, [pc, #548]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0c0:	d108      	bne.n	800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0c2:	f107 0318 	add.w	r3, r7, #24
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f000 fd54 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a0cc:	69bb      	ldr	r3, [r7, #24]
 800a0ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0d0:	f000 bd31 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0d8:	f000 bd2d 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a0dc:	4b7f      	ldr	r3, [pc, #508]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a0e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0e8:	d108      	bne.n	800a0fc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0ea:	f107 030c 	add.w	r3, r7, #12
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f000 fe94 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a0f8:	f000 bd1d 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a100:	f000 bd19 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a104:	4b75      	ldr	r3, [pc, #468]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a108:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a10c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a10e:	4b73      	ldr	r3, [pc, #460]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f003 0304 	and.w	r3, r3, #4
 800a116:	2b04      	cmp	r3, #4
 800a118:	d10c      	bne.n	800a134 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a11a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d109      	bne.n	800a134 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a120:	4b6e      	ldr	r3, [pc, #440]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	08db      	lsrs	r3, r3, #3
 800a126:	f003 0303 	and.w	r3, r3, #3
 800a12a:	4a6d      	ldr	r2, [pc, #436]	@ (800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a12c:	fa22 f303 	lsr.w	r3, r2, r3
 800a130:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a132:	e01f      	b.n	800a174 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a134:	4b69      	ldr	r3, [pc, #420]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a13c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a140:	d106      	bne.n	800a150 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a144:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a148:	d102      	bne.n	800a150 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a14a:	4b66      	ldr	r3, [pc, #408]	@ (800a2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a14c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a14e:	e011      	b.n	800a174 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a150:	4b62      	ldr	r3, [pc, #392]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a158:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a15c:	d106      	bne.n	800a16c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a15e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a160:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a164:	d102      	bne.n	800a16c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a166:	4b60      	ldr	r3, [pc, #384]	@ (800a2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a168:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a16a:	e003      	b.n	800a174 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a16c:	2300      	movs	r3, #0
 800a16e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a170:	f000 bce1 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a174:	f000 bcdf 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a178:	4b5c      	ldr	r3, [pc, #368]	@ (800a2ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a17a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a17c:	f000 bcdb 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a180:	2300      	movs	r3, #0
 800a182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a184:	f000 bcd7 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a188:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a18c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a190:	430b      	orrs	r3, r1
 800a192:	f040 80ad 	bne.w	800a2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a196:	4b51      	ldr	r3, [pc, #324]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a198:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a19a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a19e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1a6:	d056      	beq.n	800a256 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a1a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a1ae:	f200 8090 	bhi.w	800a2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1b4:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1b6:	f000 8088 	beq.w	800a2ca <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1bc:	2bc0      	cmp	r3, #192	@ 0xc0
 800a1be:	f200 8088 	bhi.w	800a2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a1c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1c4:	2b80      	cmp	r3, #128	@ 0x80
 800a1c6:	d032      	beq.n	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a1c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ca:	2b80      	cmp	r3, #128	@ 0x80
 800a1cc:	f200 8081 	bhi.w	800a2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a1d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d003      	beq.n	800a1de <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d8:	2b40      	cmp	r3, #64	@ 0x40
 800a1da:	d014      	beq.n	800a206 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a1dc:	e079      	b.n	800a2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1de:	4b3f      	ldr	r3, [pc, #252]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a1ea:	d108      	bne.n	800a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a1ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	f000 ff67 	bl	800b0c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a1fa:	f000 bc9c 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a1fe:	2300      	movs	r3, #0
 800a200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a202:	f000 bc98 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a206:	4b35      	ldr	r3, [pc, #212]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a20e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a212:	d108      	bne.n	800a226 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a214:	f107 0318 	add.w	r3, r7, #24
 800a218:	4618      	mov	r0, r3
 800a21a:	f000 fcab 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a21e:	69bb      	ldr	r3, [r7, #24]
 800a220:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a222:	f000 bc88 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a226:	2300      	movs	r3, #0
 800a228:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a22a:	f000 bc84 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a22e:	4b2b      	ldr	r3, [pc, #172]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a236:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a23a:	d108      	bne.n	800a24e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a23c:	f107 030c 	add.w	r3, r7, #12
 800a240:	4618      	mov	r0, r3
 800a242:	f000 fdeb 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a24a:	f000 bc74 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a24e:	2300      	movs	r3, #0
 800a250:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a252:	f000 bc70 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a256:	4b21      	ldr	r3, [pc, #132]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a25a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a25e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a260:	4b1e      	ldr	r3, [pc, #120]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	f003 0304 	and.w	r3, r3, #4
 800a268:	2b04      	cmp	r3, #4
 800a26a:	d10c      	bne.n	800a286 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a26c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d109      	bne.n	800a286 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a272:	4b1a      	ldr	r3, [pc, #104]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	08db      	lsrs	r3, r3, #3
 800a278:	f003 0303 	and.w	r3, r3, #3
 800a27c:	4a18      	ldr	r2, [pc, #96]	@ (800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a27e:	fa22 f303 	lsr.w	r3, r2, r3
 800a282:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a284:	e01f      	b.n	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a286:	4b15      	ldr	r3, [pc, #84]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a28e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a292:	d106      	bne.n	800a2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a296:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a29a:	d102      	bne.n	800a2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a29c:	4b11      	ldr	r3, [pc, #68]	@ (800a2e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a29e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2a0:	e011      	b.n	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a2a2:	4b0e      	ldr	r3, [pc, #56]	@ (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a2aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a2ae:	d106      	bne.n	800a2be <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a2b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2b6:	d102      	bne.n	800a2be <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a2b8:	4b0b      	ldr	r3, [pc, #44]	@ (800a2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a2ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2bc:	e003      	b.n	800a2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a2c2:	f000 bc38 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a2c6:	f000 bc36 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a2ca:	4b08      	ldr	r3, [pc, #32]	@ (800a2ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a2cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2ce:	f000 bc32 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a2d6:	f000 bc2e 	b.w	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a2da:	bf00      	nop
 800a2dc:	58024400 	.word	0x58024400
 800a2e0:	03d09000 	.word	0x03d09000
 800a2e4:	003d0900 	.word	0x003d0900
 800a2e8:	017d7840 	.word	0x017d7840
 800a2ec:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a2f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2f4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a2f8:	430b      	orrs	r3, r1
 800a2fa:	f040 809c 	bne.w	800a436 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a2fe:	4b9e      	ldr	r3, [pc, #632]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a302:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a306:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a30a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a30e:	d054      	beq.n	800a3ba <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a312:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a316:	f200 808b 	bhi.w	800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a31a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a31c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a320:	f000 8083 	beq.w	800a42a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a326:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a32a:	f200 8081 	bhi.w	800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a330:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a334:	d02f      	beq.n	800a396 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a338:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a33c:	d878      	bhi.n	800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a340:	2b00      	cmp	r3, #0
 800a342:	d004      	beq.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a346:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a34a:	d012      	beq.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a34c:	e070      	b.n	800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a34e:	4b8a      	ldr	r3, [pc, #552]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a356:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a35a:	d107      	bne.n	800a36c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a35c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a360:	4618      	mov	r0, r3
 800a362:	f000 feaf 	bl	800b0c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a36a:	e3e4      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a36c:	2300      	movs	r3, #0
 800a36e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a370:	e3e1      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a372:	4b81      	ldr	r3, [pc, #516]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a37a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a37e:	d107      	bne.n	800a390 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a380:	f107 0318 	add.w	r3, r7, #24
 800a384:	4618      	mov	r0, r3
 800a386:	f000 fbf5 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a38a:	69bb      	ldr	r3, [r7, #24]
 800a38c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a38e:	e3d2      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a390:	2300      	movs	r3, #0
 800a392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a394:	e3cf      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a396:	4b78      	ldr	r3, [pc, #480]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a39e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a3a2:	d107      	bne.n	800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3a4:	f107 030c 	add.w	r3, r7, #12
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	f000 fd37 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a3b2:	e3c0      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3b8:	e3bd      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a3ba:	4b6f      	ldr	r3, [pc, #444]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3be:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a3c2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a3c4:	4b6c      	ldr	r3, [pc, #432]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f003 0304 	and.w	r3, r3, #4
 800a3cc:	2b04      	cmp	r3, #4
 800a3ce:	d10c      	bne.n	800a3ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a3d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d109      	bne.n	800a3ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3d6:	4b68      	ldr	r3, [pc, #416]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	08db      	lsrs	r3, r3, #3
 800a3dc:	f003 0303 	and.w	r3, r3, #3
 800a3e0:	4a66      	ldr	r2, [pc, #408]	@ (800a57c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a3e2:	fa22 f303 	lsr.w	r3, r2, r3
 800a3e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a3e8:	e01e      	b.n	800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a3ea:	4b63      	ldr	r3, [pc, #396]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3f6:	d106      	bne.n	800a406 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a3f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a3fe:	d102      	bne.n	800a406 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a400:	4b5f      	ldr	r3, [pc, #380]	@ (800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a402:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a404:	e010      	b.n	800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a406:	4b5c      	ldr	r3, [pc, #368]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a40e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a412:	d106      	bne.n	800a422 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a416:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a41a:	d102      	bne.n	800a422 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a41c:	4b59      	ldr	r3, [pc, #356]	@ (800a584 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a41e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a420:	e002      	b.n	800a428 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a422:	2300      	movs	r3, #0
 800a424:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a426:	e386      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a428:	e385      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a42a:	4b57      	ldr	r3, [pc, #348]	@ (800a588 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a42c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a42e:	e382      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a430:	2300      	movs	r3, #0
 800a432:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a434:	e37f      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a436:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a43a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a43e:	430b      	orrs	r3, r1
 800a440:	f040 80a7 	bne.w	800a592 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a444:	4b4c      	ldr	r3, [pc, #304]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a448:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a44c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a450:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a454:	d055      	beq.n	800a502 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a458:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a45c:	f200 8096 	bhi.w	800a58c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a462:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a466:	f000 8084 	beq.w	800a572 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a46c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a470:	f200 808c 	bhi.w	800a58c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a476:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a47a:	d030      	beq.n	800a4de <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a47e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a482:	f200 8083 	bhi.w	800a58c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d004      	beq.n	800a496 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a48e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a492:	d012      	beq.n	800a4ba <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a494:	e07a      	b.n	800a58c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a496:	4b38      	ldr	r3, [pc, #224]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a49e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a4a2:	d107      	bne.n	800a4b4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a4a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f000 fe0b 	bl	800b0c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a4ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4b2:	e340      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4b8:	e33d      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a4ba:	4b2f      	ldr	r3, [pc, #188]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a4c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a4c6:	d107      	bne.n	800a4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4c8:	f107 0318 	add.w	r3, r7, #24
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f000 fb51 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4d6:	e32e      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4dc:	e32b      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4de:	4b26      	ldr	r3, [pc, #152]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a4e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a4ea:	d107      	bne.n	800a4fc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4ec:	f107 030c 	add.w	r3, r7, #12
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f000 fc93 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4fa:	e31c      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a500:	e319      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a502:	4b1d      	ldr	r3, [pc, #116]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a506:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a50a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a50c:	4b1a      	ldr	r3, [pc, #104]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	f003 0304 	and.w	r3, r3, #4
 800a514:	2b04      	cmp	r3, #4
 800a516:	d10c      	bne.n	800a532 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d109      	bne.n	800a532 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a51e:	4b16      	ldr	r3, [pc, #88]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	08db      	lsrs	r3, r3, #3
 800a524:	f003 0303 	and.w	r3, r3, #3
 800a528:	4a14      	ldr	r2, [pc, #80]	@ (800a57c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a52a:	fa22 f303 	lsr.w	r3, r2, r3
 800a52e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a530:	e01e      	b.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a532:	4b11      	ldr	r3, [pc, #68]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a53a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a53e:	d106      	bne.n	800a54e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a542:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a546:	d102      	bne.n	800a54e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a548:	4b0d      	ldr	r3, [pc, #52]	@ (800a580 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a54a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a54c:	e010      	b.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a54e:	4b0a      	ldr	r3, [pc, #40]	@ (800a578 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a556:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a55a:	d106      	bne.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a55c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a55e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a562:	d102      	bne.n	800a56a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a564:	4b07      	ldr	r3, [pc, #28]	@ (800a584 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a566:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a568:	e002      	b.n	800a570 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a56a:	2300      	movs	r3, #0
 800a56c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a56e:	e2e2      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a570:	e2e1      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a572:	4b05      	ldr	r3, [pc, #20]	@ (800a588 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a574:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a576:	e2de      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a578:	58024400 	.word	0x58024400
 800a57c:	03d09000 	.word	0x03d09000
 800a580:	003d0900 	.word	0x003d0900
 800a584:	017d7840 	.word	0x017d7840
 800a588:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a58c:	2300      	movs	r3, #0
 800a58e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a590:	e2d1      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a592:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a596:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a59a:	430b      	orrs	r3, r1
 800a59c:	f040 809c 	bne.w	800a6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a5a0:	4b93      	ldr	r3, [pc, #588]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a5a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5a4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a5a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a5aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5b0:	d054      	beq.n	800a65c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a5b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a5b8:	f200 808b 	bhi.w	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a5bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5be:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a5c2:	f000 8083 	beq.w	800a6cc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a5c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a5cc:	f200 8081 	bhi.w	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5d6:	d02f      	beq.n	800a638 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a5d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5de:	d878      	bhi.n	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d004      	beq.n	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a5e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5ec:	d012      	beq.n	800a614 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a5ee:	e070      	b.n	800a6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a5f0:	4b7f      	ldr	r3, [pc, #508]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a5f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5fc:	d107      	bne.n	800a60e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a5fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a602:	4618      	mov	r0, r3
 800a604:	f000 fd5e 	bl	800b0c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a60a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a60c:	e293      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a60e:	2300      	movs	r3, #0
 800a610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a612:	e290      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a614:	4b76      	ldr	r3, [pc, #472]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a61c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a620:	d107      	bne.n	800a632 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a622:	f107 0318 	add.w	r3, r7, #24
 800a626:	4618      	mov	r0, r3
 800a628:	f000 faa4 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a62c:	69bb      	ldr	r3, [r7, #24]
 800a62e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a630:	e281      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a632:	2300      	movs	r3, #0
 800a634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a636:	e27e      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a638:	4b6d      	ldr	r3, [pc, #436]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a640:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a644:	d107      	bne.n	800a656 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a646:	f107 030c 	add.w	r3, r7, #12
 800a64a:	4618      	mov	r0, r3
 800a64c:	f000 fbe6 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a654:	e26f      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a656:	2300      	movs	r3, #0
 800a658:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a65a:	e26c      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a65c:	4b64      	ldr	r3, [pc, #400]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a65e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a660:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a664:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a666:	4b62      	ldr	r3, [pc, #392]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f003 0304 	and.w	r3, r3, #4
 800a66e:	2b04      	cmp	r3, #4
 800a670:	d10c      	bne.n	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800a672:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a674:	2b00      	cmp	r3, #0
 800a676:	d109      	bne.n	800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a678:	4b5d      	ldr	r3, [pc, #372]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	08db      	lsrs	r3, r3, #3
 800a67e:	f003 0303 	and.w	r3, r3, #3
 800a682:	4a5c      	ldr	r2, [pc, #368]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a684:	fa22 f303 	lsr.w	r3, r2, r3
 800a688:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a68a:	e01e      	b.n	800a6ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a68c:	4b58      	ldr	r3, [pc, #352]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a694:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a698:	d106      	bne.n	800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800a69a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a69c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6a0:	d102      	bne.n	800a6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a6a2:	4b55      	ldr	r3, [pc, #340]	@ (800a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a6a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6a6:	e010      	b.n	800a6ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a6a8:	4b51      	ldr	r3, [pc, #324]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a6b4:	d106      	bne.n	800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800a6b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6bc:	d102      	bne.n	800a6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a6be:	4b4f      	ldr	r3, [pc, #316]	@ (800a7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a6c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6c2:	e002      	b.n	800a6ca <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a6c8:	e235      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a6ca:	e234      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a6cc:	4b4c      	ldr	r3, [pc, #304]	@ (800a800 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800a6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6d0:	e231      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6d6:	e22e      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800a6d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6dc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800a6e0:	430b      	orrs	r3, r1
 800a6e2:	f040 808f 	bne.w	800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800a6e6:	4b42      	ldr	r3, [pc, #264]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a6e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6ea:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800a6ee:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800a6f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a6f6:	d06b      	beq.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800a6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a6fe:	d874      	bhi.n	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a702:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a706:	d056      	beq.n	800a7b6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800a708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a70a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a70e:	d86c      	bhi.n	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a712:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a716:	d03b      	beq.n	800a790 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800a718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a71a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a71e:	d864      	bhi.n	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a722:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a726:	d021      	beq.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800a728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a72a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a72e:	d85c      	bhi.n	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800a730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a732:	2b00      	cmp	r3, #0
 800a734:	d004      	beq.n	800a740 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800a736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a73c:	d004      	beq.n	800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a73e:	e054      	b.n	800a7ea <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800a740:	f7fe fa4c 	bl	8008bdc <HAL_RCC_GetPCLK1Freq>
 800a744:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a746:	e1f6      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a748:	4b29      	ldr	r3, [pc, #164]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a750:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a754:	d107      	bne.n	800a766 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a756:	f107 0318 	add.w	r3, r7, #24
 800a75a:	4618      	mov	r0, r3
 800a75c:	f000 fa0a 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a760:	69fb      	ldr	r3, [r7, #28]
 800a762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a764:	e1e7      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a766:	2300      	movs	r3, #0
 800a768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a76a:	e1e4      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a76c:	4b20      	ldr	r3, [pc, #128]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a774:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a778:	d107      	bne.n	800a78a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a77a:	f107 030c 	add.w	r3, r7, #12
 800a77e:	4618      	mov	r0, r3
 800a780:	f000 fb4c 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a788:	e1d5      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a78a:	2300      	movs	r3, #0
 800a78c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a78e:	e1d2      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a790:	4b17      	ldr	r3, [pc, #92]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f003 0304 	and.w	r3, r3, #4
 800a798:	2b04      	cmp	r3, #4
 800a79a:	d109      	bne.n	800a7b0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a79c:	4b14      	ldr	r3, [pc, #80]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	08db      	lsrs	r3, r3, #3
 800a7a2:	f003 0303 	and.w	r3, r3, #3
 800a7a6:	4a13      	ldr	r2, [pc, #76]	@ (800a7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800a7a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a7ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7ae:	e1c2      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7b4:	e1bf      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800a7b6:	4b0e      	ldr	r3, [pc, #56]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a7c2:	d102      	bne.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800a7c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a7f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800a7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7c8:	e1b5      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7ce:	e1b2      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a7d0:	4b07      	ldr	r3, [pc, #28]	@ (800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7dc:	d102      	bne.n	800a7e4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800a7de:	4b07      	ldr	r3, [pc, #28]	@ (800a7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800a7e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a7e2:	e1a8      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7e8:	e1a5      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7ee:	e1a2      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a7f0:	58024400 	.word	0x58024400
 800a7f4:	03d09000 	.word	0x03d09000
 800a7f8:	003d0900 	.word	0x003d0900
 800a7fc:	017d7840 	.word	0x017d7840
 800a800:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a804:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a808:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800a80c:	430b      	orrs	r3, r1
 800a80e:	d173      	bne.n	800a8f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a810:	4b9c      	ldr	r3, [pc, #624]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a814:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a818:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a81a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a81c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a820:	d02f      	beq.n	800a882 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800a822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a824:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a828:	d863      	bhi.n	800a8f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800a82a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d004      	beq.n	800a83a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800a830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a832:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a836:	d012      	beq.n	800a85e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800a838:	e05b      	b.n	800a8f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a83a:	4b92      	ldr	r3, [pc, #584]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a842:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a846:	d107      	bne.n	800a858 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a848:	f107 0318 	add.w	r3, r7, #24
 800a84c:	4618      	mov	r0, r3
 800a84e:	f000 f991 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a856:	e16e      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a858:	2300      	movs	r3, #0
 800a85a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a85c:	e16b      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a85e:	4b89      	ldr	r3, [pc, #548]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a866:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a86a:	d107      	bne.n	800a87c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a86c:	f107 030c 	add.w	r3, r7, #12
 800a870:	4618      	mov	r0, r3
 800a872:	f000 fad3 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a87a:	e15c      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a87c:	2300      	movs	r3, #0
 800a87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a880:	e159      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a882:	4b80      	ldr	r3, [pc, #512]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a886:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a88a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a88c:	4b7d      	ldr	r3, [pc, #500]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	f003 0304 	and.w	r3, r3, #4
 800a894:	2b04      	cmp	r3, #4
 800a896:	d10c      	bne.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800a898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d109      	bne.n	800a8b2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a89e:	4b79      	ldr	r3, [pc, #484]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	08db      	lsrs	r3, r3, #3
 800a8a4:	f003 0303 	and.w	r3, r3, #3
 800a8a8:	4a77      	ldr	r2, [pc, #476]	@ (800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800a8aa:	fa22 f303 	lsr.w	r3, r2, r3
 800a8ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8b0:	e01e      	b.n	800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a8b2:	4b74      	ldr	r3, [pc, #464]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8be:	d106      	bne.n	800a8ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800a8c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8c6:	d102      	bne.n	800a8ce <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a8c8:	4b70      	ldr	r3, [pc, #448]	@ (800aa8c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800a8ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8cc:	e010      	b.n	800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a8ce:	4b6d      	ldr	r3, [pc, #436]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a8da:	d106      	bne.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800a8dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8e2:	d102      	bne.n	800a8ea <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a8e4:	4b6a      	ldr	r3, [pc, #424]	@ (800aa90 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800a8e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8e8:	e002      	b.n	800a8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a8ee:	e122      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a8f0:	e121      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8f6:	e11e      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a8f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8fc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800a900:	430b      	orrs	r3, r1
 800a902:	d133      	bne.n	800a96c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800a904:	4b5f      	ldr	r3, [pc, #380]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a908:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a90c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a90e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a910:	2b00      	cmp	r3, #0
 800a912:	d004      	beq.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800a914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a916:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a91a:	d012      	beq.n	800a942 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800a91c:	e023      	b.n	800a966 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a91e:	4b59      	ldr	r3, [pc, #356]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a926:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a92a:	d107      	bne.n	800a93c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a92c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a930:	4618      	mov	r0, r3
 800a932:	f000 fbc7 	bl	800b0c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a93a:	e0fc      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a93c:	2300      	movs	r3, #0
 800a93e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a940:	e0f9      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a942:	4b50      	ldr	r3, [pc, #320]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a94a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a94e:	d107      	bne.n	800a960 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a950:	f107 0318 	add.w	r3, r7, #24
 800a954:	4618      	mov	r0, r3
 800a956:	f000 f90d 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a95a:	6a3b      	ldr	r3, [r7, #32]
 800a95c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a95e:	e0ea      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a960:	2300      	movs	r3, #0
 800a962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a964:	e0e7      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a966:	2300      	movs	r3, #0
 800a968:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a96a:	e0e4      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a96c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a970:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800a974:	430b      	orrs	r3, r1
 800a976:	f040 808d 	bne.w	800aa94 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800a97a:	4b42      	ldr	r3, [pc, #264]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a97c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a97e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800a982:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a986:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a98a:	d06b      	beq.n	800aa64 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800a98c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a98e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a992:	d874      	bhi.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a996:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a99a:	d056      	beq.n	800aa4a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800a99c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a99e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9a2:	d86c      	bhi.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a9aa:	d03b      	beq.n	800aa24 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800a9ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a9b2:	d864      	bhi.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9ba:	d021      	beq.n	800aa00 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800a9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9c2:	d85c      	bhi.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800a9c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d004      	beq.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800a9ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9d0:	d004      	beq.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800a9d2:	e054      	b.n	800aa7e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a9d4:	f000 f8b8 	bl	800ab48 <HAL_RCCEx_GetD3PCLK1Freq>
 800a9d8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a9da:	e0ac      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9dc:	4b29      	ldr	r3, [pc, #164]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9e8:	d107      	bne.n	800a9fa <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9ea:	f107 0318 	add.w	r3, r7, #24
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f000 f8c0 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a9f4:	69fb      	ldr	r3, [r7, #28]
 800a9f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9f8:	e09d      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9fe:	e09a      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa00:	4b20      	ldr	r3, [pc, #128]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa0c:	d107      	bne.n	800aa1e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa0e:	f107 030c 	add.w	r3, r7, #12
 800aa12:	4618      	mov	r0, r3
 800aa14:	f000 fa02 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa18:	693b      	ldr	r3, [r7, #16]
 800aa1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa1c:	e08b      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa22:	e088      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa24:	4b17      	ldr	r3, [pc, #92]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f003 0304 	and.w	r3, r3, #4
 800aa2c:	2b04      	cmp	r3, #4
 800aa2e:	d109      	bne.n	800aa44 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa30:	4b14      	ldr	r3, [pc, #80]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	08db      	lsrs	r3, r3, #3
 800aa36:	f003 0303 	and.w	r3, r3, #3
 800aa3a:	4a13      	ldr	r2, [pc, #76]	@ (800aa88 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800aa3c:	fa22 f303 	lsr.w	r3, r2, r3
 800aa40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa42:	e078      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa44:	2300      	movs	r3, #0
 800aa46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa48:	e075      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aa4a:	4b0e      	ldr	r3, [pc, #56]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa56:	d102      	bne.n	800aa5e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800aa58:	4b0c      	ldr	r3, [pc, #48]	@ (800aa8c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800aa5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa5c:	e06b      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa62:	e068      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aa64:	4b07      	ldr	r3, [pc, #28]	@ (800aa84 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa70:	d102      	bne.n	800aa78 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800aa72:	4b07      	ldr	r3, [pc, #28]	@ (800aa90 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800aa74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa76:	e05e      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa7c:	e05b      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800aa7e:	2300      	movs	r3, #0
 800aa80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa82:	e058      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aa84:	58024400 	.word	0x58024400
 800aa88:	03d09000 	.word	0x03d09000
 800aa8c:	003d0900 	.word	0x003d0900
 800aa90:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800aa94:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa98:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800aa9c:	430b      	orrs	r3, r1
 800aa9e:	d148      	bne.n	800ab32 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800aaa0:	4b27      	ldr	r3, [pc, #156]	@ (800ab40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aaa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aaa4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aaa8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800aaaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aab0:	d02a      	beq.n	800ab08 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800aab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aab8:	d838      	bhi.n	800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800aaba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d004      	beq.n	800aaca <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800aac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aac2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aac6:	d00d      	beq.n	800aae4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800aac8:	e030      	b.n	800ab2c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aaca:	4b1d      	ldr	r3, [pc, #116]	@ (800ab40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aad2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aad6:	d102      	bne.n	800aade <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800aad8:	4b1a      	ldr	r3, [pc, #104]	@ (800ab44 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800aada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aadc:	e02b      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aade:	2300      	movs	r3, #0
 800aae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aae2:	e028      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aae4:	4b16      	ldr	r3, [pc, #88]	@ (800ab40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aaec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aaf0:	d107      	bne.n	800ab02 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aaf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	f000 fae4 	bl	800b0c4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aafc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aafe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab00:	e019      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab02:	2300      	movs	r3, #0
 800ab04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab06:	e016      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ab08:	4b0d      	ldr	r3, [pc, #52]	@ (800ab40 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab14:	d107      	bne.n	800ab26 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab16:	f107 0318 	add.w	r3, r7, #24
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f000 f82a 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab20:	69fb      	ldr	r3, [r7, #28]
 800ab22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab24:	e007      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab26:	2300      	movs	r3, #0
 800ab28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab2a:	e004      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab30:	e001      	b.n	800ab36 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800ab32:	2300      	movs	r3, #0
 800ab34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800ab36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3740      	adds	r7, #64	@ 0x40
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}
 800ab40:	58024400 	.word	0x58024400
 800ab44:	017d7840 	.word	0x017d7840

0800ab48 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ab4c:	f7fe f816 	bl	8008b7c <HAL_RCC_GetHCLKFreq>
 800ab50:	4602      	mov	r2, r0
 800ab52:	4b06      	ldr	r3, [pc, #24]	@ (800ab6c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ab54:	6a1b      	ldr	r3, [r3, #32]
 800ab56:	091b      	lsrs	r3, r3, #4
 800ab58:	f003 0307 	and.w	r3, r3, #7
 800ab5c:	4904      	ldr	r1, [pc, #16]	@ (800ab70 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ab5e:	5ccb      	ldrb	r3, [r1, r3]
 800ab60:	f003 031f 	and.w	r3, r3, #31
 800ab64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	bd80      	pop	{r7, pc}
 800ab6c:	58024400 	.word	0x58024400
 800ab70:	0800ed44 	.word	0x0800ed44

0800ab74 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ab74:	b480      	push	{r7}
 800ab76:	b089      	sub	sp, #36	@ 0x24
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ab7c:	4ba1      	ldr	r3, [pc, #644]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab80:	f003 0303 	and.w	r3, r3, #3
 800ab84:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ab86:	4b9f      	ldr	r3, [pc, #636]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab8a:	0b1b      	lsrs	r3, r3, #12
 800ab8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ab90:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ab92:	4b9c      	ldr	r3, [pc, #624]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab96:	091b      	lsrs	r3, r3, #4
 800ab98:	f003 0301 	and.w	r3, r3, #1
 800ab9c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ab9e:	4b99      	ldr	r3, [pc, #612]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aba2:	08db      	lsrs	r3, r3, #3
 800aba4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aba8:	693a      	ldr	r2, [r7, #16]
 800abaa:	fb02 f303 	mul.w	r3, r2, r3
 800abae:	ee07 3a90 	vmov	s15, r3
 800abb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abb6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	f000 8111 	beq.w	800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	2b02      	cmp	r3, #2
 800abc6:	f000 8083 	beq.w	800acd0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800abca:	69bb      	ldr	r3, [r7, #24]
 800abcc:	2b02      	cmp	r3, #2
 800abce:	f200 80a1 	bhi.w	800ad14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d003      	beq.n	800abe0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	2b01      	cmp	r3, #1
 800abdc:	d056      	beq.n	800ac8c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800abde:	e099      	b.n	800ad14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800abe0:	4b88      	ldr	r3, [pc, #544]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f003 0320 	and.w	r3, r3, #32
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d02d      	beq.n	800ac48 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800abec:	4b85      	ldr	r3, [pc, #532]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	08db      	lsrs	r3, r3, #3
 800abf2:	f003 0303 	and.w	r3, r3, #3
 800abf6:	4a84      	ldr	r2, [pc, #528]	@ (800ae08 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800abf8:	fa22 f303 	lsr.w	r3, r2, r3
 800abfc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	ee07 3a90 	vmov	s15, r3
 800ac04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac08:	697b      	ldr	r3, [r7, #20]
 800ac0a:	ee07 3a90 	vmov	s15, r3
 800ac0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac16:	4b7b      	ldr	r3, [pc, #492]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac1e:	ee07 3a90 	vmov	s15, r3
 800ac22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac26:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ae0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ac3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ac46:	e087      	b.n	800ad58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	ee07 3a90 	vmov	s15, r3
 800ac4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ae10 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ac56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac5a:	4b6a      	ldr	r3, [pc, #424]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac62:	ee07 3a90 	vmov	s15, r3
 800ac66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac6a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ae0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ac7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ac8a:	e065      	b.n	800ad58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ac8c:	697b      	ldr	r3, [r7, #20]
 800ac8e:	ee07 3a90 	vmov	s15, r3
 800ac92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ae14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ac9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac9e:	4b59      	ldr	r3, [pc, #356]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800aca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aca2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aca6:	ee07 3a90 	vmov	s15, r3
 800acaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acae:	ed97 6a03 	vldr	s12, [r7, #12]
 800acb2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ae0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800acbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800acc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800acce:	e043      	b.n	800ad58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	ee07 3a90 	vmov	s15, r3
 800acd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acda:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ae18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800acde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ace2:	4b48      	ldr	r3, [pc, #288]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ace4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ace6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acea:	ee07 3a90 	vmov	s15, r3
 800acee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acf2:	ed97 6a03 	vldr	s12, [r7, #12]
 800acf6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ae0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad12:	e021      	b.n	800ad58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	ee07 3a90 	vmov	s15, r3
 800ad1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ae14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ad22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad26:	4b37      	ldr	r3, [pc, #220]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad2e:	ee07 3a90 	vmov	s15, r3
 800ad32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad36:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ae0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ad4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ad56:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ad58:	4b2a      	ldr	r3, [pc, #168]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad5c:	0a5b      	lsrs	r3, r3, #9
 800ad5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad62:	ee07 3a90 	vmov	s15, r3
 800ad66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ad6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ad72:	edd7 6a07 	vldr	s13, [r7, #28]
 800ad76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ad7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ad7e:	ee17 2a90 	vmov	r2, s15
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800ad86:	4b1f      	ldr	r3, [pc, #124]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad8a:	0c1b      	lsrs	r3, r3, #16
 800ad8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ad90:	ee07 3a90 	vmov	s15, r3
 800ad94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ad9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ada0:	edd7 6a07 	vldr	s13, [r7, #28]
 800ada4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ada8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800adac:	ee17 2a90 	vmov	r2, s15
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800adb4:	4b13      	ldr	r3, [pc, #76]	@ (800ae04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800adb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adb8:	0e1b      	lsrs	r3, r3, #24
 800adba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adbe:	ee07 3a90 	vmov	s15, r3
 800adc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800adc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800adca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800adce:	edd7 6a07 	vldr	s13, [r7, #28]
 800add2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800add6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800adda:	ee17 2a90 	vmov	r2, s15
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ade2:	e008      	b.n	800adf6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2200      	movs	r2, #0
 800adee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2200      	movs	r2, #0
 800adf4:	609a      	str	r2, [r3, #8]
}
 800adf6:	bf00      	nop
 800adf8:	3724      	adds	r7, #36	@ 0x24
 800adfa:	46bd      	mov	sp, r7
 800adfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae00:	4770      	bx	lr
 800ae02:	bf00      	nop
 800ae04:	58024400 	.word	0x58024400
 800ae08:	03d09000 	.word	0x03d09000
 800ae0c:	46000000 	.word	0x46000000
 800ae10:	4c742400 	.word	0x4c742400
 800ae14:	4a742400 	.word	0x4a742400
 800ae18:	4bbebc20 	.word	0x4bbebc20

0800ae1c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ae1c:	b480      	push	{r7}
 800ae1e:	b089      	sub	sp, #36	@ 0x24
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae24:	4ba1      	ldr	r3, [pc, #644]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae28:	f003 0303 	and.w	r3, r3, #3
 800ae2c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ae2e:	4b9f      	ldr	r3, [pc, #636]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae32:	0d1b      	lsrs	r3, r3, #20
 800ae34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ae38:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ae3a:	4b9c      	ldr	r3, [pc, #624]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae3e:	0a1b      	lsrs	r3, r3, #8
 800ae40:	f003 0301 	and.w	r3, r3, #1
 800ae44:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ae46:	4b99      	ldr	r3, [pc, #612]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae4a:	08db      	lsrs	r3, r3, #3
 800ae4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae50:	693a      	ldr	r2, [r7, #16]
 800ae52:	fb02 f303 	mul.w	r3, r2, r3
 800ae56:	ee07 3a90 	vmov	s15, r3
 800ae5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	f000 8111 	beq.w	800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ae6a:	69bb      	ldr	r3, [r7, #24]
 800ae6c:	2b02      	cmp	r3, #2
 800ae6e:	f000 8083 	beq.w	800af78 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ae72:	69bb      	ldr	r3, [r7, #24]
 800ae74:	2b02      	cmp	r3, #2
 800ae76:	f200 80a1 	bhi.w	800afbc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ae7a:	69bb      	ldr	r3, [r7, #24]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d003      	beq.n	800ae88 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ae80:	69bb      	ldr	r3, [r7, #24]
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	d056      	beq.n	800af34 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ae86:	e099      	b.n	800afbc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae88:	4b88      	ldr	r3, [pc, #544]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f003 0320 	and.w	r3, r3, #32
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d02d      	beq.n	800aef0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ae94:	4b85      	ldr	r3, [pc, #532]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	08db      	lsrs	r3, r3, #3
 800ae9a:	f003 0303 	and.w	r3, r3, #3
 800ae9e:	4a84      	ldr	r2, [pc, #528]	@ (800b0b0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800aea0:	fa22 f303 	lsr.w	r3, r2, r3
 800aea4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	ee07 3a90 	vmov	s15, r3
 800aeac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aeb0:	697b      	ldr	r3, [r7, #20]
 800aeb2:	ee07 3a90 	vmov	s15, r3
 800aeb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aebe:	4b7b      	ldr	r3, [pc, #492]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aec6:	ee07 3a90 	vmov	s15, r3
 800aeca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aece:	ed97 6a03 	vldr	s12, [r7, #12]
 800aed2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aeda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aede:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aeea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800aeee:	e087      	b.n	800b000 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	ee07 3a90 	vmov	s15, r3
 800aef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aefa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800aefe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af02:	4b6a      	ldr	r3, [pc, #424]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af0a:	ee07 3a90 	vmov	s15, r3
 800af0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af12:	ed97 6a03 	vldr	s12, [r7, #12]
 800af16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af32:	e065      	b.n	800b000 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	ee07 3a90 	vmov	s15, r3
 800af3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b0bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800af42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af46:	4b59      	ldr	r3, [pc, #356]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af4e:	ee07 3a90 	vmov	s15, r3
 800af52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af56:	ed97 6a03 	vldr	s12, [r7, #12]
 800af5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800af6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800af76:	e043      	b.n	800b000 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	ee07 3a90 	vmov	s15, r3
 800af7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800af86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af8a:	4b48      	ldr	r3, [pc, #288]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800af8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af92:	ee07 3a90 	vmov	s15, r3
 800af96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af9a:	ed97 6a03 	vldr	s12, [r7, #12]
 800af9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800afa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800afba:	e021      	b.n	800b000 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	ee07 3a90 	vmov	s15, r3
 800afc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afc6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b0bc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800afca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afce:	4b37      	ldr	r3, [pc, #220]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afd6:	ee07 3a90 	vmov	s15, r3
 800afda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afde:	ed97 6a03 	vldr	s12, [r7, #12]
 800afe2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b0b4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800afe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800affa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800affe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b000:	4b2a      	ldr	r3, [pc, #168]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b004:	0a5b      	lsrs	r3, r3, #9
 800b006:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b00a:	ee07 3a90 	vmov	s15, r3
 800b00e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b012:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b016:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b01a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b01e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b022:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b026:	ee17 2a90 	vmov	r2, s15
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b02e:	4b1f      	ldr	r3, [pc, #124]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b032:	0c1b      	lsrs	r3, r3, #16
 800b034:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b038:	ee07 3a90 	vmov	s15, r3
 800b03c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b040:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b044:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b048:	edd7 6a07 	vldr	s13, [r7, #28]
 800b04c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b050:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b054:	ee17 2a90 	vmov	r2, s15
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b05c:	4b13      	ldr	r3, [pc, #76]	@ (800b0ac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b05e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b060:	0e1b      	lsrs	r3, r3, #24
 800b062:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b066:	ee07 3a90 	vmov	s15, r3
 800b06a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b06e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b072:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b076:	edd7 6a07 	vldr	s13, [r7, #28]
 800b07a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b07e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b082:	ee17 2a90 	vmov	r2, s15
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b08a:	e008      	b.n	800b09e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2200      	movs	r2, #0
 800b090:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2200      	movs	r2, #0
 800b096:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	2200      	movs	r2, #0
 800b09c:	609a      	str	r2, [r3, #8]
}
 800b09e:	bf00      	nop
 800b0a0:	3724      	adds	r7, #36	@ 0x24
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a8:	4770      	bx	lr
 800b0aa:	bf00      	nop
 800b0ac:	58024400 	.word	0x58024400
 800b0b0:	03d09000 	.word	0x03d09000
 800b0b4:	46000000 	.word	0x46000000
 800b0b8:	4c742400 	.word	0x4c742400
 800b0bc:	4a742400 	.word	0x4a742400
 800b0c0:	4bbebc20 	.word	0x4bbebc20

0800b0c4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b089      	sub	sp, #36	@ 0x24
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0cc:	4ba0      	ldr	r3, [pc, #640]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0d0:	f003 0303 	and.w	r3, r3, #3
 800b0d4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b0d6:	4b9e      	ldr	r3, [pc, #632]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0da:	091b      	lsrs	r3, r3, #4
 800b0dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b0e0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b0e2:	4b9b      	ldr	r3, [pc, #620]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0e6:	f003 0301 	and.w	r3, r3, #1
 800b0ea:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b0ec:	4b98      	ldr	r3, [pc, #608]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b0f0:	08db      	lsrs	r3, r3, #3
 800b0f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b0f6:	693a      	ldr	r2, [r7, #16]
 800b0f8:	fb02 f303 	mul.w	r3, r2, r3
 800b0fc:	ee07 3a90 	vmov	s15, r3
 800b100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b104:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	f000 8111 	beq.w	800b332 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b110:	69bb      	ldr	r3, [r7, #24]
 800b112:	2b02      	cmp	r3, #2
 800b114:	f000 8083 	beq.w	800b21e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b118:	69bb      	ldr	r3, [r7, #24]
 800b11a:	2b02      	cmp	r3, #2
 800b11c:	f200 80a1 	bhi.w	800b262 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b120:	69bb      	ldr	r3, [r7, #24]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d003      	beq.n	800b12e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b126:	69bb      	ldr	r3, [r7, #24]
 800b128:	2b01      	cmp	r3, #1
 800b12a:	d056      	beq.n	800b1da <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b12c:	e099      	b.n	800b262 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b12e:	4b88      	ldr	r3, [pc, #544]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f003 0320 	and.w	r3, r3, #32
 800b136:	2b00      	cmp	r3, #0
 800b138:	d02d      	beq.n	800b196 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b13a:	4b85      	ldr	r3, [pc, #532]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	08db      	lsrs	r3, r3, #3
 800b140:	f003 0303 	and.w	r3, r3, #3
 800b144:	4a83      	ldr	r2, [pc, #524]	@ (800b354 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b146:	fa22 f303 	lsr.w	r3, r2, r3
 800b14a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	ee07 3a90 	vmov	s15, r3
 800b152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	ee07 3a90 	vmov	s15, r3
 800b15c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b160:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b164:	4b7a      	ldr	r3, [pc, #488]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b168:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b16c:	ee07 3a90 	vmov	s15, r3
 800b170:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b174:	ed97 6a03 	vldr	s12, [r7, #12]
 800b178:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b358 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b17c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b180:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b184:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b188:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b18c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b190:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b194:	e087      	b.n	800b2a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	ee07 3a90 	vmov	s15, r3
 800b19c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1a0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b35c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b1a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1a8:	4b69      	ldr	r3, [pc, #420]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1b0:	ee07 3a90 	vmov	s15, r3
 800b1b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1b8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1bc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b358 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b1cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b1d8:	e065      	b.n	800b2a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	ee07 3a90 	vmov	s15, r3
 800b1e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1e4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b360 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b1e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1ec:	4b58      	ldr	r3, [pc, #352]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1f4:	ee07 3a90 	vmov	s15, r3
 800b1f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1fc:	ed97 6a03 	vldr	s12, [r7, #12]
 800b200:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b358 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b204:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b208:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b20c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b210:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b214:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b218:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b21c:	e043      	b.n	800b2a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	ee07 3a90 	vmov	s15, r3
 800b224:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b228:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b364 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b22c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b230:	4b47      	ldr	r3, [pc, #284]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b234:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b238:	ee07 3a90 	vmov	s15, r3
 800b23c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b240:	ed97 6a03 	vldr	s12, [r7, #12]
 800b244:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b358 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b248:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b24c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b250:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b254:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b258:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b25c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b260:	e021      	b.n	800b2a6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b262:	697b      	ldr	r3, [r7, #20]
 800b264:	ee07 3a90 	vmov	s15, r3
 800b268:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b26c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b35c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b270:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b274:	4b36      	ldr	r3, [pc, #216]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b27c:	ee07 3a90 	vmov	s15, r3
 800b280:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b284:	ed97 6a03 	vldr	s12, [r7, #12]
 800b288:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b358 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b28c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b290:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b294:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b298:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b29c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2a0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2a4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b2a6:	4b2a      	ldr	r3, [pc, #168]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2aa:	0a5b      	lsrs	r3, r3, #9
 800b2ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2b0:	ee07 3a90 	vmov	s15, r3
 800b2b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b2bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2c0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2cc:	ee17 2a90 	vmov	r2, s15
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b2d4:	4b1e      	ldr	r3, [pc, #120]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2d8:	0c1b      	lsrs	r3, r3, #16
 800b2da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b2de:	ee07 3a90 	vmov	s15, r3
 800b2e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b2ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2ee:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2fa:	ee17 2a90 	vmov	r2, s15
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b302:	4b13      	ldr	r3, [pc, #76]	@ (800b350 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b306:	0e1b      	lsrs	r3, r3, #24
 800b308:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b30c:	ee07 3a90 	vmov	s15, r3
 800b310:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b314:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b318:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b31c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b320:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b324:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b328:	ee17 2a90 	vmov	r2, s15
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b330:	e008      	b.n	800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2200      	movs	r2, #0
 800b336:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2200      	movs	r2, #0
 800b33c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2200      	movs	r2, #0
 800b342:	609a      	str	r2, [r3, #8]
}
 800b344:	bf00      	nop
 800b346:	3724      	adds	r7, #36	@ 0x24
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr
 800b350:	58024400 	.word	0x58024400
 800b354:	03d09000 	.word	0x03d09000
 800b358:	46000000 	.word	0x46000000
 800b35c:	4c742400 	.word	0x4c742400
 800b360:	4a742400 	.word	0x4a742400
 800b364:	4bbebc20 	.word	0x4bbebc20

0800b368 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b084      	sub	sp, #16
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
 800b370:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b372:	2300      	movs	r3, #0
 800b374:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b376:	4b53      	ldr	r3, [pc, #332]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b37a:	f003 0303 	and.w	r3, r3, #3
 800b37e:	2b03      	cmp	r3, #3
 800b380:	d101      	bne.n	800b386 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b382:	2301      	movs	r3, #1
 800b384:	e099      	b.n	800b4ba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b386:	4b4f      	ldr	r3, [pc, #316]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	4a4e      	ldr	r2, [pc, #312]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b38c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b390:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b392:	f7f7 fe25 	bl	8002fe0 <HAL_GetTick>
 800b396:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b398:	e008      	b.n	800b3ac <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b39a:	f7f7 fe21 	bl	8002fe0 <HAL_GetTick>
 800b39e:	4602      	mov	r2, r0
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	1ad3      	subs	r3, r2, r3
 800b3a4:	2b02      	cmp	r3, #2
 800b3a6:	d901      	bls.n	800b3ac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b3a8:	2303      	movs	r3, #3
 800b3aa:	e086      	b.n	800b4ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b3ac:	4b45      	ldr	r3, [pc, #276]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d1f0      	bne.n	800b39a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b3b8:	4b42      	ldr	r3, [pc, #264]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b3ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3bc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	031b      	lsls	r3, r3, #12
 800b3c6:	493f      	ldr	r1, [pc, #252]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	628b      	str	r3, [r1, #40]	@ 0x28
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	685b      	ldr	r3, [r3, #4]
 800b3d0:	3b01      	subs	r3, #1
 800b3d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	689b      	ldr	r3, [r3, #8]
 800b3da:	3b01      	subs	r3, #1
 800b3dc:	025b      	lsls	r3, r3, #9
 800b3de:	b29b      	uxth	r3, r3
 800b3e0:	431a      	orrs	r2, r3
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	68db      	ldr	r3, [r3, #12]
 800b3e6:	3b01      	subs	r3, #1
 800b3e8:	041b      	lsls	r3, r3, #16
 800b3ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b3ee:	431a      	orrs	r2, r3
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	691b      	ldr	r3, [r3, #16]
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	061b      	lsls	r3, r3, #24
 800b3f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b3fc:	4931      	ldr	r1, [pc, #196]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b3fe:	4313      	orrs	r3, r2
 800b400:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b402:	4b30      	ldr	r3, [pc, #192]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b406:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	695b      	ldr	r3, [r3, #20]
 800b40e:	492d      	ldr	r1, [pc, #180]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b410:	4313      	orrs	r3, r2
 800b412:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b414:	4b2b      	ldr	r3, [pc, #172]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b418:	f023 0220 	bic.w	r2, r3, #32
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	699b      	ldr	r3, [r3, #24]
 800b420:	4928      	ldr	r1, [pc, #160]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b422:	4313      	orrs	r3, r2
 800b424:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b426:	4b27      	ldr	r3, [pc, #156]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b42a:	4a26      	ldr	r2, [pc, #152]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b42c:	f023 0310 	bic.w	r3, r3, #16
 800b430:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b432:	4b24      	ldr	r3, [pc, #144]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b434:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b436:	4b24      	ldr	r3, [pc, #144]	@ (800b4c8 <RCCEx_PLL2_Config+0x160>)
 800b438:	4013      	ands	r3, r2
 800b43a:	687a      	ldr	r2, [r7, #4]
 800b43c:	69d2      	ldr	r2, [r2, #28]
 800b43e:	00d2      	lsls	r2, r2, #3
 800b440:	4920      	ldr	r1, [pc, #128]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b442:	4313      	orrs	r3, r2
 800b444:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b446:	4b1f      	ldr	r3, [pc, #124]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b44a:	4a1e      	ldr	r2, [pc, #120]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b44c:	f043 0310 	orr.w	r3, r3, #16
 800b450:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d106      	bne.n	800b466 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b458:	4b1a      	ldr	r3, [pc, #104]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b45a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b45c:	4a19      	ldr	r2, [pc, #100]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b45e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b462:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b464:	e00f      	b.n	800b486 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	2b01      	cmp	r3, #1
 800b46a:	d106      	bne.n	800b47a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b46c:	4b15      	ldr	r3, [pc, #84]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b46e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b470:	4a14      	ldr	r2, [pc, #80]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b476:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b478:	e005      	b.n	800b486 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b47a:	4b12      	ldr	r3, [pc, #72]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b47c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b47e:	4a11      	ldr	r2, [pc, #68]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b480:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b484:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b486:	4b0f      	ldr	r3, [pc, #60]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4a0e      	ldr	r2, [pc, #56]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b48c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b490:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b492:	f7f7 fda5 	bl	8002fe0 <HAL_GetTick>
 800b496:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b498:	e008      	b.n	800b4ac <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b49a:	f7f7 fda1 	bl	8002fe0 <HAL_GetTick>
 800b49e:	4602      	mov	r2, r0
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	1ad3      	subs	r3, r2, r3
 800b4a4:	2b02      	cmp	r3, #2
 800b4a6:	d901      	bls.n	800b4ac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b4a8:	2303      	movs	r3, #3
 800b4aa:	e006      	b.n	800b4ba <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b4ac:	4b05      	ldr	r3, [pc, #20]	@ (800b4c4 <RCCEx_PLL2_Config+0x15c>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d0f0      	beq.n	800b49a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b4b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3710      	adds	r7, #16
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}
 800b4c2:	bf00      	nop
 800b4c4:	58024400 	.word	0x58024400
 800b4c8:	ffff0007 	.word	0xffff0007

0800b4cc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b084      	sub	sp, #16
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b4da:	4b53      	ldr	r3, [pc, #332]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b4dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4de:	f003 0303 	and.w	r3, r3, #3
 800b4e2:	2b03      	cmp	r3, #3
 800b4e4:	d101      	bne.n	800b4ea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	e099      	b.n	800b61e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b4ea:	4b4f      	ldr	r3, [pc, #316]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4a4e      	ldr	r2, [pc, #312]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b4f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4f6:	f7f7 fd73 	bl	8002fe0 <HAL_GetTick>
 800b4fa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b4fc:	e008      	b.n	800b510 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b4fe:	f7f7 fd6f 	bl	8002fe0 <HAL_GetTick>
 800b502:	4602      	mov	r2, r0
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	1ad3      	subs	r3, r2, r3
 800b508:	2b02      	cmp	r3, #2
 800b50a:	d901      	bls.n	800b510 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b50c:	2303      	movs	r3, #3
 800b50e:	e086      	b.n	800b61e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b510:	4b45      	ldr	r3, [pc, #276]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d1f0      	bne.n	800b4fe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b51c:	4b42      	ldr	r3, [pc, #264]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b51e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b520:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	051b      	lsls	r3, r3, #20
 800b52a:	493f      	ldr	r1, [pc, #252]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b52c:	4313      	orrs	r3, r2
 800b52e:	628b      	str	r3, [r1, #40]	@ 0x28
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	685b      	ldr	r3, [r3, #4]
 800b534:	3b01      	subs	r3, #1
 800b536:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	689b      	ldr	r3, [r3, #8]
 800b53e:	3b01      	subs	r3, #1
 800b540:	025b      	lsls	r3, r3, #9
 800b542:	b29b      	uxth	r3, r3
 800b544:	431a      	orrs	r2, r3
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	68db      	ldr	r3, [r3, #12]
 800b54a:	3b01      	subs	r3, #1
 800b54c:	041b      	lsls	r3, r3, #16
 800b54e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b552:	431a      	orrs	r2, r3
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	691b      	ldr	r3, [r3, #16]
 800b558:	3b01      	subs	r3, #1
 800b55a:	061b      	lsls	r3, r3, #24
 800b55c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b560:	4931      	ldr	r1, [pc, #196]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b562:	4313      	orrs	r3, r2
 800b564:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b566:	4b30      	ldr	r3, [pc, #192]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b56a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	695b      	ldr	r3, [r3, #20]
 800b572:	492d      	ldr	r1, [pc, #180]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b574:	4313      	orrs	r3, r2
 800b576:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b578:	4b2b      	ldr	r3, [pc, #172]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b57a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b57c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	699b      	ldr	r3, [r3, #24]
 800b584:	4928      	ldr	r1, [pc, #160]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b586:	4313      	orrs	r3, r2
 800b588:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b58a:	4b27      	ldr	r3, [pc, #156]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b58c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b58e:	4a26      	ldr	r2, [pc, #152]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b590:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b594:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b596:	4b24      	ldr	r3, [pc, #144]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b598:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b59a:	4b24      	ldr	r3, [pc, #144]	@ (800b62c <RCCEx_PLL3_Config+0x160>)
 800b59c:	4013      	ands	r3, r2
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	69d2      	ldr	r2, [r2, #28]
 800b5a2:	00d2      	lsls	r2, r2, #3
 800b5a4:	4920      	ldr	r1, [pc, #128]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5a6:	4313      	orrs	r3, r2
 800b5a8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b5aa:	4b1f      	ldr	r3, [pc, #124]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5ae:	4a1e      	ldr	r2, [pc, #120]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b5b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d106      	bne.n	800b5ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b5bc:	4b1a      	ldr	r3, [pc, #104]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5c0:	4a19      	ldr	r2, [pc, #100]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b5c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b5c8:	e00f      	b.n	800b5ea <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	2b01      	cmp	r3, #1
 800b5ce:	d106      	bne.n	800b5de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b5d0:	4b15      	ldr	r3, [pc, #84]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5d4:	4a14      	ldr	r2, [pc, #80]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b5da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b5dc:	e005      	b.n	800b5ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b5de:	4b12      	ldr	r3, [pc, #72]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5e2:	4a11      	ldr	r2, [pc, #68]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b5e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b5ea:	4b0f      	ldr	r3, [pc, #60]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a0e      	ldr	r2, [pc, #56]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b5f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b5f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5f6:	f7f7 fcf3 	bl	8002fe0 <HAL_GetTick>
 800b5fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b5fc:	e008      	b.n	800b610 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b5fe:	f7f7 fcef 	bl	8002fe0 <HAL_GetTick>
 800b602:	4602      	mov	r2, r0
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	1ad3      	subs	r3, r2, r3
 800b608:	2b02      	cmp	r3, #2
 800b60a:	d901      	bls.n	800b610 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b60c:	2303      	movs	r3, #3
 800b60e:	e006      	b.n	800b61e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b610:	4b05      	ldr	r3, [pc, #20]	@ (800b628 <RCCEx_PLL3_Config+0x15c>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d0f0      	beq.n	800b5fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b61c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b61e:	4618      	mov	r0, r3
 800b620:	3710      	adds	r7, #16
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	58024400 	.word	0x58024400
 800b62c:	ffff0007 	.word	0xffff0007

0800b630 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b084      	sub	sp, #16
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d101      	bne.n	800b642 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b63e:	2301      	movs	r3, #1
 800b640:	e10f      	b.n	800b862 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	4a87      	ldr	r2, [pc, #540]	@ (800b86c <HAL_SPI_Init+0x23c>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d00f      	beq.n	800b672 <HAL_SPI_Init+0x42>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4a86      	ldr	r2, [pc, #536]	@ (800b870 <HAL_SPI_Init+0x240>)
 800b658:	4293      	cmp	r3, r2
 800b65a:	d00a      	beq.n	800b672 <HAL_SPI_Init+0x42>
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a84      	ldr	r2, [pc, #528]	@ (800b874 <HAL_SPI_Init+0x244>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d005      	beq.n	800b672 <HAL_SPI_Init+0x42>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	68db      	ldr	r3, [r3, #12]
 800b66a:	2b0f      	cmp	r3, #15
 800b66c:	d901      	bls.n	800b672 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b66e:	2301      	movs	r3, #1
 800b670:	e0f7      	b.n	800b862 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	f000 fd64 	bl	800c140 <SPI_GetPacketSize>
 800b678:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	4a7b      	ldr	r2, [pc, #492]	@ (800b86c <HAL_SPI_Init+0x23c>)
 800b680:	4293      	cmp	r3, r2
 800b682:	d00c      	beq.n	800b69e <HAL_SPI_Init+0x6e>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	4a79      	ldr	r2, [pc, #484]	@ (800b870 <HAL_SPI_Init+0x240>)
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d007      	beq.n	800b69e <HAL_SPI_Init+0x6e>
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	4a78      	ldr	r2, [pc, #480]	@ (800b874 <HAL_SPI_Init+0x244>)
 800b694:	4293      	cmp	r3, r2
 800b696:	d002      	beq.n	800b69e <HAL_SPI_Init+0x6e>
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2b08      	cmp	r3, #8
 800b69c:	d811      	bhi.n	800b6c2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b6a2:	4a72      	ldr	r2, [pc, #456]	@ (800b86c <HAL_SPI_Init+0x23c>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d009      	beq.n	800b6bc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a70      	ldr	r2, [pc, #448]	@ (800b870 <HAL_SPI_Init+0x240>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d004      	beq.n	800b6bc <HAL_SPI_Init+0x8c>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	4a6f      	ldr	r2, [pc, #444]	@ (800b874 <HAL_SPI_Init+0x244>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d104      	bne.n	800b6c6 <HAL_SPI_Init+0x96>
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2b10      	cmp	r3, #16
 800b6c0:	d901      	bls.n	800b6c6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	e0cd      	b.n	800b862 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b6cc:	b2db      	uxtb	r3, r3
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d106      	bne.n	800b6e0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2200      	movs	r2, #0
 800b6d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f7f5 fdbe 	bl	800125c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2202      	movs	r2, #2
 800b6e4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	681a      	ldr	r2, [r3, #0]
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	f022 0201 	bic.w	r2, r2, #1
 800b6f6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800b702:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	699b      	ldr	r3, [r3, #24]
 800b708:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b70c:	d119      	bne.n	800b742 <HAL_SPI_Init+0x112>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b716:	d103      	bne.n	800b720 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d008      	beq.n	800b732 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b724:	2b00      	cmp	r3, #0
 800b726:	d10c      	bne.n	800b742 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b72c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b730:	d107      	bne.n	800b742 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	681a      	ldr	r2, [r3, #0]
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b740:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	685b      	ldr	r3, [r3, #4]
 800b746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d00f      	beq.n	800b76e <HAL_SPI_Init+0x13e>
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	68db      	ldr	r3, [r3, #12]
 800b752:	2b06      	cmp	r3, #6
 800b754:	d90b      	bls.n	800b76e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	430a      	orrs	r2, r1
 800b76a:	601a      	str	r2, [r3, #0]
 800b76c:	e007      	b.n	800b77e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	681a      	ldr	r2, [r3, #0]
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b77c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	69da      	ldr	r2, [r3, #28]
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b786:	431a      	orrs	r2, r3
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	431a      	orrs	r2, r3
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b790:	ea42 0103 	orr.w	r1, r2, r3
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	68da      	ldr	r2, [r3, #12]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	430a      	orrs	r2, r1
 800b79e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7a8:	431a      	orrs	r2, r3
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7ae:	431a      	orrs	r2, r3
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	699b      	ldr	r3, [r3, #24]
 800b7b4:	431a      	orrs	r2, r3
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	691b      	ldr	r3, [r3, #16]
 800b7ba:	431a      	orrs	r2, r3
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	695b      	ldr	r3, [r3, #20]
 800b7c0:	431a      	orrs	r2, r3
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6a1b      	ldr	r3, [r3, #32]
 800b7c6:	431a      	orrs	r2, r3
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	685b      	ldr	r3, [r3, #4]
 800b7cc:	431a      	orrs	r2, r3
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b7d2:	431a      	orrs	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	689b      	ldr	r3, [r3, #8]
 800b7d8:	431a      	orrs	r2, r3
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b7de:	ea42 0103 	orr.w	r1, r2, r3
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	430a      	orrs	r2, r1
 800b7ec:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	685b      	ldr	r3, [r3, #4]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d113      	bne.n	800b81e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	689b      	ldr	r3, [r3, #8]
 800b7fc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b808:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	689b      	ldr	r3, [r3, #8]
 800b810:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b81c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f022 0201 	bic.w	r2, r2, #1
 800b82c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00a      	beq.n	800b850 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	68db      	ldr	r3, [r3, #12]
 800b840:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	430a      	orrs	r2, r1
 800b84e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2200      	movs	r2, #0
 800b854:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	2201      	movs	r2, #1
 800b85c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800b860:	2300      	movs	r3, #0
}
 800b862:	4618      	mov	r0, r3
 800b864:	3710      	adds	r7, #16
 800b866:	46bd      	mov	sp, r7
 800b868:	bd80      	pop	{r7, pc}
 800b86a:	bf00      	nop
 800b86c:	40013000 	.word	0x40013000
 800b870:	40003800 	.word	0x40003800
 800b874:	40003c00 	.word	0x40003c00

0800b878 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b088      	sub	sp, #32
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	60f8      	str	r0, [r7, #12]
 800b880:	60b9      	str	r1, [r7, #8]
 800b882:	603b      	str	r3, [r7, #0]
 800b884:	4613      	mov	r3, r2
 800b886:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b88c:	095b      	lsrs	r3, r3, #5
 800b88e:	b29b      	uxth	r3, r3
 800b890:	3301      	adds	r3, #1
 800b892:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	3330      	adds	r3, #48	@ 0x30
 800b89a:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b89c:	f7f7 fba0 	bl	8002fe0 <HAL_GetTick>
 800b8a0:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b8a8:	b2db      	uxtb	r3, r3
 800b8aa:	2b01      	cmp	r3, #1
 800b8ac:	d001      	beq.n	800b8b2 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800b8ae:	2302      	movs	r3, #2
 800b8b0:	e250      	b.n	800bd54 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d002      	beq.n	800b8be <HAL_SPI_Receive+0x46>
 800b8b8:	88fb      	ldrh	r3, [r7, #6]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d101      	bne.n	800b8c2 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e248      	b.n	800bd54 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800b8c8:	2b01      	cmp	r3, #1
 800b8ca:	d101      	bne.n	800b8d0 <HAL_SPI_Receive+0x58>
 800b8cc:	2302      	movs	r3, #2
 800b8ce:	e241      	b.n	800bd54 <HAL_SPI_Receive+0x4dc>
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	2204      	movs	r2, #4
 800b8dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	68ba      	ldr	r2, [r7, #8]
 800b8ec:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	88fa      	ldrh	r2, [r7, #6]
 800b8f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	88fa      	ldrh	r2, [r7, #6]
 800b8fa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	2200      	movs	r2, #0
 800b902:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	2200      	movs	r2, #0
 800b908:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	2200      	movs	r2, #0
 800b910:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2200      	movs	r2, #0
 800b918:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2200      	movs	r2, #0
 800b91e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	689b      	ldr	r3, [r3, #8]
 800b924:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800b928:	d108      	bne.n	800b93c <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	681a      	ldr	r2, [r3, #0]
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b938:	601a      	str	r2, [r3, #0]
 800b93a:	e009      	b.n	800b950 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	68db      	ldr	r3, [r3, #12]
 800b942:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800b94e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	685a      	ldr	r2, [r3, #4]
 800b956:	4b95      	ldr	r3, [pc, #596]	@ (800bbac <HAL_SPI_Receive+0x334>)
 800b958:	4013      	ands	r3, r2
 800b95a:	88f9      	ldrh	r1, [r7, #6]
 800b95c:	68fa      	ldr	r2, [r7, #12]
 800b95e:	6812      	ldr	r2, [r2, #0]
 800b960:	430b      	orrs	r3, r1
 800b962:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f042 0201 	orr.w	r2, r2, #1
 800b972:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	685b      	ldr	r3, [r3, #4]
 800b978:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b97c:	d107      	bne.n	800b98e <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b98c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	68db      	ldr	r3, [r3, #12]
 800b992:	2b0f      	cmp	r3, #15
 800b994:	d96c      	bls.n	800ba70 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800b996:	e064      	b.n	800ba62 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	695b      	ldr	r3, [r3, #20]
 800b99e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	695b      	ldr	r3, [r3, #20]
 800b9a6:	f003 0301 	and.w	r3, r3, #1
 800b9aa:	2b01      	cmp	r3, #1
 800b9ac:	d114      	bne.n	800b9d8 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9b6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b9b8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9be:	1d1a      	adds	r2, r3, #4
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b9ca:	b29b      	uxth	r3, r3
 800b9cc:	3b01      	subs	r3, #1
 800b9ce:	b29a      	uxth	r2, r3
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800b9d6:	e044      	b.n	800ba62 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	8bfa      	ldrh	r2, [r7, #30]
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d919      	bls.n	800ba1a <HAL_SPI_Receive+0x1a2>
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d014      	beq.n	800ba1a <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	681a      	ldr	r2, [r3, #0]
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b9f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b9fa:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba00:	1d1a      	adds	r2, r3, #4
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ba0c:	b29b      	uxth	r3, r3
 800ba0e:	3b01      	subs	r3, #1
 800ba10:	b29a      	uxth	r2, r3
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800ba18:	e023      	b.n	800ba62 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ba1a:	f7f7 fae1 	bl	8002fe0 <HAL_GetTick>
 800ba1e:	4602      	mov	r2, r0
 800ba20:	697b      	ldr	r3, [r7, #20]
 800ba22:	1ad3      	subs	r3, r2, r3
 800ba24:	683a      	ldr	r2, [r7, #0]
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d803      	bhi.n	800ba32 <HAL_SPI_Receive+0x1ba>
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba30:	d102      	bne.n	800ba38 <HAL_SPI_Receive+0x1c0>
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d114      	bne.n	800ba62 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ba38:	68f8      	ldr	r0, [r7, #12]
 800ba3a:	f000 fae1 	bl	800c000 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba44:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	2201      	movs	r2, #1
 800ba52:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	2200      	movs	r2, #0
 800ba5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ba5e:	2303      	movs	r3, #3
 800ba60:	e178      	b.n	800bd54 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ba68:	b29b      	uxth	r3, r3
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d194      	bne.n	800b998 <HAL_SPI_Receive+0x120>
 800ba6e:	e15e      	b.n	800bd2e <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	68db      	ldr	r3, [r3, #12]
 800ba74:	2b07      	cmp	r3, #7
 800ba76:	f240 8153 	bls.w	800bd20 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ba7a:	e08f      	b.n	800bb9c <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	695b      	ldr	r3, [r3, #20]
 800ba82:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	695b      	ldr	r3, [r3, #20]
 800ba8a:	f003 0301 	and.w	r3, r3, #1
 800ba8e:	2b01      	cmp	r3, #1
 800ba90:	d114      	bne.n	800babc <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba96:	69ba      	ldr	r2, [r7, #24]
 800ba98:	8812      	ldrh	r2, [r2, #0]
 800ba9a:	b292      	uxth	r2, r2
 800ba9c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800baa2:	1c9a      	adds	r2, r3, #2
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800baae:	b29b      	uxth	r3, r3
 800bab0:	3b01      	subs	r3, #1
 800bab2:	b29a      	uxth	r2, r3
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800baba:	e06f      	b.n	800bb9c <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bac2:	b29b      	uxth	r3, r3
 800bac4:	8bfa      	ldrh	r2, [r7, #30]
 800bac6:	429a      	cmp	r2, r3
 800bac8:	d924      	bls.n	800bb14 <HAL_SPI_Receive+0x29c>
 800baca:	693b      	ldr	r3, [r7, #16]
 800bacc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d01f      	beq.n	800bb14 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bad8:	69ba      	ldr	r2, [r7, #24]
 800bada:	8812      	ldrh	r2, [r2, #0]
 800badc:	b292      	uxth	r2, r2
 800bade:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bae4:	1c9a      	adds	r2, r3, #2
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800baee:	69ba      	ldr	r2, [r7, #24]
 800baf0:	8812      	ldrh	r2, [r2, #0]
 800baf2:	b292      	uxth	r2, r2
 800baf4:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bafa:	1c9a      	adds	r2, r3, #2
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bb06:	b29b      	uxth	r3, r3
 800bb08:	3b02      	subs	r3, #2
 800bb0a:	b29a      	uxth	r2, r3
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800bb12:	e043      	b.n	800bb9c <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bb1a:	b29b      	uxth	r3, r3
 800bb1c:	2b01      	cmp	r3, #1
 800bb1e:	d119      	bne.n	800bb54 <HAL_SPI_Receive+0x2dc>
 800bb20:	693b      	ldr	r3, [r7, #16]
 800bb22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d014      	beq.n	800bb54 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bb2e:	69ba      	ldr	r2, [r7, #24]
 800bb30:	8812      	ldrh	r2, [r2, #0]
 800bb32:	b292      	uxth	r2, r2
 800bb34:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bb3a:	1c9a      	adds	r2, r3, #2
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	3b01      	subs	r3, #1
 800bb4a:	b29a      	uxth	r2, r3
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800bb52:	e023      	b.n	800bb9c <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bb54:	f7f7 fa44 	bl	8002fe0 <HAL_GetTick>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	1ad3      	subs	r3, r2, r3
 800bb5e:	683a      	ldr	r2, [r7, #0]
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d803      	bhi.n	800bb6c <HAL_SPI_Receive+0x2f4>
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb6a:	d102      	bne.n	800bb72 <HAL_SPI_Receive+0x2fa>
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d114      	bne.n	800bb9c <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bb72:	68f8      	ldr	r0, [r7, #12]
 800bb74:	f000 fa44 	bl	800c000 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb7e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	2200      	movs	r2, #0
 800bb94:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bb98:	2303      	movs	r3, #3
 800bb9a:	e0db      	b.n	800bd54 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	f47f af69 	bne.w	800ba7c <HAL_SPI_Receive+0x204>
 800bbaa:	e0c0      	b.n	800bd2e <HAL_SPI_Receive+0x4b6>
 800bbac:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	695b      	ldr	r3, [r3, #20]
 800bbb6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	695b      	ldr	r3, [r3, #20]
 800bbbe:	f003 0301 	and.w	r3, r3, #1
 800bbc2:	2b01      	cmp	r3, #1
 800bbc4:	d117      	bne.n	800bbf6 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbd2:	7812      	ldrb	r2, [r2, #0]
 800bbd4:	b2d2      	uxtb	r2, r2
 800bbd6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbdc:	1c5a      	adds	r2, r3, #1
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bbe8:	b29b      	uxth	r3, r3
 800bbea:	3b01      	subs	r3, #1
 800bbec:	b29a      	uxth	r2, r3
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800bbf4:	e094      	b.n	800bd20 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bbfc:	b29b      	uxth	r3, r3
 800bbfe:	8bfa      	ldrh	r2, [r7, #30]
 800bc00:	429a      	cmp	r2, r3
 800bc02:	d946      	bls.n	800bc92 <HAL_SPI_Receive+0x41a>
 800bc04:	693b      	ldr	r3, [r7, #16]
 800bc06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d041      	beq.n	800bc92 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc1a:	7812      	ldrb	r2, [r2, #0]
 800bc1c:	b2d2      	uxtb	r2, r2
 800bc1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc24:	1c5a      	adds	r2, r3, #1
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc36:	7812      	ldrb	r2, [r2, #0]
 800bc38:	b2d2      	uxtb	r2, r2
 800bc3a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc40:	1c5a      	adds	r2, r3, #1
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc52:	7812      	ldrb	r2, [r2, #0]
 800bc54:	b2d2      	uxtb	r2, r2
 800bc56:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc5c:	1c5a      	adds	r2, r3, #1
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc6e:	7812      	ldrb	r2, [r2, #0]
 800bc70:	b2d2      	uxtb	r2, r2
 800bc72:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc78:	1c5a      	adds	r2, r3, #1
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bc84:	b29b      	uxth	r3, r3
 800bc86:	3b04      	subs	r3, #4
 800bc88:	b29a      	uxth	r2, r3
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800bc90:	e046      	b.n	800bd20 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	2b03      	cmp	r3, #3
 800bc9c:	d81c      	bhi.n	800bcd8 <HAL_SPI_Receive+0x460>
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d017      	beq.n	800bcd8 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bcb4:	7812      	ldrb	r2, [r2, #0]
 800bcb6:	b2d2      	uxtb	r2, r2
 800bcb8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bcbe:	1c5a      	adds	r2, r3, #1
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bcca:	b29b      	uxth	r3, r3
 800bccc:	3b01      	subs	r3, #1
 800bcce:	b29a      	uxth	r2, r3
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800bcd6:	e023      	b.n	800bd20 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bcd8:	f7f7 f982 	bl	8002fe0 <HAL_GetTick>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	697b      	ldr	r3, [r7, #20]
 800bce0:	1ad3      	subs	r3, r2, r3
 800bce2:	683a      	ldr	r2, [r7, #0]
 800bce4:	429a      	cmp	r2, r3
 800bce6:	d803      	bhi.n	800bcf0 <HAL_SPI_Receive+0x478>
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcee:	d102      	bne.n	800bcf6 <HAL_SPI_Receive+0x47e>
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d114      	bne.n	800bd20 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800bcf6:	68f8      	ldr	r0, [r7, #12]
 800bcf8:	f000 f982 	bl	800c000 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd02:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	2201      	movs	r2, #1
 800bd10:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2200      	movs	r2, #0
 800bd18:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800bd1c:	2303      	movs	r3, #3
 800bd1e:	e019      	b.n	800bd54 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	f47f af41 	bne.w	800bbb0 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800bd2e:	68f8      	ldr	r0, [r7, #12]
 800bd30:	f000 f966 	bl	800c000 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2201      	movs	r2, #1
 800bd38:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d001      	beq.n	800bd52 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800bd4e:	2301      	movs	r3, #1
 800bd50:	e000      	b.n	800bd54 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800bd52:	2300      	movs	r3, #0
  }
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3720      	adds	r7, #32
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}

0800bd5c <HAL_SPI_Abort>:
  *          + Set handle State to READY.
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b084      	sub	sp, #16
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;

  __IO uint32_t count;

  /* Lock the process */
  __HAL_LOCK(hspi);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800bd6a:	2b01      	cmp	r3, #1
 800bd6c:	d101      	bne.n	800bd72 <HAL_SPI_Abort+0x16>
 800bd6e:	2302      	movs	r3, #2
 800bd70:	e0d9      	b.n	800bf26 <HAL_SPI_Abort+0x1ca>
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2201      	movs	r2, #1
 800bd76:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set hspi->state to aborting to avoid any interaction */
  hspi->State = HAL_SPI_STATE_ABORT;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2207      	movs	r2, #7
 800bd7e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800bd82:	2300      	movs	r3, #0
 800bd84:	73fb      	strb	r3, [r7, #15]
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24UL / 1000UL);
 800bd86:	4b6a      	ldr	r3, [pc, #424]	@ (800bf30 <HAL_SPI_Abort+0x1d4>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	4a6a      	ldr	r2, [pc, #424]	@ (800bf34 <HAL_SPI_Abort+0x1d8>)
 800bd8c:	fba2 2303 	umull	r2, r3, r2, r3
 800bd90:	0a5b      	lsrs	r3, r3, #9
 800bd92:	2264      	movs	r2, #100	@ 0x64
 800bd94:	fb02 f303 	mul.w	r3, r2, r3
 800bd98:	60bb      	str	r3, [r7, #8]

  /* If master communication on going, make sure current frame is done before closing the connection */
  if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bda4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bda8:	d15b      	bne.n	800be62 <HAL_SPI_Abort+0x106>
  {
    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	691a      	ldr	r2, [r3, #16]
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	f022 0208 	bic.w	r2, r2, #8
 800bdb8:	611a      	str	r2, [r3, #16]
    do
    {
      count--;
 800bdba:	68bb      	ldr	r3, [r7, #8]
 800bdbc:	3b01      	subs	r3, #1
 800bdbe:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d108      	bne.n	800bdd8 <HAL_SPI_Abort+0x7c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bdcc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800bdd6:	e006      	b.n	800bde6 <HAL_SPI_Abort+0x8a>
      }
    } while (HAL_IS_BIT_SET(hspi->Instance->IER, SPI_IT_EOT));
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	691b      	ldr	r3, [r3, #16]
 800bdde:	f003 0308 	and.w	r3, r3, #8
 800bde2:	2b08      	cmp	r3, #8
 800bde4:	d0e9      	beq.n	800bdba <HAL_SPI_Abort+0x5e>

    /* Request a Suspend transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSUSP);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	681a      	ldr	r2, [r3, #0]
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800bdf4:	601a      	str	r2, [r3, #0]
    do
    {
      count--;
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	3b01      	subs	r3, #1
 800bdfa:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d108      	bne.n	800be14 <HAL_SPI_Abort+0xb8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800be12:	e007      	b.n	800be24 <HAL_SPI_Abort+0xc8>
      }
    } while (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART));
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800be1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be22:	d0e8      	beq.n	800bdf6 <HAL_SPI_Abort+0x9a>

    /* Clear SUSP flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	699a      	ldr	r2, [r3, #24]
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800be32:	619a      	str	r2, [r3, #24]
    do
    {
      count--;
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	3b01      	subs	r3, #1
 800be38:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 800be3a:	68bb      	ldr	r3, [r7, #8]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d108      	bne.n	800be52 <HAL_SPI_Abort+0xf6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be46:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800be50:	e007      	b.n	800be62 <HAL_SPI_Abort+0x106>
      }
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_SUSP));
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	695b      	ldr	r3, [r3, #20]
 800be58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be60:	d0e8      	beq.n	800be34 <HAL_SPI_Abort+0xd8>
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN))
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	689b      	ldr	r3, [r3, #8]
 800be68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be70:	d11b      	bne.n	800beaa <HAL_SPI_Abort+0x14e>
  {
    if (hspi->hdmatx != NULL)
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800be76:	2b00      	cmp	r3, #0
 800be78:	d017      	beq.n	800beaa <HAL_SPI_Abort+0x14e>
    {
      /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
      hspi->hdmatx->XferAbortCallback = NULL;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800be7e:	2200      	movs	r2, #0
 800be80:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800be86:	4618      	mov	r0, r3
 800be88:	f7f9 fc00 	bl	800568c <HAL_DMA_Abort>
 800be8c:	4603      	mov	r3, r0
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d00b      	beq.n	800beaa <HAL_SPI_Abort+0x14e>
      {
        if (HAL_DMA_GetError(hspi->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800be96:	4618      	mov	r0, r3
 800be98:	f7fb f886 	bl	8006fa8 <HAL_DMA_GetError>
 800be9c:	4603      	mov	r3, r0
 800be9e:	2b20      	cmp	r3, #32
 800bea0:	d103      	bne.n	800beaa <HAL_SPI_Abort+0x14e>
        {
          hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2240      	movs	r2, #64	@ 0x40
 800bea6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN))
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	689b      	ldr	r3, [r3, #8]
 800beb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800beb4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800beb8:	d11b      	bne.n	800bef2 <HAL_SPI_Abort+0x196>
  {
    if (hspi->hdmarx != NULL)
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d017      	beq.n	800bef2 <HAL_SPI_Abort+0x196>
    {
      /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
      hspi->hdmarx->XferAbortCallback = NULL;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bec6:	2200      	movs	r2, #0
 800bec8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bece:	4618      	mov	r0, r3
 800bed0:	f7f9 fbdc 	bl	800568c <HAL_DMA_Abort>
 800bed4:	4603      	mov	r3, r0
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d00b      	beq.n	800bef2 <HAL_SPI_Abort+0x196>
      {
        if (HAL_DMA_GetError(hspi->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bede:	4618      	mov	r0, r3
 800bee0:	f7fb f862 	bl	8006fa8 <HAL_DMA_GetError>
 800bee4:	4603      	mov	r3, r0
 800bee6:	2b20      	cmp	r3, #32
 800bee8:	d103      	bne.n	800bef2 <HAL_SPI_Abort+0x196>
        {
          hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2240      	movs	r2, #64	@ 0x40
 800beee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
  }

  /* Proceed with abort procedure */
  SPI_AbortTransfer(hspi);
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f000 f820 	bl	800bf38 <SPI_AbortTransfer>

  /* Check error during Abort procedure */
  if (HAL_IS_BIT_SET(hspi->ErrorCode, HAL_SPI_ERROR_ABORT))
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800befe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf02:	2b40      	cmp	r3, #64	@ 0x40
 800bf04:	d102      	bne.n	800bf0c <HAL_SPI_Abort+0x1b0>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 800bf06:	2301      	movs	r3, #1
 800bf08:	73fb      	strb	r3, [r7, #15]
 800bf0a:	e003      	b.n	800bf14 <HAL_SPI_Abort+0x1b8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2200      	movs	r2, #0
 800bf10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2201      	movs	r2, #1
 800bf18:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return errorcode;
 800bf24:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf26:	4618      	mov	r0, r3
 800bf28:	3710      	adds	r7, #16
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}
 800bf2e:	bf00      	nop
 800bf30:	24000000 	.word	0x24000000
 800bf34:	057619f1 	.word	0x057619f1

0800bf38 <SPI_AbortTransfer>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTransfer(SPI_HandleTypeDef *hspi)
{
 800bf38:	b480      	push	{r7}
 800bf3a:	b083      	sub	sp, #12
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]
  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	681a      	ldr	r2, [r3, #0]
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	f022 0201 	bic.w	r2, r2, #1
 800bf4e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	6919      	ldr	r1, [r3, #16]
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	4b28      	ldr	r3, [pc, #160]	@ (800bffc <SPI_AbortTransfer+0xc4>)
 800bf5c:	400b      	ands	r3, r1
 800bf5e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Clear the Status flags in the SR register */
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	699a      	ldr	r2, [r3, #24]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f042 0208 	orr.w	r2, r2, #8
 800bf6e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	699a      	ldr	r2, [r3, #24]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f042 0210 	orr.w	r2, r2, #16
 800bf7e:	619a      	str	r2, [r3, #24]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	689a      	ldr	r2, [r3, #8]
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800bf8e:	609a      	str	r2, [r3, #8]

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	699a      	ldr	r2, [r3, #24]
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bf9e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	699a      	ldr	r2, [r3, #24]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f042 0220 	orr.w	r2, r2, #32
 800bfae:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	699a      	ldr	r2, [r3, #24]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bfbe:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	699a      	ldr	r2, [r3, #24]
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bfce:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	699a      	ldr	r2, [r3, #24]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800bfde:	619a      	str	r2, [r3, #24]

#if (USE_SPI_CRC != 0U)
  __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
#endif /* USE_SPI_CRC */

  hspi->TxXferCount = (uint16_t)0UL;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2200      	movs	r2, #0
 800bfec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800bff0:	bf00      	nop
 800bff2:	370c      	adds	r7, #12
 800bff4:	46bd      	mov	sp, r7
 800bff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffa:	4770      	bx	lr
 800bffc:	fffffc90 	.word	0xfffffc90

0800c000 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800c000:	b480      	push	{r7}
 800c002:	b085      	sub	sp, #20
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	695b      	ldr	r3, [r3, #20]
 800c00e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	699a      	ldr	r2, [r3, #24]
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	f042 0208 	orr.w	r2, r2, #8
 800c01e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	699a      	ldr	r2, [r3, #24]
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	f042 0210 	orr.w	r2, r2, #16
 800c02e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	681a      	ldr	r2, [r3, #0]
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	f022 0201 	bic.w	r2, r2, #1
 800c03e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	6919      	ldr	r1, [r3, #16]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681a      	ldr	r2, [r3, #0]
 800c04a:	4b3c      	ldr	r3, [pc, #240]	@ (800c13c <SPI_CloseTransfer+0x13c>)
 800c04c:	400b      	ands	r3, r1
 800c04e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	689a      	ldr	r2, [r3, #8]
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800c05e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c066:	b2db      	uxtb	r3, r3
 800c068:	2b04      	cmp	r3, #4
 800c06a:	d014      	beq.n	800c096 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f003 0320 	and.w	r3, r3, #32
 800c072:	2b00      	cmp	r3, #0
 800c074:	d00f      	beq.n	800c096 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c07c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	699a      	ldr	r2, [r3, #24]
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f042 0220 	orr.w	r2, r2, #32
 800c094:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800c09c:	b2db      	uxtb	r3, r3
 800c09e:	2b03      	cmp	r3, #3
 800c0a0:	d014      	beq.n	800c0cc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d00f      	beq.n	800c0cc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0b2:	f043 0204 	orr.w	r2, r3, #4
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	699a      	ldr	r2, [r3, #24]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c0ca:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d00f      	beq.n	800c0f6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c0dc:	f043 0201 	orr.w	r2, r3, #1
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	699a      	ldr	r2, [r3, #24]
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c0f4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d00f      	beq.n	800c120 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c106:	f043 0208 	orr.w	r2, r3, #8
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	699a      	ldr	r2, [r3, #24]
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c11e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2200      	movs	r2, #0
 800c124:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	2200      	movs	r2, #0
 800c12c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800c130:	bf00      	nop
 800c132:	3714      	adds	r7, #20
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr
 800c13c:	fffffc90 	.word	0xfffffc90

0800c140 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800c140:	b480      	push	{r7}
 800c142:	b085      	sub	sp, #20
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c14c:	095b      	lsrs	r3, r3, #5
 800c14e:	3301      	adds	r3, #1
 800c150:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	68db      	ldr	r3, [r3, #12]
 800c156:	3301      	adds	r3, #1
 800c158:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	3307      	adds	r3, #7
 800c15e:	08db      	lsrs	r3, r3, #3
 800c160:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	68fa      	ldr	r2, [r7, #12]
 800c166:	fb02 f303 	mul.w	r3, r2, r3
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3714      	adds	r7, #20
 800c16e:	46bd      	mov	sp, r7
 800c170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c174:	4770      	bx	lr

0800c176 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c176:	b580      	push	{r7, lr}
 800c178:	b082      	sub	sp, #8
 800c17a:	af00      	add	r7, sp, #0
 800c17c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d101      	bne.n	800c188 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c184:	2301      	movs	r3, #1
 800c186:	e049      	b.n	800c21c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c18e:	b2db      	uxtb	r3, r3
 800c190:	2b00      	cmp	r3, #0
 800c192:	d106      	bne.n	800c1a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2200      	movs	r2, #0
 800c198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c19c:	6878      	ldr	r0, [r7, #4]
 800c19e:	f7f5 f913 	bl	80013c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	2202      	movs	r2, #2
 800c1a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	3304      	adds	r3, #4
 800c1b2:	4619      	mov	r1, r3
 800c1b4:	4610      	mov	r0, r2
 800c1b6:	f000 f9dd 	bl	800c574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2201      	movs	r2, #1
 800c1be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2201      	movs	r2, #1
 800c1c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2201      	movs	r2, #1
 800c1ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2201      	movs	r2, #1
 800c1de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2201      	movs	r2, #1
 800c1e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2201      	movs	r2, #1
 800c1ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2201      	movs	r2, #1
 800c1f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2201      	movs	r2, #1
 800c1fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2201      	movs	r2, #1
 800c206:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2201      	movs	r2, #1
 800c20e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2201      	movs	r2, #1
 800c216:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c21a:	2300      	movs	r3, #0
}
 800c21c:	4618      	mov	r0, r3
 800c21e:	3708      	adds	r7, #8
 800c220:	46bd      	mov	sp, r7
 800c222:	bd80      	pop	{r7, pc}

0800c224 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c224:	b480      	push	{r7}
 800c226:	b085      	sub	sp, #20
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c232:	b2db      	uxtb	r3, r3
 800c234:	2b01      	cmp	r3, #1
 800c236:	d001      	beq.n	800c23c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c238:	2301      	movs	r3, #1
 800c23a:	e054      	b.n	800c2e6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2202      	movs	r2, #2
 800c240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	68da      	ldr	r2, [r3, #12]
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	f042 0201 	orr.w	r2, r2, #1
 800c252:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	4a26      	ldr	r2, [pc, #152]	@ (800c2f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d022      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c266:	d01d      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4a22      	ldr	r2, [pc, #136]	@ (800c2f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800c26e:	4293      	cmp	r3, r2
 800c270:	d018      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4a21      	ldr	r2, [pc, #132]	@ (800c2fc <HAL_TIM_Base_Start_IT+0xd8>)
 800c278:	4293      	cmp	r3, r2
 800c27a:	d013      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	4a1f      	ldr	r2, [pc, #124]	@ (800c300 <HAL_TIM_Base_Start_IT+0xdc>)
 800c282:	4293      	cmp	r3, r2
 800c284:	d00e      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4a1e      	ldr	r2, [pc, #120]	@ (800c304 <HAL_TIM_Base_Start_IT+0xe0>)
 800c28c:	4293      	cmp	r3, r2
 800c28e:	d009      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	4a1c      	ldr	r2, [pc, #112]	@ (800c308 <HAL_TIM_Base_Start_IT+0xe4>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d004      	beq.n	800c2a4 <HAL_TIM_Base_Start_IT+0x80>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	4a1b      	ldr	r2, [pc, #108]	@ (800c30c <HAL_TIM_Base_Start_IT+0xe8>)
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d115      	bne.n	800c2d0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	689a      	ldr	r2, [r3, #8]
 800c2aa:	4b19      	ldr	r3, [pc, #100]	@ (800c310 <HAL_TIM_Base_Start_IT+0xec>)
 800c2ac:	4013      	ands	r3, r2
 800c2ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	2b06      	cmp	r3, #6
 800c2b4:	d015      	beq.n	800c2e2 <HAL_TIM_Base_Start_IT+0xbe>
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2bc:	d011      	beq.n	800c2e2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	681a      	ldr	r2, [r3, #0]
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	f042 0201 	orr.w	r2, r2, #1
 800c2cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2ce:	e008      	b.n	800c2e2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	681a      	ldr	r2, [r3, #0]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f042 0201 	orr.w	r2, r2, #1
 800c2de:	601a      	str	r2, [r3, #0]
 800c2e0:	e000      	b.n	800c2e4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c2e4:	2300      	movs	r3, #0
}
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	3714      	adds	r7, #20
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f0:	4770      	bx	lr
 800c2f2:	bf00      	nop
 800c2f4:	40010000 	.word	0x40010000
 800c2f8:	40000400 	.word	0x40000400
 800c2fc:	40000800 	.word	0x40000800
 800c300:	40000c00 	.word	0x40000c00
 800c304:	40010400 	.word	0x40010400
 800c308:	40001800 	.word	0x40001800
 800c30c:	40014000 	.word	0x40014000
 800c310:	00010007 	.word	0x00010007

0800c314 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b084      	sub	sp, #16
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	68db      	ldr	r3, [r3, #12]
 800c322:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	691b      	ldr	r3, [r3, #16]
 800c32a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c32c:	68bb      	ldr	r3, [r7, #8]
 800c32e:	f003 0302 	and.w	r3, r3, #2
 800c332:	2b00      	cmp	r3, #0
 800c334:	d020      	beq.n	800c378 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	f003 0302 	and.w	r3, r3, #2
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d01b      	beq.n	800c378 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f06f 0202 	mvn.w	r2, #2
 800c348:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	2201      	movs	r2, #1
 800c34e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	699b      	ldr	r3, [r3, #24]
 800c356:	f003 0303 	and.w	r3, r3, #3
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d003      	beq.n	800c366 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c35e:	6878      	ldr	r0, [r7, #4]
 800c360:	f000 f8e9 	bl	800c536 <HAL_TIM_IC_CaptureCallback>
 800c364:	e005      	b.n	800c372 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 f8db 	bl	800c522 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c36c:	6878      	ldr	r0, [r7, #4]
 800c36e:	f000 f8ec 	bl	800c54a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2200      	movs	r2, #0
 800c376:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c378:	68bb      	ldr	r3, [r7, #8]
 800c37a:	f003 0304 	and.w	r3, r3, #4
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d020      	beq.n	800c3c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	f003 0304 	and.w	r3, r3, #4
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d01b      	beq.n	800c3c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	f06f 0204 	mvn.w	r2, #4
 800c394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2202      	movs	r2, #2
 800c39a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	699b      	ldr	r3, [r3, #24]
 800c3a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d003      	beq.n	800c3b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3aa:	6878      	ldr	r0, [r7, #4]
 800c3ac:	f000 f8c3 	bl	800c536 <HAL_TIM_IC_CaptureCallback>
 800c3b0:	e005      	b.n	800c3be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f000 f8b5 	bl	800c522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f000 f8c6 	bl	800c54a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	f003 0308 	and.w	r3, r3, #8
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d020      	beq.n	800c410 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	f003 0308 	and.w	r3, r3, #8
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d01b      	beq.n	800c410 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	f06f 0208 	mvn.w	r2, #8
 800c3e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2204      	movs	r2, #4
 800c3e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	69db      	ldr	r3, [r3, #28]
 800c3ee:	f003 0303 	and.w	r3, r3, #3
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d003      	beq.n	800c3fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f000 f89d 	bl	800c536 <HAL_TIM_IC_CaptureCallback>
 800c3fc:	e005      	b.n	800c40a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c3fe:	6878      	ldr	r0, [r7, #4]
 800c400:	f000 f88f 	bl	800c522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f000 f8a0 	bl	800c54a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	2200      	movs	r2, #0
 800c40e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	f003 0310 	and.w	r3, r3, #16
 800c416:	2b00      	cmp	r3, #0
 800c418:	d020      	beq.n	800c45c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	f003 0310 	and.w	r3, r3, #16
 800c420:	2b00      	cmp	r3, #0
 800c422:	d01b      	beq.n	800c45c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	f06f 0210 	mvn.w	r2, #16
 800c42c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	2208      	movs	r2, #8
 800c432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	69db      	ldr	r3, [r3, #28]
 800c43a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d003      	beq.n	800c44a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 f877 	bl	800c536 <HAL_TIM_IC_CaptureCallback>
 800c448:	e005      	b.n	800c456 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f000 f869 	bl	800c522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c450:	6878      	ldr	r0, [r7, #4]
 800c452:	f000 f87a 	bl	800c54a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2200      	movs	r2, #0
 800c45a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	f003 0301 	and.w	r3, r3, #1
 800c462:	2b00      	cmp	r3, #0
 800c464:	d00c      	beq.n	800c480 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	f003 0301 	and.w	r3, r3, #1
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d007      	beq.n	800c480 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	f06f 0201 	mvn.w	r2, #1
 800c478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f7f4 fde6 	bl	800104c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c486:	2b00      	cmp	r3, #0
 800c488:	d104      	bne.n	800c494 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c48a:	68bb      	ldr	r3, [r7, #8]
 800c48c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c490:	2b00      	cmp	r3, #0
 800c492:	d00c      	beq.n	800c4ae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d007      	beq.n	800c4ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c4a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	f000 f99b 	bl	800c7e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c4ae:	68bb      	ldr	r3, [r7, #8]
 800c4b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d00c      	beq.n	800c4d2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d007      	beq.n	800c4d2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c4ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	f000 f993 	bl	800c7f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00c      	beq.n	800c4f6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d007      	beq.n	800c4f6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c4ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f000 f834 	bl	800c55e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	f003 0320 	and.w	r3, r3, #32
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d00c      	beq.n	800c51a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	f003 0320 	and.w	r3, r3, #32
 800c506:	2b00      	cmp	r3, #0
 800c508:	d007      	beq.n	800c51a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f06f 0220 	mvn.w	r2, #32
 800c512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c514:	6878      	ldr	r0, [r7, #4]
 800c516:	f000 f95b 	bl	800c7d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c51a:	bf00      	nop
 800c51c:	3710      	adds	r7, #16
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}

0800c522 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c522:	b480      	push	{r7}
 800c524:	b083      	sub	sp, #12
 800c526:	af00      	add	r7, sp, #0
 800c528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c52a:	bf00      	nop
 800c52c:	370c      	adds	r7, #12
 800c52e:	46bd      	mov	sp, r7
 800c530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c534:	4770      	bx	lr

0800c536 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c536:	b480      	push	{r7}
 800c538:	b083      	sub	sp, #12
 800c53a:	af00      	add	r7, sp, #0
 800c53c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c53e:	bf00      	nop
 800c540:	370c      	adds	r7, #12
 800c542:	46bd      	mov	sp, r7
 800c544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c548:	4770      	bx	lr

0800c54a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c54a:	b480      	push	{r7}
 800c54c:	b083      	sub	sp, #12
 800c54e:	af00      	add	r7, sp, #0
 800c550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c552:	bf00      	nop
 800c554:	370c      	adds	r7, #12
 800c556:	46bd      	mov	sp, r7
 800c558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55c:	4770      	bx	lr

0800c55e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c55e:	b480      	push	{r7}
 800c560:	b083      	sub	sp, #12
 800c562:	af00      	add	r7, sp, #0
 800c564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c566:	bf00      	nop
 800c568:	370c      	adds	r7, #12
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr
	...

0800c574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c574:	b480      	push	{r7}
 800c576:	b085      	sub	sp, #20
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
 800c57c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	4a43      	ldr	r2, [pc, #268]	@ (800c694 <TIM_Base_SetConfig+0x120>)
 800c588:	4293      	cmp	r3, r2
 800c58a:	d013      	beq.n	800c5b4 <TIM_Base_SetConfig+0x40>
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c592:	d00f      	beq.n	800c5b4 <TIM_Base_SetConfig+0x40>
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	4a40      	ldr	r2, [pc, #256]	@ (800c698 <TIM_Base_SetConfig+0x124>)
 800c598:	4293      	cmp	r3, r2
 800c59a:	d00b      	beq.n	800c5b4 <TIM_Base_SetConfig+0x40>
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	4a3f      	ldr	r2, [pc, #252]	@ (800c69c <TIM_Base_SetConfig+0x128>)
 800c5a0:	4293      	cmp	r3, r2
 800c5a2:	d007      	beq.n	800c5b4 <TIM_Base_SetConfig+0x40>
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	4a3e      	ldr	r2, [pc, #248]	@ (800c6a0 <TIM_Base_SetConfig+0x12c>)
 800c5a8:	4293      	cmp	r3, r2
 800c5aa:	d003      	beq.n	800c5b4 <TIM_Base_SetConfig+0x40>
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	4a3d      	ldr	r2, [pc, #244]	@ (800c6a4 <TIM_Base_SetConfig+0x130>)
 800c5b0:	4293      	cmp	r3, r2
 800c5b2:	d108      	bne.n	800c5c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	68fa      	ldr	r2, [r7, #12]
 800c5c2:	4313      	orrs	r3, r2
 800c5c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	4a32      	ldr	r2, [pc, #200]	@ (800c694 <TIM_Base_SetConfig+0x120>)
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	d01f      	beq.n	800c60e <TIM_Base_SetConfig+0x9a>
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c5d4:	d01b      	beq.n	800c60e <TIM_Base_SetConfig+0x9a>
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	4a2f      	ldr	r2, [pc, #188]	@ (800c698 <TIM_Base_SetConfig+0x124>)
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d017      	beq.n	800c60e <TIM_Base_SetConfig+0x9a>
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	4a2e      	ldr	r2, [pc, #184]	@ (800c69c <TIM_Base_SetConfig+0x128>)
 800c5e2:	4293      	cmp	r3, r2
 800c5e4:	d013      	beq.n	800c60e <TIM_Base_SetConfig+0x9a>
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	4a2d      	ldr	r2, [pc, #180]	@ (800c6a0 <TIM_Base_SetConfig+0x12c>)
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d00f      	beq.n	800c60e <TIM_Base_SetConfig+0x9a>
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	4a2c      	ldr	r2, [pc, #176]	@ (800c6a4 <TIM_Base_SetConfig+0x130>)
 800c5f2:	4293      	cmp	r3, r2
 800c5f4:	d00b      	beq.n	800c60e <TIM_Base_SetConfig+0x9a>
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	4a2b      	ldr	r2, [pc, #172]	@ (800c6a8 <TIM_Base_SetConfig+0x134>)
 800c5fa:	4293      	cmp	r3, r2
 800c5fc:	d007      	beq.n	800c60e <TIM_Base_SetConfig+0x9a>
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	4a2a      	ldr	r2, [pc, #168]	@ (800c6ac <TIM_Base_SetConfig+0x138>)
 800c602:	4293      	cmp	r3, r2
 800c604:	d003      	beq.n	800c60e <TIM_Base_SetConfig+0x9a>
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	4a29      	ldr	r2, [pc, #164]	@ (800c6b0 <TIM_Base_SetConfig+0x13c>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d108      	bne.n	800c620 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c614:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	68db      	ldr	r3, [r3, #12]
 800c61a:	68fa      	ldr	r2, [r7, #12]
 800c61c:	4313      	orrs	r3, r2
 800c61e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	695b      	ldr	r3, [r3, #20]
 800c62a:	4313      	orrs	r3, r2
 800c62c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c62e:	683b      	ldr	r3, [r7, #0]
 800c630:	689a      	ldr	r2, [r3, #8]
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c636:	683b      	ldr	r3, [r7, #0]
 800c638:	681a      	ldr	r2, [r3, #0]
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	4a14      	ldr	r2, [pc, #80]	@ (800c694 <TIM_Base_SetConfig+0x120>)
 800c642:	4293      	cmp	r3, r2
 800c644:	d00f      	beq.n	800c666 <TIM_Base_SetConfig+0xf2>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	4a16      	ldr	r2, [pc, #88]	@ (800c6a4 <TIM_Base_SetConfig+0x130>)
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d00b      	beq.n	800c666 <TIM_Base_SetConfig+0xf2>
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	4a15      	ldr	r2, [pc, #84]	@ (800c6a8 <TIM_Base_SetConfig+0x134>)
 800c652:	4293      	cmp	r3, r2
 800c654:	d007      	beq.n	800c666 <TIM_Base_SetConfig+0xf2>
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	4a14      	ldr	r2, [pc, #80]	@ (800c6ac <TIM_Base_SetConfig+0x138>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d003      	beq.n	800c666 <TIM_Base_SetConfig+0xf2>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	4a13      	ldr	r2, [pc, #76]	@ (800c6b0 <TIM_Base_SetConfig+0x13c>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d103      	bne.n	800c66e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c666:	683b      	ldr	r3, [r7, #0]
 800c668:	691a      	ldr	r2, [r3, #16]
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f043 0204 	orr.w	r2, r3, #4
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	2201      	movs	r2, #1
 800c67e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	68fa      	ldr	r2, [r7, #12]
 800c684:	601a      	str	r2, [r3, #0]
}
 800c686:	bf00      	nop
 800c688:	3714      	adds	r7, #20
 800c68a:	46bd      	mov	sp, r7
 800c68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c690:	4770      	bx	lr
 800c692:	bf00      	nop
 800c694:	40010000 	.word	0x40010000
 800c698:	40000400 	.word	0x40000400
 800c69c:	40000800 	.word	0x40000800
 800c6a0:	40000c00 	.word	0x40000c00
 800c6a4:	40010400 	.word	0x40010400
 800c6a8:	40014000 	.word	0x40014000
 800c6ac:	40014400 	.word	0x40014400
 800c6b0:	40014800 	.word	0x40014800

0800c6b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c6b4:	b480      	push	{r7}
 800c6b6:	b085      	sub	sp, #20
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
 800c6bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	d101      	bne.n	800c6cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c6c8:	2302      	movs	r3, #2
 800c6ca:	e06d      	b.n	800c7a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	2201      	movs	r2, #1
 800c6d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	2202      	movs	r2, #2
 800c6d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	685b      	ldr	r3, [r3, #4]
 800c6e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	689b      	ldr	r3, [r3, #8]
 800c6ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	4a30      	ldr	r2, [pc, #192]	@ (800c7b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c6f2:	4293      	cmp	r3, r2
 800c6f4:	d004      	beq.n	800c700 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	4a2f      	ldr	r2, [pc, #188]	@ (800c7b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c6fc:	4293      	cmp	r3, r2
 800c6fe:	d108      	bne.n	800c712 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c706:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	685b      	ldr	r3, [r3, #4]
 800c70c:	68fa      	ldr	r2, [r7, #12]
 800c70e:	4313      	orrs	r3, r2
 800c710:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c718:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c71a:	683b      	ldr	r3, [r7, #0]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	68fa      	ldr	r2, [r7, #12]
 800c720:	4313      	orrs	r3, r2
 800c722:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	68fa      	ldr	r2, [r7, #12]
 800c72a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	4a20      	ldr	r2, [pc, #128]	@ (800c7b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c732:	4293      	cmp	r3, r2
 800c734:	d022      	beq.n	800c77c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c73e:	d01d      	beq.n	800c77c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	4a1d      	ldr	r2, [pc, #116]	@ (800c7bc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d018      	beq.n	800c77c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	4a1c      	ldr	r2, [pc, #112]	@ (800c7c0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c750:	4293      	cmp	r3, r2
 800c752:	d013      	beq.n	800c77c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a1a      	ldr	r2, [pc, #104]	@ (800c7c4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c75a:	4293      	cmp	r3, r2
 800c75c:	d00e      	beq.n	800c77c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	4a15      	ldr	r2, [pc, #84]	@ (800c7b8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c764:	4293      	cmp	r3, r2
 800c766:	d009      	beq.n	800c77c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	4a16      	ldr	r2, [pc, #88]	@ (800c7c8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c76e:	4293      	cmp	r3, r2
 800c770:	d004      	beq.n	800c77c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	4a15      	ldr	r2, [pc, #84]	@ (800c7cc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c778:	4293      	cmp	r3, r2
 800c77a:	d10c      	bne.n	800c796 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c782:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c784:	683b      	ldr	r3, [r7, #0]
 800c786:	689b      	ldr	r3, [r3, #8]
 800c788:	68ba      	ldr	r2, [r7, #8]
 800c78a:	4313      	orrs	r3, r2
 800c78c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	68ba      	ldr	r2, [r7, #8]
 800c794:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2201      	movs	r2, #1
 800c79a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c7a6:	2300      	movs	r3, #0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3714      	adds	r7, #20
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b2:	4770      	bx	lr
 800c7b4:	40010000 	.word	0x40010000
 800c7b8:	40010400 	.word	0x40010400
 800c7bc:	40000400 	.word	0x40000400
 800c7c0:	40000800 	.word	0x40000800
 800c7c4:	40000c00 	.word	0x40000c00
 800c7c8:	40001800 	.word	0x40001800
 800c7cc:	40014000 	.word	0x40014000

0800c7d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b083      	sub	sp, #12
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c7d8:	bf00      	nop
 800c7da:	370c      	adds	r7, #12
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e2:	4770      	bx	lr

0800c7e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b083      	sub	sp, #12
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c7ec:	bf00      	nop
 800c7ee:	370c      	adds	r7, #12
 800c7f0:	46bd      	mov	sp, r7
 800c7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f6:	4770      	bx	lr

0800c7f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b083      	sub	sp, #12
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c800:	bf00      	nop
 800c802:	370c      	adds	r7, #12
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr

0800c80c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b082      	sub	sp, #8
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d101      	bne.n	800c81e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c81a:	2301      	movs	r3, #1
 800c81c:	e042      	b.n	800c8a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c824:	2b00      	cmp	r3, #0
 800c826:	d106      	bne.n	800c836 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2200      	movs	r2, #0
 800c82c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c830:	6878      	ldr	r0, [r7, #4]
 800c832:	f7f4 fdf1 	bl	8001418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	2224      	movs	r2, #36	@ 0x24
 800c83a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	681a      	ldr	r2, [r3, #0]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	f022 0201 	bic.w	r2, r2, #1
 800c84c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c852:	2b00      	cmp	r3, #0
 800c854:	d002      	beq.n	800c85c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f001 faf0 	bl	800de3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f000 fd85 	bl	800d36c <UART_SetConfig>
 800c862:	4603      	mov	r3, r0
 800c864:	2b01      	cmp	r3, #1
 800c866:	d101      	bne.n	800c86c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c868:	2301      	movs	r3, #1
 800c86a:	e01b      	b.n	800c8a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	685a      	ldr	r2, [r3, #4]
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c87a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	689a      	ldr	r2, [r3, #8]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c88a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	681a      	ldr	r2, [r3, #0]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	f042 0201 	orr.w	r2, r2, #1
 800c89a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f001 fb6f 	bl	800df80 <UART_CheckIdleState>
 800c8a2:	4603      	mov	r3, r0
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3708      	adds	r7, #8
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b091      	sub	sp, #68	@ 0x44
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	60f8      	str	r0, [r7, #12]
 800c8b4:	60b9      	str	r1, [r7, #8]
 800c8b6:	4613      	mov	r3, r2
 800c8b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8c0:	2b20      	cmp	r3, #32
 800c8c2:	d178      	bne.n	800c9b6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d002      	beq.n	800c8d0 <HAL_UART_Transmit_IT+0x24>
 800c8ca:	88fb      	ldrh	r3, [r7, #6]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d101      	bne.n	800c8d4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	e071      	b.n	800c9b8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	68ba      	ldr	r2, [r7, #8]
 800c8d8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	88fa      	ldrh	r2, [r7, #6]
 800c8de:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	88fa      	ldrh	r2, [r7, #6]
 800c8e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2221      	movs	r2, #33	@ 0x21
 800c8fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c904:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c908:	d12a      	bne.n	800c960 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	689b      	ldr	r3, [r3, #8]
 800c90e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c912:	d107      	bne.n	800c924 <HAL_UART_Transmit_IT+0x78>
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	691b      	ldr	r3, [r3, #16]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d103      	bne.n	800c924 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	4a29      	ldr	r2, [pc, #164]	@ (800c9c4 <HAL_UART_Transmit_IT+0x118>)
 800c920:	679a      	str	r2, [r3, #120]	@ 0x78
 800c922:	e002      	b.n	800c92a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	4a28      	ldr	r2, [pc, #160]	@ (800c9c8 <HAL_UART_Transmit_IT+0x11c>)
 800c928:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	3308      	adds	r3, #8
 800c930:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c934:	e853 3f00 	ldrex	r3, [r3]
 800c938:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c93a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c93c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c940:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	3308      	adds	r3, #8
 800c948:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c94a:	637a      	str	r2, [r7, #52]	@ 0x34
 800c94c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c94e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c950:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c952:	e841 2300 	strex	r3, r2, [r1]
 800c956:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d1e5      	bne.n	800c92a <HAL_UART_Transmit_IT+0x7e>
 800c95e:	e028      	b.n	800c9b2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	689b      	ldr	r3, [r3, #8]
 800c964:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c968:	d107      	bne.n	800c97a <HAL_UART_Transmit_IT+0xce>
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	691b      	ldr	r3, [r3, #16]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d103      	bne.n	800c97a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	4a15      	ldr	r2, [pc, #84]	@ (800c9cc <HAL_UART_Transmit_IT+0x120>)
 800c976:	679a      	str	r2, [r3, #120]	@ 0x78
 800c978:	e002      	b.n	800c980 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	4a14      	ldr	r2, [pc, #80]	@ (800c9d0 <HAL_UART_Transmit_IT+0x124>)
 800c97e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c986:	697b      	ldr	r3, [r7, #20]
 800c988:	e853 3f00 	ldrex	r3, [r3]
 800c98c:	613b      	str	r3, [r7, #16]
   return(result);
 800c98e:	693b      	ldr	r3, [r7, #16]
 800c990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c994:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	461a      	mov	r2, r3
 800c99c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c99e:	623b      	str	r3, [r7, #32]
 800c9a0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9a2:	69f9      	ldr	r1, [r7, #28]
 800c9a4:	6a3a      	ldr	r2, [r7, #32]
 800c9a6:	e841 2300 	strex	r3, r2, [r1]
 800c9aa:	61bb      	str	r3, [r7, #24]
   return(result);
 800c9ac:	69bb      	ldr	r3, [r7, #24]
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d1e6      	bne.n	800c980 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	e000      	b.n	800c9b8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800c9b6:	2302      	movs	r3, #2
  }
}
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	3744      	adds	r7, #68	@ 0x44
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr
 800c9c4:	0800e8b1 	.word	0x0800e8b1
 800c9c8:	0800e7d1 	.word	0x0800e7d1
 800c9cc:	0800e70f 	.word	0x0800e70f
 800c9d0:	0800e657 	.word	0x0800e657

0800c9d4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b08a      	sub	sp, #40	@ 0x28
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	60f8      	str	r0, [r7, #12]
 800c9dc:	60b9      	str	r1, [r7, #8]
 800c9de:	4613      	mov	r3, r2
 800c9e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9e8:	2b20      	cmp	r3, #32
 800c9ea:	d137      	bne.n	800ca5c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d002      	beq.n	800c9f8 <HAL_UART_Receive_DMA+0x24>
 800c9f2:	88fb      	ldrh	r3, [r7, #6]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d101      	bne.n	800c9fc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	e030      	b.n	800ca5e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2200      	movs	r2, #0
 800ca00:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	4a18      	ldr	r2, [pc, #96]	@ (800ca68 <HAL_UART_Receive_DMA+0x94>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d01f      	beq.n	800ca4c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	685b      	ldr	r3, [r3, #4]
 800ca12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d018      	beq.n	800ca4c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca20:	697b      	ldr	r3, [r7, #20]
 800ca22:	e853 3f00 	ldrex	r3, [r3]
 800ca26:	613b      	str	r3, [r7, #16]
   return(result);
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ca2e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	461a      	mov	r2, r3
 800ca36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca38:	623b      	str	r3, [r7, #32]
 800ca3a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca3c:	69f9      	ldr	r1, [r7, #28]
 800ca3e:	6a3a      	ldr	r2, [r7, #32]
 800ca40:	e841 2300 	strex	r3, r2, [r1]
 800ca44:	61bb      	str	r3, [r7, #24]
   return(result);
 800ca46:	69bb      	ldr	r3, [r7, #24]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d1e6      	bne.n	800ca1a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ca4c:	88fb      	ldrh	r3, [r7, #6]
 800ca4e:	461a      	mov	r2, r3
 800ca50:	68b9      	ldr	r1, [r7, #8]
 800ca52:	68f8      	ldr	r0, [r7, #12]
 800ca54:	f001 fbac 	bl	800e1b0 <UART_Start_Receive_DMA>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	e000      	b.n	800ca5e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ca5c:	2302      	movs	r3, #2
  }
}
 800ca5e:	4618      	mov	r0, r3
 800ca60:	3728      	adds	r7, #40	@ 0x28
 800ca62:	46bd      	mov	sp, r7
 800ca64:	bd80      	pop	{r7, pc}
 800ca66:	bf00      	nop
 800ca68:	58000c00 	.word	0x58000c00

0800ca6c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b090      	sub	sp, #64	@ 0x40
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca82:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	689b      	ldr	r3, [r3, #8]
 800ca8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca8e:	2b80      	cmp	r3, #128	@ 0x80
 800ca90:	d139      	bne.n	800cb06 <HAL_UART_DMAStop+0x9a>
 800ca92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca94:	2b21      	cmp	r3, #33	@ 0x21
 800ca96:	d136      	bne.n	800cb06 <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	3308      	adds	r3, #8
 800ca9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caa0:	6a3b      	ldr	r3, [r7, #32]
 800caa2:	e853 3f00 	ldrex	r3, [r3]
 800caa6:	61fb      	str	r3, [r7, #28]
   return(result);
 800caa8:	69fb      	ldr	r3, [r7, #28]
 800caaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800caae:	637b      	str	r3, [r7, #52]	@ 0x34
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	3308      	adds	r3, #8
 800cab6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cab8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800caba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cabc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cabe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cac0:	e841 2300 	strex	r3, r2, [r1]
 800cac4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d1e5      	bne.n	800ca98 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d015      	beq.n	800cb00 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cad8:	4618      	mov	r0, r3
 800cada:	f7f8 fdd7 	bl	800568c <HAL_DMA_Abort>
 800cade:	4603      	mov	r3, r0
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d00d      	beq.n	800cb00 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cae8:	4618      	mov	r0, r3
 800caea:	f7fa fa5d 	bl	8006fa8 <HAL_DMA_GetError>
 800caee:	4603      	mov	r3, r0
 800caf0:	2b20      	cmp	r3, #32
 800caf2:	d105      	bne.n	800cb00 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	2210      	movs	r2, #16
 800caf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800cafc:	2303      	movs	r3, #3
 800cafe:	e047      	b.n	800cb90 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800cb00:	6878      	ldr	r0, [r7, #4]
 800cb02:	f001 fbfb 	bl	800e2fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb10:	2b40      	cmp	r3, #64	@ 0x40
 800cb12:	d13c      	bne.n	800cb8e <HAL_UART_DMAStop+0x122>
 800cb14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb16:	2b22      	cmp	r3, #34	@ 0x22
 800cb18:	d139      	bne.n	800cb8e <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	3308      	adds	r3, #8
 800cb20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	e853 3f00 	ldrex	r3, [r3]
 800cb28:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb30:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	3308      	adds	r3, #8
 800cb38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb3a:	61ba      	str	r2, [r7, #24]
 800cb3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb3e:	6979      	ldr	r1, [r7, #20]
 800cb40:	69ba      	ldr	r2, [r7, #24]
 800cb42:	e841 2300 	strex	r3, r2, [r1]
 800cb46:	613b      	str	r3, [r7, #16]
   return(result);
 800cb48:	693b      	ldr	r3, [r7, #16]
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d1e5      	bne.n	800cb1a <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d017      	beq.n	800cb88 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb5e:	4618      	mov	r0, r3
 800cb60:	f7f8 fd94 	bl	800568c <HAL_DMA_Abort>
 800cb64:	4603      	mov	r3, r0
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d00e      	beq.n	800cb88 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb70:	4618      	mov	r0, r3
 800cb72:	f7fa fa19 	bl	8006fa8 <HAL_DMA_GetError>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b20      	cmp	r3, #32
 800cb7a:	d105      	bne.n	800cb88 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2210      	movs	r2, #16
 800cb80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800cb84:	2303      	movs	r3, #3
 800cb86:	e003      	b.n	800cb90 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f001 fbf9 	bl	800e380 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800cb8e:	2300      	movs	r3, #0
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	3740      	adds	r7, #64	@ 0x40
 800cb94:	46bd      	mov	sp, r7
 800cb96:	bd80      	pop	{r7, pc}

0800cb98 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b0ba      	sub	sp, #232	@ 0xe8
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	69db      	ldr	r3, [r3, #28]
 800cba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	689b      	ldr	r3, [r3, #8]
 800cbba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800cbbe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800cbc2:	f640 030f 	movw	r3, #2063	@ 0x80f
 800cbc6:	4013      	ands	r3, r2
 800cbc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800cbcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d11b      	bne.n	800cc0c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cbd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbd8:	f003 0320 	and.w	r3, r3, #32
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d015      	beq.n	800cc0c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cbe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbe4:	f003 0320 	and.w	r3, r3, #32
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d105      	bne.n	800cbf8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cbec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cbf0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d009      	beq.n	800cc0c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	f000 8393 	beq.w	800d328 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc06:	6878      	ldr	r0, [r7, #4]
 800cc08:	4798      	blx	r3
      }
      return;
 800cc0a:	e38d      	b.n	800d328 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800cc0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	f000 8123 	beq.w	800ce5c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800cc16:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800cc1a:	4b8d      	ldr	r3, [pc, #564]	@ (800ce50 <HAL_UART_IRQHandler+0x2b8>)
 800cc1c:	4013      	ands	r3, r2
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d106      	bne.n	800cc30 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800cc22:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800cc26:	4b8b      	ldr	r3, [pc, #556]	@ (800ce54 <HAL_UART_IRQHandler+0x2bc>)
 800cc28:	4013      	ands	r3, r2
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	f000 8116 	beq.w	800ce5c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cc30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc34:	f003 0301 	and.w	r3, r3, #1
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d011      	beq.n	800cc60 <HAL_UART_IRQHandler+0xc8>
 800cc3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d00b      	beq.n	800cc60 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc56:	f043 0201 	orr.w	r2, r3, #1
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc64:	f003 0302 	and.w	r3, r3, #2
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d011      	beq.n	800cc90 <HAL_UART_IRQHandler+0xf8>
 800cc6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc70:	f003 0301 	and.w	r3, r3, #1
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d00b      	beq.n	800cc90 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	2202      	movs	r2, #2
 800cc7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc86:	f043 0204 	orr.w	r2, r3, #4
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cc90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc94:	f003 0304 	and.w	r3, r3, #4
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d011      	beq.n	800ccc0 <HAL_UART_IRQHandler+0x128>
 800cc9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cca0:	f003 0301 	and.w	r3, r3, #1
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d00b      	beq.n	800ccc0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	2204      	movs	r2, #4
 800ccae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccb6:	f043 0202 	orr.w	r2, r3, #2
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ccc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ccc4:	f003 0308 	and.w	r3, r3, #8
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d017      	beq.n	800ccfc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cccc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ccd0:	f003 0320 	and.w	r3, r3, #32
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d105      	bne.n	800cce4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ccd8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ccdc:	4b5c      	ldr	r3, [pc, #368]	@ (800ce50 <HAL_UART_IRQHandler+0x2b8>)
 800ccde:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d00b      	beq.n	800ccfc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	2208      	movs	r2, #8
 800ccea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccf2:	f043 0208 	orr.w	r2, r3, #8
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ccfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d012      	beq.n	800cd2e <HAL_UART_IRQHandler+0x196>
 800cd08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d00c      	beq.n	800cd2e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cd1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd24:	f043 0220 	orr.w	r2, r3, #32
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	f000 82f9 	beq.w	800d32c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800cd3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cd3e:	f003 0320 	and.w	r3, r3, #32
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d013      	beq.n	800cd6e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800cd46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cd4a:	f003 0320 	and.w	r3, r3, #32
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d105      	bne.n	800cd5e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800cd52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cd56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d007      	beq.n	800cd6e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d003      	beq.n	800cd6e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	689b      	ldr	r3, [r3, #8]
 800cd7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd82:	2b40      	cmp	r3, #64	@ 0x40
 800cd84:	d005      	beq.n	800cd92 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cd86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cd8a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d054      	beq.n	800ce3c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f001 faf4 	bl	800e380 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	689b      	ldr	r3, [r3, #8]
 800cd9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cda2:	2b40      	cmp	r3, #64	@ 0x40
 800cda4:	d146      	bne.n	800ce34 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	3308      	adds	r3, #8
 800cdac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cdb4:	e853 3f00 	ldrex	r3, [r3]
 800cdb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800cdbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cdc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	3308      	adds	r3, #8
 800cdce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cdd2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cdd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cdde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cde2:	e841 2300 	strex	r3, r2, [r1]
 800cde6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cdea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d1d9      	bne.n	800cda6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d017      	beq.n	800ce2c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce02:	4a15      	ldr	r2, [pc, #84]	@ (800ce58 <HAL_UART_IRQHandler+0x2c0>)
 800ce04:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f7f8 ff5b 	bl	8005cc8 <HAL_DMA_Abort_IT>
 800ce12:	4603      	mov	r3, r0
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d019      	beq.n	800ce4c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce20:	687a      	ldr	r2, [r7, #4]
 800ce22:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ce26:	4610      	mov	r0, r2
 800ce28:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce2a:	e00f      	b.n	800ce4c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f7f5 fe13 	bl	8002a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce32:	e00b      	b.n	800ce4c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f7f5 fe0f 	bl	8002a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce3a:	e007      	b.n	800ce4c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f7f5 fe0b 	bl	8002a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2200      	movs	r2, #0
 800ce46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ce4a:	e26f      	b.n	800d32c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce4c:	bf00      	nop
    return;
 800ce4e:	e26d      	b.n	800d32c <HAL_UART_IRQHandler+0x794>
 800ce50:	10000001 	.word	0x10000001
 800ce54:	04000120 	.word	0x04000120
 800ce58:	0800e633 	.word	0x0800e633

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce60:	2b01      	cmp	r3, #1
 800ce62:	f040 8203 	bne.w	800d26c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ce66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce6a:	f003 0310 	and.w	r3, r3, #16
 800ce6e:	2b00      	cmp	r3, #0
 800ce70:	f000 81fc 	beq.w	800d26c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ce74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ce78:	f003 0310 	and.w	r3, r3, #16
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	f000 81f5 	beq.w	800d26c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	2210      	movs	r2, #16
 800ce88:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	689b      	ldr	r3, [r3, #8]
 800ce90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce94:	2b40      	cmp	r3, #64	@ 0x40
 800ce96:	f040 816d 	bne.w	800d174 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	4aa4      	ldr	r2, [pc, #656]	@ (800d134 <HAL_UART_IRQHandler+0x59c>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d068      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	4aa1      	ldr	r2, [pc, #644]	@ (800d138 <HAL_UART_IRQHandler+0x5a0>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d061      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	4a9f      	ldr	r2, [pc, #636]	@ (800d13c <HAL_UART_IRQHandler+0x5a4>)
 800cec0:	4293      	cmp	r3, r2
 800cec2:	d05a      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	4a9c      	ldr	r2, [pc, #624]	@ (800d140 <HAL_UART_IRQHandler+0x5a8>)
 800cece:	4293      	cmp	r3, r2
 800ced0:	d053      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	4a9a      	ldr	r2, [pc, #616]	@ (800d144 <HAL_UART_IRQHandler+0x5ac>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d04c      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	4a97      	ldr	r2, [pc, #604]	@ (800d148 <HAL_UART_IRQHandler+0x5b0>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d045      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	4a95      	ldr	r2, [pc, #596]	@ (800d14c <HAL_UART_IRQHandler+0x5b4>)
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d03e      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a92      	ldr	r2, [pc, #584]	@ (800d150 <HAL_UART_IRQHandler+0x5b8>)
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d037      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	4a90      	ldr	r2, [pc, #576]	@ (800d154 <HAL_UART_IRQHandler+0x5bc>)
 800cf14:	4293      	cmp	r3, r2
 800cf16:	d030      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	4a8d      	ldr	r2, [pc, #564]	@ (800d158 <HAL_UART_IRQHandler+0x5c0>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d029      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	4a8b      	ldr	r2, [pc, #556]	@ (800d15c <HAL_UART_IRQHandler+0x5c4>)
 800cf30:	4293      	cmp	r3, r2
 800cf32:	d022      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4a88      	ldr	r2, [pc, #544]	@ (800d160 <HAL_UART_IRQHandler+0x5c8>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d01b      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	4a86      	ldr	r2, [pc, #536]	@ (800d164 <HAL_UART_IRQHandler+0x5cc>)
 800cf4c:	4293      	cmp	r3, r2
 800cf4e:	d014      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	4a83      	ldr	r2, [pc, #524]	@ (800d168 <HAL_UART_IRQHandler+0x5d0>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d00d      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	4a81      	ldr	r2, [pc, #516]	@ (800d16c <HAL_UART_IRQHandler+0x5d4>)
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d006      	beq.n	800cf7a <HAL_UART_IRQHandler+0x3e2>
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	4a7e      	ldr	r2, [pc, #504]	@ (800d170 <HAL_UART_IRQHandler+0x5d8>)
 800cf76:	4293      	cmp	r3, r2
 800cf78:	d106      	bne.n	800cf88 <HAL_UART_IRQHandler+0x3f0>
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	685b      	ldr	r3, [r3, #4]
 800cf84:	b29b      	uxth	r3, r3
 800cf86:	e005      	b.n	800cf94 <HAL_UART_IRQHandler+0x3fc>
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	685b      	ldr	r3, [r3, #4]
 800cf92:	b29b      	uxth	r3, r3
 800cf94:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cf98:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	f000 80ad 	beq.w	800d0fc <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cfa8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cfac:	429a      	cmp	r2, r3
 800cfae:	f080 80a5 	bcs.w	800d0fc <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cfb8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cfc2:	69db      	ldr	r3, [r3, #28]
 800cfc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cfc8:	f000 8087 	beq.w	800d0da <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	681b      	ldr	r3, [r3, #0]
 800cfd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cfd8:	e853 3f00 	ldrex	r3, [r3]
 800cfdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cfe0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cfe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cfe8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	461a      	mov	r2, r3
 800cff2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cff6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cffa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cffe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d002:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d006:	e841 2300 	strex	r3, r2, [r1]
 800d00a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800d00e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d012:	2b00      	cmp	r3, #0
 800d014:	d1da      	bne.n	800cfcc <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	3308      	adds	r3, #8
 800d01c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d01e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d020:	e853 3f00 	ldrex	r3, [r3]
 800d024:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d026:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d028:	f023 0301 	bic.w	r3, r3, #1
 800d02c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	3308      	adds	r3, #8
 800d036:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d03a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d03e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d040:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d042:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d046:	e841 2300 	strex	r3, r2, [r1]
 800d04a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d04c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d1e1      	bne.n	800d016 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	3308      	adds	r3, #8
 800d058:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d05a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d05c:	e853 3f00 	ldrex	r3, [r3]
 800d060:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d064:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d068:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	3308      	adds	r3, #8
 800d072:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d076:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d078:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d07a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d07c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d07e:	e841 2300 	strex	r3, r2, [r1]
 800d082:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d084:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d086:	2b00      	cmp	r3, #0
 800d088:	d1e3      	bne.n	800d052 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2220      	movs	r2, #32
 800d08e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2200      	movs	r2, #0
 800d096:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d09e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0a0:	e853 3f00 	ldrex	r3, [r3]
 800d0a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d0a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0a8:	f023 0310 	bic.w	r3, r3, #16
 800d0ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	461a      	mov	r2, r3
 800d0b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d0bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d0c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d0c2:	e841 2300 	strex	r3, r2, [r1]
 800d0c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d0c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d1e4      	bne.n	800d098 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	f7f8 fad9 	bl	800568c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2202      	movs	r2, #2
 800d0de:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d0ec:	b29b      	uxth	r3, r3
 800d0ee:	1ad3      	subs	r3, r2, r3
 800d0f0:	b29b      	uxth	r3, r3
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	6878      	ldr	r0, [r7, #4]
 800d0f6:	f7f5 fc31 	bl	800295c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d0fa:	e119      	b.n	800d330 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d102:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800d106:	429a      	cmp	r2, r3
 800d108:	f040 8112 	bne.w	800d330 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d112:	69db      	ldr	r3, [r3, #28]
 800d114:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d118:	f040 810a 	bne.w	800d330 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	2202      	movs	r2, #2
 800d120:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d128:	4619      	mov	r1, r3
 800d12a:	6878      	ldr	r0, [r7, #4]
 800d12c:	f7f5 fc16 	bl	800295c <HAL_UARTEx_RxEventCallback>
      return;
 800d130:	e0fe      	b.n	800d330 <HAL_UART_IRQHandler+0x798>
 800d132:	bf00      	nop
 800d134:	40020010 	.word	0x40020010
 800d138:	40020028 	.word	0x40020028
 800d13c:	40020040 	.word	0x40020040
 800d140:	40020058 	.word	0x40020058
 800d144:	40020070 	.word	0x40020070
 800d148:	40020088 	.word	0x40020088
 800d14c:	400200a0 	.word	0x400200a0
 800d150:	400200b8 	.word	0x400200b8
 800d154:	40020410 	.word	0x40020410
 800d158:	40020428 	.word	0x40020428
 800d15c:	40020440 	.word	0x40020440
 800d160:	40020458 	.word	0x40020458
 800d164:	40020470 	.word	0x40020470
 800d168:	40020488 	.word	0x40020488
 800d16c:	400204a0 	.word	0x400204a0
 800d170:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d180:	b29b      	uxth	r3, r3
 800d182:	1ad3      	subs	r3, r2, r3
 800d184:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d18e:	b29b      	uxth	r3, r3
 800d190:	2b00      	cmp	r3, #0
 800d192:	f000 80cf 	beq.w	800d334 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800d196:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	f000 80ca 	beq.w	800d334 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1a8:	e853 3f00 	ldrex	r3, [r3]
 800d1ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d1ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d1b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	461a      	mov	r2, r3
 800d1be:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800d1c2:	647b      	str	r3, [r7, #68]	@ 0x44
 800d1c4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d1c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d1ca:	e841 2300 	strex	r3, r2, [r1]
 800d1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d1d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d1e4      	bne.n	800d1a0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	3308      	adds	r3, #8
 800d1dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e0:	e853 3f00 	ldrex	r3, [r3]
 800d1e4:	623b      	str	r3, [r7, #32]
   return(result);
 800d1e6:	6a3a      	ldr	r2, [r7, #32]
 800d1e8:	4b55      	ldr	r3, [pc, #340]	@ (800d340 <HAL_UART_IRQHandler+0x7a8>)
 800d1ea:	4013      	ands	r3, r2
 800d1ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	3308      	adds	r3, #8
 800d1f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800d1fa:	633a      	str	r2, [r7, #48]	@ 0x30
 800d1fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d202:	e841 2300 	strex	r3, r2, [r1]
 800d206:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d1e3      	bne.n	800d1d6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	2220      	movs	r2, #32
 800d212:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	2200      	movs	r2, #0
 800d21a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	2200      	movs	r2, #0
 800d220:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d228:	693b      	ldr	r3, [r7, #16]
 800d22a:	e853 3f00 	ldrex	r3, [r3]
 800d22e:	60fb      	str	r3, [r7, #12]
   return(result);
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	f023 0310 	bic.w	r3, r3, #16
 800d236:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	461a      	mov	r2, r3
 800d240:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800d244:	61fb      	str	r3, [r7, #28]
 800d246:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d248:	69b9      	ldr	r1, [r7, #24]
 800d24a:	69fa      	ldr	r2, [r7, #28]
 800d24c:	e841 2300 	strex	r3, r2, [r1]
 800d250:	617b      	str	r3, [r7, #20]
   return(result);
 800d252:	697b      	ldr	r3, [r7, #20]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d1e4      	bne.n	800d222 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2202      	movs	r2, #2
 800d25c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d25e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800d262:	4619      	mov	r1, r3
 800d264:	6878      	ldr	r0, [r7, #4]
 800d266:	f7f5 fb79 	bl	800295c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d26a:	e063      	b.n	800d334 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d26c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d270:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d274:	2b00      	cmp	r3, #0
 800d276:	d00e      	beq.n	800d296 <HAL_UART_IRQHandler+0x6fe>
 800d278:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d27c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d280:	2b00      	cmp	r3, #0
 800d282:	d008      	beq.n	800d296 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d28c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f001 fbae 	bl	800e9f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d294:	e051      	b.n	800d33a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d29a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d014      	beq.n	800d2cc <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d2a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d2a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d105      	bne.n	800d2ba <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d2ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800d2b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d008      	beq.n	800d2cc <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d03a      	beq.n	800d338 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	4798      	blx	r3
    }
    return;
 800d2ca:	e035      	b.n	800d338 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d2cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d2d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d009      	beq.n	800d2ec <HAL_UART_IRQHandler+0x754>
 800d2d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d2dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d003      	beq.n	800d2ec <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f001 fb58 	bl	800e99a <UART_EndTransmit_IT>
    return;
 800d2ea:	e026      	b.n	800d33a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d2ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d2f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d009      	beq.n	800d30c <HAL_UART_IRQHandler+0x774>
 800d2f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d2fc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d300:	2b00      	cmp	r3, #0
 800d302:	d003      	beq.n	800d30c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	f001 fb87 	bl	800ea18 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d30a:	e016      	b.n	800d33a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d30c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800d310:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800d314:	2b00      	cmp	r3, #0
 800d316:	d010      	beq.n	800d33a <HAL_UART_IRQHandler+0x7a2>
 800d318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	da0c      	bge.n	800d33a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d320:	6878      	ldr	r0, [r7, #4]
 800d322:	f001 fb6f 	bl	800ea04 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800d326:	e008      	b.n	800d33a <HAL_UART_IRQHandler+0x7a2>
      return;
 800d328:	bf00      	nop
 800d32a:	e006      	b.n	800d33a <HAL_UART_IRQHandler+0x7a2>
    return;
 800d32c:	bf00      	nop
 800d32e:	e004      	b.n	800d33a <HAL_UART_IRQHandler+0x7a2>
      return;
 800d330:	bf00      	nop
 800d332:	e002      	b.n	800d33a <HAL_UART_IRQHandler+0x7a2>
      return;
 800d334:	bf00      	nop
 800d336:	e000      	b.n	800d33a <HAL_UART_IRQHandler+0x7a2>
    return;
 800d338:	bf00      	nop
  }
}
 800d33a:	37e8      	adds	r7, #232	@ 0xe8
 800d33c:	46bd      	mov	sp, r7
 800d33e:	bd80      	pop	{r7, pc}
 800d340:	effffffe 	.word	0xeffffffe

0800d344 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d344:	b480      	push	{r7}
 800d346:	b083      	sub	sp, #12
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800d34c:	bf00      	nop
 800d34e:	370c      	adds	r7, #12
 800d350:	46bd      	mov	sp, r7
 800d352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d356:	4770      	bx	lr

0800d358 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d358:	b480      	push	{r7}
 800d35a:	b083      	sub	sp, #12
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d360:	bf00      	nop
 800d362:	370c      	adds	r7, #12
 800d364:	46bd      	mov	sp, r7
 800d366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36a:	4770      	bx	lr

0800d36c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d36c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d370:	b092      	sub	sp, #72	@ 0x48
 800d372:	af00      	add	r7, sp, #0
 800d374:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d376:	2300      	movs	r3, #0
 800d378:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d37c:	697b      	ldr	r3, [r7, #20]
 800d37e:	689a      	ldr	r2, [r3, #8]
 800d380:	697b      	ldr	r3, [r7, #20]
 800d382:	691b      	ldr	r3, [r3, #16]
 800d384:	431a      	orrs	r2, r3
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	695b      	ldr	r3, [r3, #20]
 800d38a:	431a      	orrs	r2, r3
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	69db      	ldr	r3, [r3, #28]
 800d390:	4313      	orrs	r3, r2
 800d392:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	681a      	ldr	r2, [r3, #0]
 800d39a:	4bbe      	ldr	r3, [pc, #760]	@ (800d694 <UART_SetConfig+0x328>)
 800d39c:	4013      	ands	r3, r2
 800d39e:	697a      	ldr	r2, [r7, #20]
 800d3a0:	6812      	ldr	r2, [r2, #0]
 800d3a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d3a4:	430b      	orrs	r3, r1
 800d3a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d3a8:	697b      	ldr	r3, [r7, #20]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	685b      	ldr	r3, [r3, #4]
 800d3ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d3b2:	697b      	ldr	r3, [r7, #20]
 800d3b4:	68da      	ldr	r2, [r3, #12]
 800d3b6:	697b      	ldr	r3, [r7, #20]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	430a      	orrs	r2, r1
 800d3bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d3be:	697b      	ldr	r3, [r7, #20]
 800d3c0:	699b      	ldr	r3, [r3, #24]
 800d3c2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d3c4:	697b      	ldr	r3, [r7, #20]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	4ab3      	ldr	r2, [pc, #716]	@ (800d698 <UART_SetConfig+0x32c>)
 800d3ca:	4293      	cmp	r3, r2
 800d3cc:	d004      	beq.n	800d3d8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d3ce:	697b      	ldr	r3, [r7, #20]
 800d3d0:	6a1b      	ldr	r3, [r3, #32]
 800d3d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d3d4:	4313      	orrs	r3, r2
 800d3d6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d3d8:	697b      	ldr	r3, [r7, #20]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	689a      	ldr	r2, [r3, #8]
 800d3de:	4baf      	ldr	r3, [pc, #700]	@ (800d69c <UART_SetConfig+0x330>)
 800d3e0:	4013      	ands	r3, r2
 800d3e2:	697a      	ldr	r2, [r7, #20]
 800d3e4:	6812      	ldr	r2, [r2, #0]
 800d3e6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d3e8:	430b      	orrs	r3, r1
 800d3ea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d3ec:	697b      	ldr	r3, [r7, #20]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3f2:	f023 010f 	bic.w	r1, r3, #15
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d3fa:	697b      	ldr	r3, [r7, #20]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	430a      	orrs	r2, r1
 800d400:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d402:	697b      	ldr	r3, [r7, #20]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	4aa6      	ldr	r2, [pc, #664]	@ (800d6a0 <UART_SetConfig+0x334>)
 800d408:	4293      	cmp	r3, r2
 800d40a:	d177      	bne.n	800d4fc <UART_SetConfig+0x190>
 800d40c:	4ba5      	ldr	r3, [pc, #660]	@ (800d6a4 <UART_SetConfig+0x338>)
 800d40e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d410:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d414:	2b28      	cmp	r3, #40	@ 0x28
 800d416:	d86d      	bhi.n	800d4f4 <UART_SetConfig+0x188>
 800d418:	a201      	add	r2, pc, #4	@ (adr r2, 800d420 <UART_SetConfig+0xb4>)
 800d41a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d41e:	bf00      	nop
 800d420:	0800d4c5 	.word	0x0800d4c5
 800d424:	0800d4f5 	.word	0x0800d4f5
 800d428:	0800d4f5 	.word	0x0800d4f5
 800d42c:	0800d4f5 	.word	0x0800d4f5
 800d430:	0800d4f5 	.word	0x0800d4f5
 800d434:	0800d4f5 	.word	0x0800d4f5
 800d438:	0800d4f5 	.word	0x0800d4f5
 800d43c:	0800d4f5 	.word	0x0800d4f5
 800d440:	0800d4cd 	.word	0x0800d4cd
 800d444:	0800d4f5 	.word	0x0800d4f5
 800d448:	0800d4f5 	.word	0x0800d4f5
 800d44c:	0800d4f5 	.word	0x0800d4f5
 800d450:	0800d4f5 	.word	0x0800d4f5
 800d454:	0800d4f5 	.word	0x0800d4f5
 800d458:	0800d4f5 	.word	0x0800d4f5
 800d45c:	0800d4f5 	.word	0x0800d4f5
 800d460:	0800d4d5 	.word	0x0800d4d5
 800d464:	0800d4f5 	.word	0x0800d4f5
 800d468:	0800d4f5 	.word	0x0800d4f5
 800d46c:	0800d4f5 	.word	0x0800d4f5
 800d470:	0800d4f5 	.word	0x0800d4f5
 800d474:	0800d4f5 	.word	0x0800d4f5
 800d478:	0800d4f5 	.word	0x0800d4f5
 800d47c:	0800d4f5 	.word	0x0800d4f5
 800d480:	0800d4dd 	.word	0x0800d4dd
 800d484:	0800d4f5 	.word	0x0800d4f5
 800d488:	0800d4f5 	.word	0x0800d4f5
 800d48c:	0800d4f5 	.word	0x0800d4f5
 800d490:	0800d4f5 	.word	0x0800d4f5
 800d494:	0800d4f5 	.word	0x0800d4f5
 800d498:	0800d4f5 	.word	0x0800d4f5
 800d49c:	0800d4f5 	.word	0x0800d4f5
 800d4a0:	0800d4e5 	.word	0x0800d4e5
 800d4a4:	0800d4f5 	.word	0x0800d4f5
 800d4a8:	0800d4f5 	.word	0x0800d4f5
 800d4ac:	0800d4f5 	.word	0x0800d4f5
 800d4b0:	0800d4f5 	.word	0x0800d4f5
 800d4b4:	0800d4f5 	.word	0x0800d4f5
 800d4b8:	0800d4f5 	.word	0x0800d4f5
 800d4bc:	0800d4f5 	.word	0x0800d4f5
 800d4c0:	0800d4ed 	.word	0x0800d4ed
 800d4c4:	2301      	movs	r3, #1
 800d4c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4ca:	e222      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d4cc:	2304      	movs	r3, #4
 800d4ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4d2:	e21e      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d4d4:	2308      	movs	r3, #8
 800d4d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4da:	e21a      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d4dc:	2310      	movs	r3, #16
 800d4de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4e2:	e216      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d4e4:	2320      	movs	r3, #32
 800d4e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4ea:	e212      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d4ec:	2340      	movs	r3, #64	@ 0x40
 800d4ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4f2:	e20e      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d4f4:	2380      	movs	r3, #128	@ 0x80
 800d4f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4fa:	e20a      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d4fc:	697b      	ldr	r3, [r7, #20]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	4a69      	ldr	r2, [pc, #420]	@ (800d6a8 <UART_SetConfig+0x33c>)
 800d502:	4293      	cmp	r3, r2
 800d504:	d130      	bne.n	800d568 <UART_SetConfig+0x1fc>
 800d506:	4b67      	ldr	r3, [pc, #412]	@ (800d6a4 <UART_SetConfig+0x338>)
 800d508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d50a:	f003 0307 	and.w	r3, r3, #7
 800d50e:	2b05      	cmp	r3, #5
 800d510:	d826      	bhi.n	800d560 <UART_SetConfig+0x1f4>
 800d512:	a201      	add	r2, pc, #4	@ (adr r2, 800d518 <UART_SetConfig+0x1ac>)
 800d514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d518:	0800d531 	.word	0x0800d531
 800d51c:	0800d539 	.word	0x0800d539
 800d520:	0800d541 	.word	0x0800d541
 800d524:	0800d549 	.word	0x0800d549
 800d528:	0800d551 	.word	0x0800d551
 800d52c:	0800d559 	.word	0x0800d559
 800d530:	2300      	movs	r3, #0
 800d532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d536:	e1ec      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d538:	2304      	movs	r3, #4
 800d53a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d53e:	e1e8      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d540:	2308      	movs	r3, #8
 800d542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d546:	e1e4      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d548:	2310      	movs	r3, #16
 800d54a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d54e:	e1e0      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d550:	2320      	movs	r3, #32
 800d552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d556:	e1dc      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d558:	2340      	movs	r3, #64	@ 0x40
 800d55a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d55e:	e1d8      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d560:	2380      	movs	r3, #128	@ 0x80
 800d562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d566:	e1d4      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d568:	697b      	ldr	r3, [r7, #20]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	4a4f      	ldr	r2, [pc, #316]	@ (800d6ac <UART_SetConfig+0x340>)
 800d56e:	4293      	cmp	r3, r2
 800d570:	d130      	bne.n	800d5d4 <UART_SetConfig+0x268>
 800d572:	4b4c      	ldr	r3, [pc, #304]	@ (800d6a4 <UART_SetConfig+0x338>)
 800d574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d576:	f003 0307 	and.w	r3, r3, #7
 800d57a:	2b05      	cmp	r3, #5
 800d57c:	d826      	bhi.n	800d5cc <UART_SetConfig+0x260>
 800d57e:	a201      	add	r2, pc, #4	@ (adr r2, 800d584 <UART_SetConfig+0x218>)
 800d580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d584:	0800d59d 	.word	0x0800d59d
 800d588:	0800d5a5 	.word	0x0800d5a5
 800d58c:	0800d5ad 	.word	0x0800d5ad
 800d590:	0800d5b5 	.word	0x0800d5b5
 800d594:	0800d5bd 	.word	0x0800d5bd
 800d598:	0800d5c5 	.word	0x0800d5c5
 800d59c:	2300      	movs	r3, #0
 800d59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5a2:	e1b6      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d5a4:	2304      	movs	r3, #4
 800d5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5aa:	e1b2      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d5ac:	2308      	movs	r3, #8
 800d5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5b2:	e1ae      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d5b4:	2310      	movs	r3, #16
 800d5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ba:	e1aa      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d5bc:	2320      	movs	r3, #32
 800d5be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5c2:	e1a6      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d5c4:	2340      	movs	r3, #64	@ 0x40
 800d5c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ca:	e1a2      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d5cc:	2380      	movs	r3, #128	@ 0x80
 800d5ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5d2:	e19e      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d5d4:	697b      	ldr	r3, [r7, #20]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	4a35      	ldr	r2, [pc, #212]	@ (800d6b0 <UART_SetConfig+0x344>)
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d130      	bne.n	800d640 <UART_SetConfig+0x2d4>
 800d5de:	4b31      	ldr	r3, [pc, #196]	@ (800d6a4 <UART_SetConfig+0x338>)
 800d5e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5e2:	f003 0307 	and.w	r3, r3, #7
 800d5e6:	2b05      	cmp	r3, #5
 800d5e8:	d826      	bhi.n	800d638 <UART_SetConfig+0x2cc>
 800d5ea:	a201      	add	r2, pc, #4	@ (adr r2, 800d5f0 <UART_SetConfig+0x284>)
 800d5ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5f0:	0800d609 	.word	0x0800d609
 800d5f4:	0800d611 	.word	0x0800d611
 800d5f8:	0800d619 	.word	0x0800d619
 800d5fc:	0800d621 	.word	0x0800d621
 800d600:	0800d629 	.word	0x0800d629
 800d604:	0800d631 	.word	0x0800d631
 800d608:	2300      	movs	r3, #0
 800d60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d60e:	e180      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d610:	2304      	movs	r3, #4
 800d612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d616:	e17c      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d618:	2308      	movs	r3, #8
 800d61a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d61e:	e178      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d620:	2310      	movs	r3, #16
 800d622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d626:	e174      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d628:	2320      	movs	r3, #32
 800d62a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d62e:	e170      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d630:	2340      	movs	r3, #64	@ 0x40
 800d632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d636:	e16c      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d638:	2380      	movs	r3, #128	@ 0x80
 800d63a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d63e:	e168      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d640:	697b      	ldr	r3, [r7, #20]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	4a1b      	ldr	r2, [pc, #108]	@ (800d6b4 <UART_SetConfig+0x348>)
 800d646:	4293      	cmp	r3, r2
 800d648:	d142      	bne.n	800d6d0 <UART_SetConfig+0x364>
 800d64a:	4b16      	ldr	r3, [pc, #88]	@ (800d6a4 <UART_SetConfig+0x338>)
 800d64c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d64e:	f003 0307 	and.w	r3, r3, #7
 800d652:	2b05      	cmp	r3, #5
 800d654:	d838      	bhi.n	800d6c8 <UART_SetConfig+0x35c>
 800d656:	a201      	add	r2, pc, #4	@ (adr r2, 800d65c <UART_SetConfig+0x2f0>)
 800d658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d65c:	0800d675 	.word	0x0800d675
 800d660:	0800d67d 	.word	0x0800d67d
 800d664:	0800d685 	.word	0x0800d685
 800d668:	0800d68d 	.word	0x0800d68d
 800d66c:	0800d6b9 	.word	0x0800d6b9
 800d670:	0800d6c1 	.word	0x0800d6c1
 800d674:	2300      	movs	r3, #0
 800d676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d67a:	e14a      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d67c:	2304      	movs	r3, #4
 800d67e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d682:	e146      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d684:	2308      	movs	r3, #8
 800d686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d68a:	e142      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d68c:	2310      	movs	r3, #16
 800d68e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d692:	e13e      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d694:	cfff69f3 	.word	0xcfff69f3
 800d698:	58000c00 	.word	0x58000c00
 800d69c:	11fff4ff 	.word	0x11fff4ff
 800d6a0:	40011000 	.word	0x40011000
 800d6a4:	58024400 	.word	0x58024400
 800d6a8:	40004400 	.word	0x40004400
 800d6ac:	40004800 	.word	0x40004800
 800d6b0:	40004c00 	.word	0x40004c00
 800d6b4:	40005000 	.word	0x40005000
 800d6b8:	2320      	movs	r3, #32
 800d6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6be:	e128      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d6c0:	2340      	movs	r3, #64	@ 0x40
 800d6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6c6:	e124      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d6c8:	2380      	movs	r3, #128	@ 0x80
 800d6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d6ce:	e120      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d6d0:	697b      	ldr	r3, [r7, #20]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	4acb      	ldr	r2, [pc, #812]	@ (800da04 <UART_SetConfig+0x698>)
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d176      	bne.n	800d7c8 <UART_SetConfig+0x45c>
 800d6da:	4bcb      	ldr	r3, [pc, #812]	@ (800da08 <UART_SetConfig+0x69c>)
 800d6dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d6de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d6e2:	2b28      	cmp	r3, #40	@ 0x28
 800d6e4:	d86c      	bhi.n	800d7c0 <UART_SetConfig+0x454>
 800d6e6:	a201      	add	r2, pc, #4	@ (adr r2, 800d6ec <UART_SetConfig+0x380>)
 800d6e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6ec:	0800d791 	.word	0x0800d791
 800d6f0:	0800d7c1 	.word	0x0800d7c1
 800d6f4:	0800d7c1 	.word	0x0800d7c1
 800d6f8:	0800d7c1 	.word	0x0800d7c1
 800d6fc:	0800d7c1 	.word	0x0800d7c1
 800d700:	0800d7c1 	.word	0x0800d7c1
 800d704:	0800d7c1 	.word	0x0800d7c1
 800d708:	0800d7c1 	.word	0x0800d7c1
 800d70c:	0800d799 	.word	0x0800d799
 800d710:	0800d7c1 	.word	0x0800d7c1
 800d714:	0800d7c1 	.word	0x0800d7c1
 800d718:	0800d7c1 	.word	0x0800d7c1
 800d71c:	0800d7c1 	.word	0x0800d7c1
 800d720:	0800d7c1 	.word	0x0800d7c1
 800d724:	0800d7c1 	.word	0x0800d7c1
 800d728:	0800d7c1 	.word	0x0800d7c1
 800d72c:	0800d7a1 	.word	0x0800d7a1
 800d730:	0800d7c1 	.word	0x0800d7c1
 800d734:	0800d7c1 	.word	0x0800d7c1
 800d738:	0800d7c1 	.word	0x0800d7c1
 800d73c:	0800d7c1 	.word	0x0800d7c1
 800d740:	0800d7c1 	.word	0x0800d7c1
 800d744:	0800d7c1 	.word	0x0800d7c1
 800d748:	0800d7c1 	.word	0x0800d7c1
 800d74c:	0800d7a9 	.word	0x0800d7a9
 800d750:	0800d7c1 	.word	0x0800d7c1
 800d754:	0800d7c1 	.word	0x0800d7c1
 800d758:	0800d7c1 	.word	0x0800d7c1
 800d75c:	0800d7c1 	.word	0x0800d7c1
 800d760:	0800d7c1 	.word	0x0800d7c1
 800d764:	0800d7c1 	.word	0x0800d7c1
 800d768:	0800d7c1 	.word	0x0800d7c1
 800d76c:	0800d7b1 	.word	0x0800d7b1
 800d770:	0800d7c1 	.word	0x0800d7c1
 800d774:	0800d7c1 	.word	0x0800d7c1
 800d778:	0800d7c1 	.word	0x0800d7c1
 800d77c:	0800d7c1 	.word	0x0800d7c1
 800d780:	0800d7c1 	.word	0x0800d7c1
 800d784:	0800d7c1 	.word	0x0800d7c1
 800d788:	0800d7c1 	.word	0x0800d7c1
 800d78c:	0800d7b9 	.word	0x0800d7b9
 800d790:	2301      	movs	r3, #1
 800d792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d796:	e0bc      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d798:	2304      	movs	r3, #4
 800d79a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d79e:	e0b8      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d7a0:	2308      	movs	r3, #8
 800d7a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7a6:	e0b4      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d7a8:	2310      	movs	r3, #16
 800d7aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7ae:	e0b0      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d7b0:	2320      	movs	r3, #32
 800d7b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7b6:	e0ac      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d7b8:	2340      	movs	r3, #64	@ 0x40
 800d7ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7be:	e0a8      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d7c0:	2380      	movs	r3, #128	@ 0x80
 800d7c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7c6:	e0a4      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	4a8f      	ldr	r2, [pc, #572]	@ (800da0c <UART_SetConfig+0x6a0>)
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	d130      	bne.n	800d834 <UART_SetConfig+0x4c8>
 800d7d2:	4b8d      	ldr	r3, [pc, #564]	@ (800da08 <UART_SetConfig+0x69c>)
 800d7d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7d6:	f003 0307 	and.w	r3, r3, #7
 800d7da:	2b05      	cmp	r3, #5
 800d7dc:	d826      	bhi.n	800d82c <UART_SetConfig+0x4c0>
 800d7de:	a201      	add	r2, pc, #4	@ (adr r2, 800d7e4 <UART_SetConfig+0x478>)
 800d7e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7e4:	0800d7fd 	.word	0x0800d7fd
 800d7e8:	0800d805 	.word	0x0800d805
 800d7ec:	0800d80d 	.word	0x0800d80d
 800d7f0:	0800d815 	.word	0x0800d815
 800d7f4:	0800d81d 	.word	0x0800d81d
 800d7f8:	0800d825 	.word	0x0800d825
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d802:	e086      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d804:	2304      	movs	r3, #4
 800d806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d80a:	e082      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d80c:	2308      	movs	r3, #8
 800d80e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d812:	e07e      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d814:	2310      	movs	r3, #16
 800d816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d81a:	e07a      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d81c:	2320      	movs	r3, #32
 800d81e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d822:	e076      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d824:	2340      	movs	r3, #64	@ 0x40
 800d826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d82a:	e072      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d82c:	2380      	movs	r3, #128	@ 0x80
 800d82e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d832:	e06e      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d834:	697b      	ldr	r3, [r7, #20]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	4a75      	ldr	r2, [pc, #468]	@ (800da10 <UART_SetConfig+0x6a4>)
 800d83a:	4293      	cmp	r3, r2
 800d83c:	d130      	bne.n	800d8a0 <UART_SetConfig+0x534>
 800d83e:	4b72      	ldr	r3, [pc, #456]	@ (800da08 <UART_SetConfig+0x69c>)
 800d840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d842:	f003 0307 	and.w	r3, r3, #7
 800d846:	2b05      	cmp	r3, #5
 800d848:	d826      	bhi.n	800d898 <UART_SetConfig+0x52c>
 800d84a:	a201      	add	r2, pc, #4	@ (adr r2, 800d850 <UART_SetConfig+0x4e4>)
 800d84c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d850:	0800d869 	.word	0x0800d869
 800d854:	0800d871 	.word	0x0800d871
 800d858:	0800d879 	.word	0x0800d879
 800d85c:	0800d881 	.word	0x0800d881
 800d860:	0800d889 	.word	0x0800d889
 800d864:	0800d891 	.word	0x0800d891
 800d868:	2300      	movs	r3, #0
 800d86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d86e:	e050      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d870:	2304      	movs	r3, #4
 800d872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d876:	e04c      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d878:	2308      	movs	r3, #8
 800d87a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d87e:	e048      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d880:	2310      	movs	r3, #16
 800d882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d886:	e044      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d888:	2320      	movs	r3, #32
 800d88a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d88e:	e040      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d890:	2340      	movs	r3, #64	@ 0x40
 800d892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d896:	e03c      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d898:	2380      	movs	r3, #128	@ 0x80
 800d89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d89e:	e038      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d8a0:	697b      	ldr	r3, [r7, #20]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	4a5b      	ldr	r2, [pc, #364]	@ (800da14 <UART_SetConfig+0x6a8>)
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d130      	bne.n	800d90c <UART_SetConfig+0x5a0>
 800d8aa:	4b57      	ldr	r3, [pc, #348]	@ (800da08 <UART_SetConfig+0x69c>)
 800d8ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d8ae:	f003 0307 	and.w	r3, r3, #7
 800d8b2:	2b05      	cmp	r3, #5
 800d8b4:	d826      	bhi.n	800d904 <UART_SetConfig+0x598>
 800d8b6:	a201      	add	r2, pc, #4	@ (adr r2, 800d8bc <UART_SetConfig+0x550>)
 800d8b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8bc:	0800d8d5 	.word	0x0800d8d5
 800d8c0:	0800d8dd 	.word	0x0800d8dd
 800d8c4:	0800d8e5 	.word	0x0800d8e5
 800d8c8:	0800d8ed 	.word	0x0800d8ed
 800d8cc:	0800d8f5 	.word	0x0800d8f5
 800d8d0:	0800d8fd 	.word	0x0800d8fd
 800d8d4:	2302      	movs	r3, #2
 800d8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8da:	e01a      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d8dc:	2304      	movs	r3, #4
 800d8de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8e2:	e016      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d8e4:	2308      	movs	r3, #8
 800d8e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8ea:	e012      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d8ec:	2310      	movs	r3, #16
 800d8ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8f2:	e00e      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d8f4:	2320      	movs	r3, #32
 800d8f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8fa:	e00a      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d8fc:	2340      	movs	r3, #64	@ 0x40
 800d8fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d902:	e006      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d904:	2380      	movs	r3, #128	@ 0x80
 800d906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d90a:	e002      	b.n	800d912 <UART_SetConfig+0x5a6>
 800d90c:	2380      	movs	r3, #128	@ 0x80
 800d90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d912:	697b      	ldr	r3, [r7, #20]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	4a3f      	ldr	r2, [pc, #252]	@ (800da14 <UART_SetConfig+0x6a8>)
 800d918:	4293      	cmp	r3, r2
 800d91a:	f040 80f8 	bne.w	800db0e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d91e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d922:	2b20      	cmp	r3, #32
 800d924:	dc46      	bgt.n	800d9b4 <UART_SetConfig+0x648>
 800d926:	2b02      	cmp	r3, #2
 800d928:	f2c0 8082 	blt.w	800da30 <UART_SetConfig+0x6c4>
 800d92c:	3b02      	subs	r3, #2
 800d92e:	2b1e      	cmp	r3, #30
 800d930:	d87e      	bhi.n	800da30 <UART_SetConfig+0x6c4>
 800d932:	a201      	add	r2, pc, #4	@ (adr r2, 800d938 <UART_SetConfig+0x5cc>)
 800d934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d938:	0800d9bb 	.word	0x0800d9bb
 800d93c:	0800da31 	.word	0x0800da31
 800d940:	0800d9c3 	.word	0x0800d9c3
 800d944:	0800da31 	.word	0x0800da31
 800d948:	0800da31 	.word	0x0800da31
 800d94c:	0800da31 	.word	0x0800da31
 800d950:	0800d9d3 	.word	0x0800d9d3
 800d954:	0800da31 	.word	0x0800da31
 800d958:	0800da31 	.word	0x0800da31
 800d95c:	0800da31 	.word	0x0800da31
 800d960:	0800da31 	.word	0x0800da31
 800d964:	0800da31 	.word	0x0800da31
 800d968:	0800da31 	.word	0x0800da31
 800d96c:	0800da31 	.word	0x0800da31
 800d970:	0800d9e3 	.word	0x0800d9e3
 800d974:	0800da31 	.word	0x0800da31
 800d978:	0800da31 	.word	0x0800da31
 800d97c:	0800da31 	.word	0x0800da31
 800d980:	0800da31 	.word	0x0800da31
 800d984:	0800da31 	.word	0x0800da31
 800d988:	0800da31 	.word	0x0800da31
 800d98c:	0800da31 	.word	0x0800da31
 800d990:	0800da31 	.word	0x0800da31
 800d994:	0800da31 	.word	0x0800da31
 800d998:	0800da31 	.word	0x0800da31
 800d99c:	0800da31 	.word	0x0800da31
 800d9a0:	0800da31 	.word	0x0800da31
 800d9a4:	0800da31 	.word	0x0800da31
 800d9a8:	0800da31 	.word	0x0800da31
 800d9ac:	0800da31 	.word	0x0800da31
 800d9b0:	0800da23 	.word	0x0800da23
 800d9b4:	2b40      	cmp	r3, #64	@ 0x40
 800d9b6:	d037      	beq.n	800da28 <UART_SetConfig+0x6bc>
 800d9b8:	e03a      	b.n	800da30 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d9ba:	f7fd f8c5 	bl	800ab48 <HAL_RCCEx_GetD3PCLK1Freq>
 800d9be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d9c0:	e03c      	b.n	800da3c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d9c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f7fd f8d4 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d9cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9d0:	e034      	b.n	800da3c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d9d2:	f107 0318 	add.w	r3, r7, #24
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	f7fd fa20 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d9dc:	69fb      	ldr	r3, [r7, #28]
 800d9de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9e0:	e02c      	b.n	800da3c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d9e2:	4b09      	ldr	r3, [pc, #36]	@ (800da08 <UART_SetConfig+0x69c>)
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	f003 0320 	and.w	r3, r3, #32
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d016      	beq.n	800da1c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d9ee:	4b06      	ldr	r3, [pc, #24]	@ (800da08 <UART_SetConfig+0x69c>)
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	08db      	lsrs	r3, r3, #3
 800d9f4:	f003 0303 	and.w	r3, r3, #3
 800d9f8:	4a07      	ldr	r2, [pc, #28]	@ (800da18 <UART_SetConfig+0x6ac>)
 800d9fa:	fa22 f303 	lsr.w	r3, r2, r3
 800d9fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800da00:	e01c      	b.n	800da3c <UART_SetConfig+0x6d0>
 800da02:	bf00      	nop
 800da04:	40011400 	.word	0x40011400
 800da08:	58024400 	.word	0x58024400
 800da0c:	40007800 	.word	0x40007800
 800da10:	40007c00 	.word	0x40007c00
 800da14:	58000c00 	.word	0x58000c00
 800da18:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800da1c:	4b9d      	ldr	r3, [pc, #628]	@ (800dc94 <UART_SetConfig+0x928>)
 800da1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da20:	e00c      	b.n	800da3c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800da22:	4b9d      	ldr	r3, [pc, #628]	@ (800dc98 <UART_SetConfig+0x92c>)
 800da24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da26:	e009      	b.n	800da3c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800da28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800da2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800da2e:	e005      	b.n	800da3c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800da30:	2300      	movs	r3, #0
 800da32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800da34:	2301      	movs	r3, #1
 800da36:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800da3a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800da3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da3e:	2b00      	cmp	r3, #0
 800da40:	f000 81de 	beq.w	800de00 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800da44:	697b      	ldr	r3, [r7, #20]
 800da46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da48:	4a94      	ldr	r2, [pc, #592]	@ (800dc9c <UART_SetConfig+0x930>)
 800da4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da4e:	461a      	mov	r2, r3
 800da50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da52:	fbb3 f3f2 	udiv	r3, r3, r2
 800da56:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da58:	697b      	ldr	r3, [r7, #20]
 800da5a:	685a      	ldr	r2, [r3, #4]
 800da5c:	4613      	mov	r3, r2
 800da5e:	005b      	lsls	r3, r3, #1
 800da60:	4413      	add	r3, r2
 800da62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da64:	429a      	cmp	r2, r3
 800da66:	d305      	bcc.n	800da74 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800da68:	697b      	ldr	r3, [r7, #20]
 800da6a:	685b      	ldr	r3, [r3, #4]
 800da6c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da70:	429a      	cmp	r2, r3
 800da72:	d903      	bls.n	800da7c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800da74:	2301      	movs	r3, #1
 800da76:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800da7a:	e1c1      	b.n	800de00 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da7e:	2200      	movs	r2, #0
 800da80:	60bb      	str	r3, [r7, #8]
 800da82:	60fa      	str	r2, [r7, #12]
 800da84:	697b      	ldr	r3, [r7, #20]
 800da86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da88:	4a84      	ldr	r2, [pc, #528]	@ (800dc9c <UART_SetConfig+0x930>)
 800da8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da8e:	b29b      	uxth	r3, r3
 800da90:	2200      	movs	r2, #0
 800da92:	603b      	str	r3, [r7, #0]
 800da94:	607a      	str	r2, [r7, #4]
 800da96:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da9a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800da9e:	f7f2 fc23 	bl	80002e8 <__aeabi_uldivmod>
 800daa2:	4602      	mov	r2, r0
 800daa4:	460b      	mov	r3, r1
 800daa6:	4610      	mov	r0, r2
 800daa8:	4619      	mov	r1, r3
 800daaa:	f04f 0200 	mov.w	r2, #0
 800daae:	f04f 0300 	mov.w	r3, #0
 800dab2:	020b      	lsls	r3, r1, #8
 800dab4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dab8:	0202      	lsls	r2, r0, #8
 800daba:	6979      	ldr	r1, [r7, #20]
 800dabc:	6849      	ldr	r1, [r1, #4]
 800dabe:	0849      	lsrs	r1, r1, #1
 800dac0:	2000      	movs	r0, #0
 800dac2:	460c      	mov	r4, r1
 800dac4:	4605      	mov	r5, r0
 800dac6:	eb12 0804 	adds.w	r8, r2, r4
 800daca:	eb43 0905 	adc.w	r9, r3, r5
 800dace:	697b      	ldr	r3, [r7, #20]
 800dad0:	685b      	ldr	r3, [r3, #4]
 800dad2:	2200      	movs	r2, #0
 800dad4:	469a      	mov	sl, r3
 800dad6:	4693      	mov	fp, r2
 800dad8:	4652      	mov	r2, sl
 800dada:	465b      	mov	r3, fp
 800dadc:	4640      	mov	r0, r8
 800dade:	4649      	mov	r1, r9
 800dae0:	f7f2 fc02 	bl	80002e8 <__aeabi_uldivmod>
 800dae4:	4602      	mov	r2, r0
 800dae6:	460b      	mov	r3, r1
 800dae8:	4613      	mov	r3, r2
 800daea:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800daec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800daf2:	d308      	bcc.n	800db06 <UART_SetConfig+0x79a>
 800daf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dafa:	d204      	bcs.n	800db06 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800dafc:	697b      	ldr	r3, [r7, #20]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800db02:	60da      	str	r2, [r3, #12]
 800db04:	e17c      	b.n	800de00 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800db06:	2301      	movs	r3, #1
 800db08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800db0c:	e178      	b.n	800de00 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800db0e:	697b      	ldr	r3, [r7, #20]
 800db10:	69db      	ldr	r3, [r3, #28]
 800db12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db16:	f040 80c5 	bne.w	800dca4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800db1a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800db1e:	2b20      	cmp	r3, #32
 800db20:	dc48      	bgt.n	800dbb4 <UART_SetConfig+0x848>
 800db22:	2b00      	cmp	r3, #0
 800db24:	db7b      	blt.n	800dc1e <UART_SetConfig+0x8b2>
 800db26:	2b20      	cmp	r3, #32
 800db28:	d879      	bhi.n	800dc1e <UART_SetConfig+0x8b2>
 800db2a:	a201      	add	r2, pc, #4	@ (adr r2, 800db30 <UART_SetConfig+0x7c4>)
 800db2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db30:	0800dbbb 	.word	0x0800dbbb
 800db34:	0800dbc3 	.word	0x0800dbc3
 800db38:	0800dc1f 	.word	0x0800dc1f
 800db3c:	0800dc1f 	.word	0x0800dc1f
 800db40:	0800dbcb 	.word	0x0800dbcb
 800db44:	0800dc1f 	.word	0x0800dc1f
 800db48:	0800dc1f 	.word	0x0800dc1f
 800db4c:	0800dc1f 	.word	0x0800dc1f
 800db50:	0800dbdb 	.word	0x0800dbdb
 800db54:	0800dc1f 	.word	0x0800dc1f
 800db58:	0800dc1f 	.word	0x0800dc1f
 800db5c:	0800dc1f 	.word	0x0800dc1f
 800db60:	0800dc1f 	.word	0x0800dc1f
 800db64:	0800dc1f 	.word	0x0800dc1f
 800db68:	0800dc1f 	.word	0x0800dc1f
 800db6c:	0800dc1f 	.word	0x0800dc1f
 800db70:	0800dbeb 	.word	0x0800dbeb
 800db74:	0800dc1f 	.word	0x0800dc1f
 800db78:	0800dc1f 	.word	0x0800dc1f
 800db7c:	0800dc1f 	.word	0x0800dc1f
 800db80:	0800dc1f 	.word	0x0800dc1f
 800db84:	0800dc1f 	.word	0x0800dc1f
 800db88:	0800dc1f 	.word	0x0800dc1f
 800db8c:	0800dc1f 	.word	0x0800dc1f
 800db90:	0800dc1f 	.word	0x0800dc1f
 800db94:	0800dc1f 	.word	0x0800dc1f
 800db98:	0800dc1f 	.word	0x0800dc1f
 800db9c:	0800dc1f 	.word	0x0800dc1f
 800dba0:	0800dc1f 	.word	0x0800dc1f
 800dba4:	0800dc1f 	.word	0x0800dc1f
 800dba8:	0800dc1f 	.word	0x0800dc1f
 800dbac:	0800dc1f 	.word	0x0800dc1f
 800dbb0:	0800dc11 	.word	0x0800dc11
 800dbb4:	2b40      	cmp	r3, #64	@ 0x40
 800dbb6:	d02e      	beq.n	800dc16 <UART_SetConfig+0x8aa>
 800dbb8:	e031      	b.n	800dc1e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dbba:	f7fb f80f 	bl	8008bdc <HAL_RCC_GetPCLK1Freq>
 800dbbe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dbc0:	e033      	b.n	800dc2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dbc2:	f7fb f821 	bl	8008c08 <HAL_RCC_GetPCLK2Freq>
 800dbc6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dbc8:	e02f      	b.n	800dc2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dbca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dbce:	4618      	mov	r0, r3
 800dbd0:	f7fc ffd0 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dbd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbd8:	e027      	b.n	800dc2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dbda:	f107 0318 	add.w	r3, r7, #24
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f7fd f91c 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dbe4:	69fb      	ldr	r3, [r7, #28]
 800dbe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbe8:	e01f      	b.n	800dc2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dbea:	4b2d      	ldr	r3, [pc, #180]	@ (800dca0 <UART_SetConfig+0x934>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f003 0320 	and.w	r3, r3, #32
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d009      	beq.n	800dc0a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dbf6:	4b2a      	ldr	r3, [pc, #168]	@ (800dca0 <UART_SetConfig+0x934>)
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	08db      	lsrs	r3, r3, #3
 800dbfc:	f003 0303 	and.w	r3, r3, #3
 800dc00:	4a24      	ldr	r2, [pc, #144]	@ (800dc94 <UART_SetConfig+0x928>)
 800dc02:	fa22 f303 	lsr.w	r3, r2, r3
 800dc06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dc08:	e00f      	b.n	800dc2a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800dc0a:	4b22      	ldr	r3, [pc, #136]	@ (800dc94 <UART_SetConfig+0x928>)
 800dc0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc0e:	e00c      	b.n	800dc2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dc10:	4b21      	ldr	r3, [pc, #132]	@ (800dc98 <UART_SetConfig+0x92c>)
 800dc12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc14:	e009      	b.n	800dc2a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dc16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dc1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc1c:	e005      	b.n	800dc2a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800dc1e:	2300      	movs	r3, #0
 800dc20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800dc22:	2301      	movs	r3, #1
 800dc24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800dc28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dc2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	f000 80e7 	beq.w	800de00 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dc32:	697b      	ldr	r3, [r7, #20]
 800dc34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc36:	4a19      	ldr	r2, [pc, #100]	@ (800dc9c <UART_SetConfig+0x930>)
 800dc38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc3c:	461a      	mov	r2, r3
 800dc3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc40:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc44:	005a      	lsls	r2, r3, #1
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	685b      	ldr	r3, [r3, #4]
 800dc4a:	085b      	lsrs	r3, r3, #1
 800dc4c:	441a      	add	r2, r3
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	685b      	ldr	r3, [r3, #4]
 800dc52:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc56:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dc58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc5a:	2b0f      	cmp	r3, #15
 800dc5c:	d916      	bls.n	800dc8c <UART_SetConfig+0x920>
 800dc5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc64:	d212      	bcs.n	800dc8c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dc66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	f023 030f 	bic.w	r3, r3, #15
 800dc6e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800dc70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc72:	085b      	lsrs	r3, r3, #1
 800dc74:	b29b      	uxth	r3, r3
 800dc76:	f003 0307 	and.w	r3, r3, #7
 800dc7a:	b29a      	uxth	r2, r3
 800dc7c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dc7e:	4313      	orrs	r3, r2
 800dc80:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800dc88:	60da      	str	r2, [r3, #12]
 800dc8a:	e0b9      	b.n	800de00 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800dc8c:	2301      	movs	r3, #1
 800dc8e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800dc92:	e0b5      	b.n	800de00 <UART_SetConfig+0xa94>
 800dc94:	03d09000 	.word	0x03d09000
 800dc98:	003d0900 	.word	0x003d0900
 800dc9c:	0800ed74 	.word	0x0800ed74
 800dca0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800dca4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800dca8:	2b20      	cmp	r3, #32
 800dcaa:	dc49      	bgt.n	800dd40 <UART_SetConfig+0x9d4>
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	db7c      	blt.n	800ddaa <UART_SetConfig+0xa3e>
 800dcb0:	2b20      	cmp	r3, #32
 800dcb2:	d87a      	bhi.n	800ddaa <UART_SetConfig+0xa3e>
 800dcb4:	a201      	add	r2, pc, #4	@ (adr r2, 800dcbc <UART_SetConfig+0x950>)
 800dcb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcba:	bf00      	nop
 800dcbc:	0800dd47 	.word	0x0800dd47
 800dcc0:	0800dd4f 	.word	0x0800dd4f
 800dcc4:	0800ddab 	.word	0x0800ddab
 800dcc8:	0800ddab 	.word	0x0800ddab
 800dccc:	0800dd57 	.word	0x0800dd57
 800dcd0:	0800ddab 	.word	0x0800ddab
 800dcd4:	0800ddab 	.word	0x0800ddab
 800dcd8:	0800ddab 	.word	0x0800ddab
 800dcdc:	0800dd67 	.word	0x0800dd67
 800dce0:	0800ddab 	.word	0x0800ddab
 800dce4:	0800ddab 	.word	0x0800ddab
 800dce8:	0800ddab 	.word	0x0800ddab
 800dcec:	0800ddab 	.word	0x0800ddab
 800dcf0:	0800ddab 	.word	0x0800ddab
 800dcf4:	0800ddab 	.word	0x0800ddab
 800dcf8:	0800ddab 	.word	0x0800ddab
 800dcfc:	0800dd77 	.word	0x0800dd77
 800dd00:	0800ddab 	.word	0x0800ddab
 800dd04:	0800ddab 	.word	0x0800ddab
 800dd08:	0800ddab 	.word	0x0800ddab
 800dd0c:	0800ddab 	.word	0x0800ddab
 800dd10:	0800ddab 	.word	0x0800ddab
 800dd14:	0800ddab 	.word	0x0800ddab
 800dd18:	0800ddab 	.word	0x0800ddab
 800dd1c:	0800ddab 	.word	0x0800ddab
 800dd20:	0800ddab 	.word	0x0800ddab
 800dd24:	0800ddab 	.word	0x0800ddab
 800dd28:	0800ddab 	.word	0x0800ddab
 800dd2c:	0800ddab 	.word	0x0800ddab
 800dd30:	0800ddab 	.word	0x0800ddab
 800dd34:	0800ddab 	.word	0x0800ddab
 800dd38:	0800ddab 	.word	0x0800ddab
 800dd3c:	0800dd9d 	.word	0x0800dd9d
 800dd40:	2b40      	cmp	r3, #64	@ 0x40
 800dd42:	d02e      	beq.n	800dda2 <UART_SetConfig+0xa36>
 800dd44:	e031      	b.n	800ddaa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dd46:	f7fa ff49 	bl	8008bdc <HAL_RCC_GetPCLK1Freq>
 800dd4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dd4c:	e033      	b.n	800ddb6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dd4e:	f7fa ff5b 	bl	8008c08 <HAL_RCC_GetPCLK2Freq>
 800dd52:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dd54:	e02f      	b.n	800ddb6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dd56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f7fc ff0a 	bl	800ab74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dd60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd64:	e027      	b.n	800ddb6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dd66:	f107 0318 	add.w	r3, r7, #24
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	f7fd f856 	bl	800ae1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dd70:	69fb      	ldr	r3, [r7, #28]
 800dd72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd74:	e01f      	b.n	800ddb6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd76:	4b2d      	ldr	r3, [pc, #180]	@ (800de2c <UART_SetConfig+0xac0>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	f003 0320 	and.w	r3, r3, #32
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d009      	beq.n	800dd96 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dd82:	4b2a      	ldr	r3, [pc, #168]	@ (800de2c <UART_SetConfig+0xac0>)
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	08db      	lsrs	r3, r3, #3
 800dd88:	f003 0303 	and.w	r3, r3, #3
 800dd8c:	4a28      	ldr	r2, [pc, #160]	@ (800de30 <UART_SetConfig+0xac4>)
 800dd8e:	fa22 f303 	lsr.w	r3, r2, r3
 800dd92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dd94:	e00f      	b.n	800ddb6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800dd96:	4b26      	ldr	r3, [pc, #152]	@ (800de30 <UART_SetConfig+0xac4>)
 800dd98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd9a:	e00c      	b.n	800ddb6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dd9c:	4b25      	ldr	r3, [pc, #148]	@ (800de34 <UART_SetConfig+0xac8>)
 800dd9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dda0:	e009      	b.n	800ddb6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dda2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dda6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dda8:	e005      	b.n	800ddb6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ddaa:	2300      	movs	r3, #0
 800ddac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ddae:	2301      	movs	r3, #1
 800ddb0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ddb4:	bf00      	nop
    }

    if (pclk != 0U)
 800ddb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d021      	beq.n	800de00 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ddbc:	697b      	ldr	r3, [r7, #20]
 800ddbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddc0:	4a1d      	ldr	r2, [pc, #116]	@ (800de38 <UART_SetConfig+0xacc>)
 800ddc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ddc6:	461a      	mov	r2, r3
 800ddc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddca:	fbb3 f2f2 	udiv	r2, r3, r2
 800ddce:	697b      	ldr	r3, [r7, #20]
 800ddd0:	685b      	ldr	r3, [r3, #4]
 800ddd2:	085b      	lsrs	r3, r3, #1
 800ddd4:	441a      	add	r2, r3
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	685b      	ldr	r3, [r3, #4]
 800ddda:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddde:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dde0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dde2:	2b0f      	cmp	r3, #15
 800dde4:	d909      	bls.n	800ddfa <UART_SetConfig+0xa8e>
 800dde6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dde8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ddec:	d205      	bcs.n	800ddfa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ddee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddf0:	b29a      	uxth	r2, r3
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	60da      	str	r2, [r3, #12]
 800ddf8:	e002      	b.n	800de00 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ddfa:	2301      	movs	r3, #1
 800ddfc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800de00:	697b      	ldr	r3, [r7, #20]
 800de02:	2201      	movs	r2, #1
 800de04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800de08:	697b      	ldr	r3, [r7, #20]
 800de0a:	2201      	movs	r2, #1
 800de0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800de10:	697b      	ldr	r3, [r7, #20]
 800de12:	2200      	movs	r2, #0
 800de14:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	2200      	movs	r2, #0
 800de1a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800de1c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800de20:	4618      	mov	r0, r3
 800de22:	3748      	adds	r7, #72	@ 0x48
 800de24:	46bd      	mov	sp, r7
 800de26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800de2a:	bf00      	nop
 800de2c:	58024400 	.word	0x58024400
 800de30:	03d09000 	.word	0x03d09000
 800de34:	003d0900 	.word	0x003d0900
 800de38:	0800ed74 	.word	0x0800ed74

0800de3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800de3c:	b480      	push	{r7}
 800de3e:	b083      	sub	sp, #12
 800de40:	af00      	add	r7, sp, #0
 800de42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de48:	f003 0308 	and.w	r3, r3, #8
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d00a      	beq.n	800de66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	685b      	ldr	r3, [r3, #4]
 800de56:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	430a      	orrs	r2, r1
 800de64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de6a:	f003 0301 	and.w	r3, r3, #1
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d00a      	beq.n	800de88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	685b      	ldr	r3, [r3, #4]
 800de78:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	430a      	orrs	r2, r1
 800de86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de8c:	f003 0302 	and.w	r3, r3, #2
 800de90:	2b00      	cmp	r3, #0
 800de92:	d00a      	beq.n	800deaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	685b      	ldr	r3, [r3, #4]
 800de9a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	430a      	orrs	r2, r1
 800dea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800deae:	f003 0304 	and.w	r3, r3, #4
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d00a      	beq.n	800decc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	685b      	ldr	r3, [r3, #4]
 800debc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	430a      	orrs	r2, r1
 800deca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ded0:	f003 0310 	and.w	r3, r3, #16
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d00a      	beq.n	800deee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	689b      	ldr	r3, [r3, #8]
 800dede:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	430a      	orrs	r2, r1
 800deec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800def2:	f003 0320 	and.w	r3, r3, #32
 800def6:	2b00      	cmp	r3, #0
 800def8:	d00a      	beq.n	800df10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	689b      	ldr	r3, [r3, #8]
 800df00:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	430a      	orrs	r2, r1
 800df0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d01a      	beq.n	800df52 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	685b      	ldr	r3, [r3, #4]
 800df22:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	430a      	orrs	r2, r1
 800df30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800df3a:	d10a      	bne.n	800df52 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	685b      	ldr	r3, [r3, #4]
 800df42:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	430a      	orrs	r2, r1
 800df50:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d00a      	beq.n	800df74 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	685b      	ldr	r3, [r3, #4]
 800df64:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	430a      	orrs	r2, r1
 800df72:	605a      	str	r2, [r3, #4]
  }
}
 800df74:	bf00      	nop
 800df76:	370c      	adds	r7, #12
 800df78:	46bd      	mov	sp, r7
 800df7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7e:	4770      	bx	lr

0800df80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b098      	sub	sp, #96	@ 0x60
 800df84:	af02      	add	r7, sp, #8
 800df86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2200      	movs	r2, #0
 800df8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800df90:	f7f5 f826 	bl	8002fe0 <HAL_GetTick>
 800df94:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	f003 0308 	and.w	r3, r3, #8
 800dfa0:	2b08      	cmp	r3, #8
 800dfa2:	d12f      	bne.n	800e004 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dfa4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dfa8:	9300      	str	r3, [sp, #0]
 800dfaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dfac:	2200      	movs	r2, #0
 800dfae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800dfb2:	6878      	ldr	r0, [r7, #4]
 800dfb4:	f000 f88e 	bl	800e0d4 <UART_WaitOnFlagUntilTimeout>
 800dfb8:	4603      	mov	r3, r0
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d022      	beq.n	800e004 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfc6:	e853 3f00 	ldrex	r3, [r3]
 800dfca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800dfcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dfd2:	653b      	str	r3, [r7, #80]	@ 0x50
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	461a      	mov	r2, r3
 800dfda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dfdc:	647b      	str	r3, [r7, #68]	@ 0x44
 800dfde:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfe0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800dfe2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dfe4:	e841 2300 	strex	r3, r2, [r1]
 800dfe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800dfea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d1e6      	bne.n	800dfbe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2220      	movs	r2, #32
 800dff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	2200      	movs	r2, #0
 800dffc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e000:	2303      	movs	r3, #3
 800e002:	e063      	b.n	800e0cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	f003 0304 	and.w	r3, r3, #4
 800e00e:	2b04      	cmp	r3, #4
 800e010:	d149      	bne.n	800e0a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e012:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e016:	9300      	str	r3, [sp, #0]
 800e018:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e01a:	2200      	movs	r2, #0
 800e01c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f000 f857 	bl	800e0d4 <UART_WaitOnFlagUntilTimeout>
 800e026:	4603      	mov	r3, r0
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d03c      	beq.n	800e0a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e034:	e853 3f00 	ldrex	r3, [r3]
 800e038:	623b      	str	r3, [r7, #32]
   return(result);
 800e03a:	6a3b      	ldr	r3, [r7, #32]
 800e03c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e040:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	461a      	mov	r2, r3
 800e048:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e04a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e04c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e04e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e052:	e841 2300 	strex	r3, r2, [r1]
 800e056:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d1e6      	bne.n	800e02c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	3308      	adds	r3, #8
 800e064:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e066:	693b      	ldr	r3, [r7, #16]
 800e068:	e853 3f00 	ldrex	r3, [r3]
 800e06c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	f023 0301 	bic.w	r3, r3, #1
 800e074:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	3308      	adds	r3, #8
 800e07c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e07e:	61fa      	str	r2, [r7, #28]
 800e080:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e082:	69b9      	ldr	r1, [r7, #24]
 800e084:	69fa      	ldr	r2, [r7, #28]
 800e086:	e841 2300 	strex	r3, r2, [r1]
 800e08a:	617b      	str	r3, [r7, #20]
   return(result);
 800e08c:	697b      	ldr	r3, [r7, #20]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d1e5      	bne.n	800e05e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2220      	movs	r2, #32
 800e096:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	2200      	movs	r2, #0
 800e09e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e0a2:	2303      	movs	r3, #3
 800e0a4:	e012      	b.n	800e0cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2220      	movs	r2, #32
 800e0aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	2220      	movs	r2, #32
 800e0b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e0ca:	2300      	movs	r3, #0
}
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	3758      	adds	r7, #88	@ 0x58
 800e0d0:	46bd      	mov	sp, r7
 800e0d2:	bd80      	pop	{r7, pc}

0800e0d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b084      	sub	sp, #16
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	60f8      	str	r0, [r7, #12]
 800e0dc:	60b9      	str	r1, [r7, #8]
 800e0de:	603b      	str	r3, [r7, #0]
 800e0e0:	4613      	mov	r3, r2
 800e0e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e0e4:	e04f      	b.n	800e186 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e0e6:	69bb      	ldr	r3, [r7, #24]
 800e0e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0ec:	d04b      	beq.n	800e186 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e0ee:	f7f4 ff77 	bl	8002fe0 <HAL_GetTick>
 800e0f2:	4602      	mov	r2, r0
 800e0f4:	683b      	ldr	r3, [r7, #0]
 800e0f6:	1ad3      	subs	r3, r2, r3
 800e0f8:	69ba      	ldr	r2, [r7, #24]
 800e0fa:	429a      	cmp	r2, r3
 800e0fc:	d302      	bcc.n	800e104 <UART_WaitOnFlagUntilTimeout+0x30>
 800e0fe:	69bb      	ldr	r3, [r7, #24]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d101      	bne.n	800e108 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e104:	2303      	movs	r3, #3
 800e106:	e04e      	b.n	800e1a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f003 0304 	and.w	r3, r3, #4
 800e112:	2b00      	cmp	r3, #0
 800e114:	d037      	beq.n	800e186 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	2b80      	cmp	r3, #128	@ 0x80
 800e11a:	d034      	beq.n	800e186 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e11c:	68bb      	ldr	r3, [r7, #8]
 800e11e:	2b40      	cmp	r3, #64	@ 0x40
 800e120:	d031      	beq.n	800e186 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	69db      	ldr	r3, [r3, #28]
 800e128:	f003 0308 	and.w	r3, r3, #8
 800e12c:	2b08      	cmp	r3, #8
 800e12e:	d110      	bne.n	800e152 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	2208      	movs	r2, #8
 800e136:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e138:	68f8      	ldr	r0, [r7, #12]
 800e13a:	f000 f921 	bl	800e380 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	2208      	movs	r2, #8
 800e142:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	2200      	movs	r2, #0
 800e14a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e14e:	2301      	movs	r3, #1
 800e150:	e029      	b.n	800e1a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	69db      	ldr	r3, [r3, #28]
 800e158:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e15c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e160:	d111      	bne.n	800e186 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e16a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e16c:	68f8      	ldr	r0, [r7, #12]
 800e16e:	f000 f907 	bl	800e380 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	2220      	movs	r2, #32
 800e176:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	2200      	movs	r2, #0
 800e17e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e182:	2303      	movs	r3, #3
 800e184:	e00f      	b.n	800e1a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	69da      	ldr	r2, [r3, #28]
 800e18c:	68bb      	ldr	r3, [r7, #8]
 800e18e:	4013      	ands	r3, r2
 800e190:	68ba      	ldr	r2, [r7, #8]
 800e192:	429a      	cmp	r2, r3
 800e194:	bf0c      	ite	eq
 800e196:	2301      	moveq	r3, #1
 800e198:	2300      	movne	r3, #0
 800e19a:	b2db      	uxtb	r3, r3
 800e19c:	461a      	mov	r2, r3
 800e19e:	79fb      	ldrb	r3, [r7, #7]
 800e1a0:	429a      	cmp	r2, r3
 800e1a2:	d0a0      	beq.n	800e0e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e1a4:	2300      	movs	r3, #0
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	3710      	adds	r7, #16
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	bd80      	pop	{r7, pc}
	...

0800e1b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b096      	sub	sp, #88	@ 0x58
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	60f8      	str	r0, [r7, #12]
 800e1b8:	60b9      	str	r1, [r7, #8]
 800e1ba:	4613      	mov	r3, r2
 800e1bc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	68ba      	ldr	r2, [r7, #8]
 800e1c2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	88fa      	ldrh	r2, [r7, #6]
 800e1c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2222      	movs	r2, #34	@ 0x22
 800e1d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d02d      	beq.n	800e242 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1ec:	4a40      	ldr	r2, [pc, #256]	@ (800e2f0 <UART_Start_Receive_DMA+0x140>)
 800e1ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e1f6:	4a3f      	ldr	r2, [pc, #252]	@ (800e2f4 <UART_Start_Receive_DMA+0x144>)
 800e1f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e200:	4a3d      	ldr	r2, [pc, #244]	@ (800e2f8 <UART_Start_Receive_DMA+0x148>)
 800e202:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e20a:	2200      	movs	r2, #0
 800e20c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	3324      	adds	r3, #36	@ 0x24
 800e21a:	4619      	mov	r1, r3
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e220:	461a      	mov	r2, r3
 800e222:	88fb      	ldrh	r3, [r7, #6]
 800e224:	f7f6 ffc8 	bl	80051b8 <HAL_DMA_Start_IT>
 800e228:	4603      	mov	r3, r0
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d009      	beq.n	800e242 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	2210      	movs	r2, #16
 800e232:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	2220      	movs	r2, #32
 800e23a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800e23e:	2301      	movs	r3, #1
 800e240:	e051      	b.n	800e2e6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	691b      	ldr	r3, [r3, #16]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d018      	beq.n	800e27c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e252:	e853 3f00 	ldrex	r3, [r3]
 800e256:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e25a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e25e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	461a      	mov	r2, r3
 800e266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e268:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e26a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e26c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e26e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e270:	e841 2300 	strex	r3, r2, [r1]
 800e274:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d1e6      	bne.n	800e24a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	3308      	adds	r3, #8
 800e282:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e286:	e853 3f00 	ldrex	r3, [r3]
 800e28a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e28e:	f043 0301 	orr.w	r3, r3, #1
 800e292:	653b      	str	r3, [r7, #80]	@ 0x50
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	3308      	adds	r3, #8
 800e29a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e29c:	637a      	str	r2, [r7, #52]	@ 0x34
 800e29e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e2a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e2a4:	e841 2300 	strex	r3, r2, [r1]
 800e2a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e2aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d1e5      	bne.n	800e27c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	3308      	adds	r3, #8
 800e2b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2b8:	697b      	ldr	r3, [r7, #20]
 800e2ba:	e853 3f00 	ldrex	r3, [r3]
 800e2be:	613b      	str	r3, [r7, #16]
   return(result);
 800e2c0:	693b      	ldr	r3, [r7, #16]
 800e2c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	3308      	adds	r3, #8
 800e2ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e2d0:	623a      	str	r2, [r7, #32]
 800e2d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2d4:	69f9      	ldr	r1, [r7, #28]
 800e2d6:	6a3a      	ldr	r2, [r7, #32]
 800e2d8:	e841 2300 	strex	r3, r2, [r1]
 800e2dc:	61bb      	str	r3, [r7, #24]
   return(result);
 800e2de:	69bb      	ldr	r3, [r7, #24]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d1e5      	bne.n	800e2b0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800e2e4:	2300      	movs	r3, #0
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	3758      	adds	r7, #88	@ 0x58
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	bd80      	pop	{r7, pc}
 800e2ee:	bf00      	nop
 800e2f0:	0800e44d 	.word	0x0800e44d
 800e2f4:	0800e575 	.word	0x0800e575
 800e2f8:	0800e5b3 	.word	0x0800e5b3

0800e2fc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e2fc:	b480      	push	{r7}
 800e2fe:	b08f      	sub	sp, #60	@ 0x3c
 800e300:	af00      	add	r7, sp, #0
 800e302:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e30a:	6a3b      	ldr	r3, [r7, #32]
 800e30c:	e853 3f00 	ldrex	r3, [r3]
 800e310:	61fb      	str	r3, [r7, #28]
   return(result);
 800e312:	69fb      	ldr	r3, [r7, #28]
 800e314:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e318:	637b      	str	r3, [r7, #52]	@ 0x34
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	461a      	mov	r2, r3
 800e320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e322:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e324:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e326:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e328:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e32a:	e841 2300 	strex	r3, r2, [r1]
 800e32e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e332:	2b00      	cmp	r3, #0
 800e334:	d1e6      	bne.n	800e304 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	3308      	adds	r3, #8
 800e33c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	e853 3f00 	ldrex	r3, [r3]
 800e344:	60bb      	str	r3, [r7, #8]
   return(result);
 800e346:	68bb      	ldr	r3, [r7, #8]
 800e348:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e34c:	633b      	str	r3, [r7, #48]	@ 0x30
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	3308      	adds	r3, #8
 800e354:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e356:	61ba      	str	r2, [r7, #24]
 800e358:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e35a:	6979      	ldr	r1, [r7, #20]
 800e35c:	69ba      	ldr	r2, [r7, #24]
 800e35e:	e841 2300 	strex	r3, r2, [r1]
 800e362:	613b      	str	r3, [r7, #16]
   return(result);
 800e364:	693b      	ldr	r3, [r7, #16]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d1e5      	bne.n	800e336 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	2220      	movs	r2, #32
 800e36e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800e372:	bf00      	nop
 800e374:	373c      	adds	r7, #60	@ 0x3c
 800e376:	46bd      	mov	sp, r7
 800e378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37c:	4770      	bx	lr
	...

0800e380 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e380:	b480      	push	{r7}
 800e382:	b095      	sub	sp, #84	@ 0x54
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e38e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e390:	e853 3f00 	ldrex	r3, [r3]
 800e394:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e398:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e39c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	461a      	mov	r2, r3
 800e3a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e3a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e3ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e3ae:	e841 2300 	strex	r3, r2, [r1]
 800e3b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e3b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d1e6      	bne.n	800e388 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	3308      	adds	r3, #8
 800e3c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3c2:	6a3b      	ldr	r3, [r7, #32]
 800e3c4:	e853 3f00 	ldrex	r3, [r3]
 800e3c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800e3ca:	69fa      	ldr	r2, [r7, #28]
 800e3cc:	4b1e      	ldr	r3, [pc, #120]	@ (800e448 <UART_EndRxTransfer+0xc8>)
 800e3ce:	4013      	ands	r3, r2
 800e3d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	3308      	adds	r3, #8
 800e3d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e3da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e3dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e3e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e3e2:	e841 2300 	strex	r3, r2, [r1]
 800e3e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e3e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d1e5      	bne.n	800e3ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e3f2:	2b01      	cmp	r3, #1
 800e3f4:	d118      	bne.n	800e428 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	e853 3f00 	ldrex	r3, [r3]
 800e402:	60bb      	str	r3, [r7, #8]
   return(result);
 800e404:	68bb      	ldr	r3, [r7, #8]
 800e406:	f023 0310 	bic.w	r3, r3, #16
 800e40a:	647b      	str	r3, [r7, #68]	@ 0x44
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	461a      	mov	r2, r3
 800e412:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e414:	61bb      	str	r3, [r7, #24]
 800e416:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e418:	6979      	ldr	r1, [r7, #20]
 800e41a:	69ba      	ldr	r2, [r7, #24]
 800e41c:	e841 2300 	strex	r3, r2, [r1]
 800e420:	613b      	str	r3, [r7, #16]
   return(result);
 800e422:	693b      	ldr	r3, [r7, #16]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d1e6      	bne.n	800e3f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2220      	movs	r2, #32
 800e42c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	2200      	movs	r2, #0
 800e434:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	2200      	movs	r2, #0
 800e43a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e43c:	bf00      	nop
 800e43e:	3754      	adds	r7, #84	@ 0x54
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr
 800e448:	effffffe 	.word	0xeffffffe

0800e44c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b09c      	sub	sp, #112	@ 0x70
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e458:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	69db      	ldr	r3, [r3, #28]
 800e45e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e462:	d071      	beq.n	800e548 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800e464:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e466:	2200      	movs	r2, #0
 800e468:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e46c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e474:	e853 3f00 	ldrex	r3, [r3]
 800e478:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e47a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e47c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e480:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e482:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	461a      	mov	r2, r3
 800e488:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e48a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e48c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e48e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e490:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e492:	e841 2300 	strex	r3, r2, [r1]
 800e496:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d1e6      	bne.n	800e46c <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e49e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	3308      	adds	r3, #8
 800e4a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a8:	e853 3f00 	ldrex	r3, [r3]
 800e4ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e4ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4b0:	f023 0301 	bic.w	r3, r3, #1
 800e4b4:	667b      	str	r3, [r7, #100]	@ 0x64
 800e4b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	3308      	adds	r3, #8
 800e4bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e4be:	647a      	str	r2, [r7, #68]	@ 0x44
 800e4c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e4c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e4c6:	e841 2300 	strex	r3, r2, [r1]
 800e4ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e4cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d1e5      	bne.n	800e49e <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e4d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	3308      	adds	r3, #8
 800e4d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4dc:	e853 3f00 	ldrex	r3, [r3]
 800e4e0:	623b      	str	r3, [r7, #32]
   return(result);
 800e4e2:	6a3b      	ldr	r3, [r7, #32]
 800e4e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e4e8:	663b      	str	r3, [r7, #96]	@ 0x60
 800e4ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	3308      	adds	r3, #8
 800e4f0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e4f2:	633a      	str	r2, [r7, #48]	@ 0x30
 800e4f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e4f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4fa:	e841 2300 	strex	r3, r2, [r1]
 800e4fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e502:	2b00      	cmp	r3, #0
 800e504:	d1e5      	bne.n	800e4d2 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e506:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e508:	2220      	movs	r2, #32
 800e50a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e50e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e510:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e512:	2b01      	cmp	r3, #1
 800e514:	d118      	bne.n	800e548 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e516:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e51c:	693b      	ldr	r3, [r7, #16]
 800e51e:	e853 3f00 	ldrex	r3, [r3]
 800e522:	60fb      	str	r3, [r7, #12]
   return(result);
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	f023 0310 	bic.w	r3, r3, #16
 800e52a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e52c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	461a      	mov	r2, r3
 800e532:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e534:	61fb      	str	r3, [r7, #28]
 800e536:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e538:	69b9      	ldr	r1, [r7, #24]
 800e53a:	69fa      	ldr	r2, [r7, #28]
 800e53c:	e841 2300 	strex	r3, r2, [r1]
 800e540:	617b      	str	r3, [r7, #20]
   return(result);
 800e542:	697b      	ldr	r3, [r7, #20]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d1e6      	bne.n	800e516 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e548:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e54a:	2200      	movs	r2, #0
 800e54c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e54e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e550:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e552:	2b01      	cmp	r3, #1
 800e554:	d107      	bne.n	800e566 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e556:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e558:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e55c:	4619      	mov	r1, r3
 800e55e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e560:	f7f4 f9fc 	bl	800295c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e564:	e002      	b.n	800e56c <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800e566:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e568:	f7fe feec 	bl	800d344 <HAL_UART_RxCpltCallback>
}
 800e56c:	bf00      	nop
 800e56e:	3770      	adds	r7, #112	@ 0x70
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}

0800e574 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b084      	sub	sp, #16
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e580:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	2201      	movs	r2, #1
 800e586:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e58c:	2b01      	cmp	r3, #1
 800e58e:	d109      	bne.n	800e5a4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e596:	085b      	lsrs	r3, r3, #1
 800e598:	b29b      	uxth	r3, r3
 800e59a:	4619      	mov	r1, r3
 800e59c:	68f8      	ldr	r0, [r7, #12]
 800e59e:	f7f4 f9dd 	bl	800295c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e5a2:	e002      	b.n	800e5aa <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800e5a4:	68f8      	ldr	r0, [r7, #12]
 800e5a6:	f7fe fed7 	bl	800d358 <HAL_UART_RxHalfCpltCallback>
}
 800e5aa:	bf00      	nop
 800e5ac:	3710      	adds	r7, #16
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	bd80      	pop	{r7, pc}

0800e5b2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e5b2:	b580      	push	{r7, lr}
 800e5b4:	b086      	sub	sp, #24
 800e5b6:	af00      	add	r7, sp, #0
 800e5b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5be:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e5c0:	697b      	ldr	r3, [r7, #20]
 800e5c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e5c6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e5c8:	697b      	ldr	r3, [r7, #20]
 800e5ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5ce:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e5d0:	697b      	ldr	r3, [r7, #20]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	689b      	ldr	r3, [r3, #8]
 800e5d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5da:	2b80      	cmp	r3, #128	@ 0x80
 800e5dc:	d109      	bne.n	800e5f2 <UART_DMAError+0x40>
 800e5de:	693b      	ldr	r3, [r7, #16]
 800e5e0:	2b21      	cmp	r3, #33	@ 0x21
 800e5e2:	d106      	bne.n	800e5f2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e5e4:	697b      	ldr	r3, [r7, #20]
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800e5ec:	6978      	ldr	r0, [r7, #20]
 800e5ee:	f7ff fe85 	bl	800e2fc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e5f2:	697b      	ldr	r3, [r7, #20]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	689b      	ldr	r3, [r3, #8]
 800e5f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e5fc:	2b40      	cmp	r3, #64	@ 0x40
 800e5fe:	d109      	bne.n	800e614 <UART_DMAError+0x62>
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	2b22      	cmp	r3, #34	@ 0x22
 800e604:	d106      	bne.n	800e614 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	2200      	movs	r2, #0
 800e60a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e60e:	6978      	ldr	r0, [r7, #20]
 800e610:	f7ff feb6 	bl	800e380 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e614:	697b      	ldr	r3, [r7, #20]
 800e616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e61a:	f043 0210 	orr.w	r2, r3, #16
 800e61e:	697b      	ldr	r3, [r7, #20]
 800e620:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e624:	6978      	ldr	r0, [r7, #20]
 800e626:	f7f4 fa17 	bl	8002a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e62a:	bf00      	nop
 800e62c:	3718      	adds	r7, #24
 800e62e:	46bd      	mov	sp, r7
 800e630:	bd80      	pop	{r7, pc}

0800e632 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e632:	b580      	push	{r7, lr}
 800e634:	b084      	sub	sp, #16
 800e636:	af00      	add	r7, sp, #0
 800e638:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e63e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	2200      	movs	r2, #0
 800e644:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e648:	68f8      	ldr	r0, [r7, #12]
 800e64a:	f7f4 fa05 	bl	8002a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e64e:	bf00      	nop
 800e650:	3710      	adds	r7, #16
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}

0800e656 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e656:	b480      	push	{r7}
 800e658:	b08f      	sub	sp, #60	@ 0x3c
 800e65a:	af00      	add	r7, sp, #0
 800e65c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e664:	2b21      	cmp	r3, #33	@ 0x21
 800e666:	d14c      	bne.n	800e702 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e66e:	b29b      	uxth	r3, r3
 800e670:	2b00      	cmp	r3, #0
 800e672:	d132      	bne.n	800e6da <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e67a:	6a3b      	ldr	r3, [r7, #32]
 800e67c:	e853 3f00 	ldrex	r3, [r3]
 800e680:	61fb      	str	r3, [r7, #28]
   return(result);
 800e682:	69fb      	ldr	r3, [r7, #28]
 800e684:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e688:	637b      	str	r3, [r7, #52]	@ 0x34
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	461a      	mov	r2, r3
 800e690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e692:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e694:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e696:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e698:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e69a:	e841 2300 	strex	r3, r2, [r1]
 800e69e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d1e6      	bne.n	800e674 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	e853 3f00 	ldrex	r3, [r3]
 800e6b2:	60bb      	str	r3, [r7, #8]
   return(result);
 800e6b4:	68bb      	ldr	r3, [r7, #8]
 800e6b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6ba:	633b      	str	r3, [r7, #48]	@ 0x30
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	461a      	mov	r2, r3
 800e6c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6c4:	61bb      	str	r3, [r7, #24]
 800e6c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6c8:	6979      	ldr	r1, [r7, #20]
 800e6ca:	69ba      	ldr	r2, [r7, #24]
 800e6cc:	e841 2300 	strex	r3, r2, [r1]
 800e6d0:	613b      	str	r3, [r7, #16]
   return(result);
 800e6d2:	693b      	ldr	r3, [r7, #16]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d1e6      	bne.n	800e6a6 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800e6d8:	e013      	b.n	800e702 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6de:	781a      	ldrb	r2, [r3, #0]
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6ea:	1c5a      	adds	r2, r3, #1
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e6f6:	b29b      	uxth	r3, r3
 800e6f8:	3b01      	subs	r3, #1
 800e6fa:	b29a      	uxth	r2, r3
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800e702:	bf00      	nop
 800e704:	373c      	adds	r7, #60	@ 0x3c
 800e706:	46bd      	mov	sp, r7
 800e708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e70c:	4770      	bx	lr

0800e70e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e70e:	b480      	push	{r7}
 800e710:	b091      	sub	sp, #68	@ 0x44
 800e712:	af00      	add	r7, sp, #0
 800e714:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e71c:	2b21      	cmp	r3, #33	@ 0x21
 800e71e:	d151      	bne.n	800e7c4 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e726:	b29b      	uxth	r3, r3
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d132      	bne.n	800e792 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e734:	e853 3f00 	ldrex	r3, [r3]
 800e738:	623b      	str	r3, [r7, #32]
   return(result);
 800e73a:	6a3b      	ldr	r3, [r7, #32]
 800e73c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e740:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	461a      	mov	r2, r3
 800e748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e74a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e74c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e74e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e752:	e841 2300 	strex	r3, r2, [r1]
 800e756:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d1e6      	bne.n	800e72c <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e764:	693b      	ldr	r3, [r7, #16]
 800e766:	e853 3f00 	ldrex	r3, [r3]
 800e76a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e772:	637b      	str	r3, [r7, #52]	@ 0x34
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	461a      	mov	r2, r3
 800e77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e77c:	61fb      	str	r3, [r7, #28]
 800e77e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e780:	69b9      	ldr	r1, [r7, #24]
 800e782:	69fa      	ldr	r2, [r7, #28]
 800e784:	e841 2300 	strex	r3, r2, [r1]
 800e788:	617b      	str	r3, [r7, #20]
   return(result);
 800e78a:	697b      	ldr	r3, [r7, #20]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d1e6      	bne.n	800e75e <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800e790:	e018      	b.n	800e7c4 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e796:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e79a:	881b      	ldrh	r3, [r3, #0]
 800e79c:	461a      	mov	r2, r3
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e7a6:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7ac:	1c9a      	adds	r2, r3, #2
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e7b8:	b29b      	uxth	r3, r3
 800e7ba:	3b01      	subs	r3, #1
 800e7bc:	b29a      	uxth	r2, r3
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800e7c4:	bf00      	nop
 800e7c6:	3744      	adds	r7, #68	@ 0x44
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ce:	4770      	bx	lr

0800e7d0 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e7d0:	b480      	push	{r7}
 800e7d2:	b091      	sub	sp, #68	@ 0x44
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7de:	2b21      	cmp	r3, #33	@ 0x21
 800e7e0:	d160      	bne.n	800e8a4 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e7e8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e7ea:	e057      	b.n	800e89c <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e7f2:	b29b      	uxth	r3, r3
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d133      	bne.n	800e860 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	3308      	adds	r3, #8
 800e7fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e802:	e853 3f00 	ldrex	r3, [r3]
 800e806:	623b      	str	r3, [r7, #32]
   return(result);
 800e808:	6a3b      	ldr	r3, [r7, #32]
 800e80a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e80e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	3308      	adds	r3, #8
 800e816:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e818:	633a      	str	r2, [r7, #48]	@ 0x30
 800e81a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e81c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e81e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e820:	e841 2300 	strex	r3, r2, [r1]
 800e824:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d1e5      	bne.n	800e7f8 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e832:	693b      	ldr	r3, [r7, #16]
 800e834:	e853 3f00 	ldrex	r3, [r3]
 800e838:	60fb      	str	r3, [r7, #12]
   return(result);
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e840:	637b      	str	r3, [r7, #52]	@ 0x34
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	461a      	mov	r2, r3
 800e848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e84a:	61fb      	str	r3, [r7, #28]
 800e84c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e84e:	69b9      	ldr	r1, [r7, #24]
 800e850:	69fa      	ldr	r2, [r7, #28]
 800e852:	e841 2300 	strex	r3, r2, [r1]
 800e856:	617b      	str	r3, [r7, #20]
   return(result);
 800e858:	697b      	ldr	r3, [r7, #20]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d1e6      	bne.n	800e82c <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800e85e:	e021      	b.n	800e8a4 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	69db      	ldr	r3, [r3, #28]
 800e866:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d013      	beq.n	800e896 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e872:	781a      	ldrb	r2, [r3, #0]
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e87e:	1c5a      	adds	r2, r3, #1
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e88a:	b29b      	uxth	r3, r3
 800e88c:	3b01      	subs	r3, #1
 800e88e:	b29a      	uxth	r2, r3
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e896:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e898:	3b01      	subs	r3, #1
 800e89a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e89c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d1a4      	bne.n	800e7ec <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800e8a2:	e7ff      	b.n	800e8a4 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800e8a4:	bf00      	nop
 800e8a6:	3744      	adds	r7, #68	@ 0x44
 800e8a8:	46bd      	mov	sp, r7
 800e8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ae:	4770      	bx	lr

0800e8b0 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e8b0:	b480      	push	{r7}
 800e8b2:	b091      	sub	sp, #68	@ 0x44
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8be:	2b21      	cmp	r3, #33	@ 0x21
 800e8c0:	d165      	bne.n	800e98e <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e8c8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e8ca:	e05c      	b.n	800e986 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d133      	bne.n	800e940 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	3308      	adds	r3, #8
 800e8de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8e0:	6a3b      	ldr	r3, [r7, #32]
 800e8e2:	e853 3f00 	ldrex	r3, [r3]
 800e8e6:	61fb      	str	r3, [r7, #28]
   return(result);
 800e8e8:	69fb      	ldr	r3, [r7, #28]
 800e8ea:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e8ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	3308      	adds	r3, #8
 800e8f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e8f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e8fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e8fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e900:	e841 2300 	strex	r3, r2, [r1]
 800e904:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d1e5      	bne.n	800e8d8 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	e853 3f00 	ldrex	r3, [r3]
 800e918:	60bb      	str	r3, [r7, #8]
   return(result);
 800e91a:	68bb      	ldr	r3, [r7, #8]
 800e91c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e920:	633b      	str	r3, [r7, #48]	@ 0x30
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	461a      	mov	r2, r3
 800e928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e92a:	61bb      	str	r3, [r7, #24]
 800e92c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e92e:	6979      	ldr	r1, [r7, #20]
 800e930:	69ba      	ldr	r2, [r7, #24]
 800e932:	e841 2300 	strex	r3, r2, [r1]
 800e936:	613b      	str	r3, [r7, #16]
   return(result);
 800e938:	693b      	ldr	r3, [r7, #16]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d1e6      	bne.n	800e90c <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800e93e:	e026      	b.n	800e98e <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	69db      	ldr	r3, [r3, #28]
 800e946:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d018      	beq.n	800e980 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e952:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800e954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e956:	881b      	ldrh	r3, [r3, #0]
 800e958:	461a      	mov	r2, r3
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e962:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e968:	1c9a      	adds	r2, r3, #2
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e974:	b29b      	uxth	r3, r3
 800e976:	3b01      	subs	r3, #1
 800e978:	b29a      	uxth	r2, r3
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800e980:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e982:	3b01      	subs	r3, #1
 800e984:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e986:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d19f      	bne.n	800e8cc <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800e98c:	e7ff      	b.n	800e98e <UART_TxISR_16BIT_FIFOEN+0xde>
 800e98e:	bf00      	nop
 800e990:	3744      	adds	r7, #68	@ 0x44
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr

0800e99a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e99a:	b580      	push	{r7, lr}
 800e99c:	b088      	sub	sp, #32
 800e99e:	af00      	add	r7, sp, #0
 800e9a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	e853 3f00 	ldrex	r3, [r3]
 800e9ae:	60bb      	str	r3, [r7, #8]
   return(result);
 800e9b0:	68bb      	ldr	r3, [r7, #8]
 800e9b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e9b6:	61fb      	str	r3, [r7, #28]
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	461a      	mov	r2, r3
 800e9be:	69fb      	ldr	r3, [r7, #28]
 800e9c0:	61bb      	str	r3, [r7, #24]
 800e9c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9c4:	6979      	ldr	r1, [r7, #20]
 800e9c6:	69ba      	ldr	r2, [r7, #24]
 800e9c8:	e841 2300 	strex	r3, r2, [r1]
 800e9cc:	613b      	str	r3, [r7, #16]
   return(result);
 800e9ce:	693b      	ldr	r3, [r7, #16]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d1e6      	bne.n	800e9a2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2220      	movs	r2, #32
 800e9d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	2200      	movs	r2, #0
 800e9e0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e9e2:	6878      	ldr	r0, [r7, #4]
 800e9e4:	f7f3 fff2 	bl	80029cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e9e8:	bf00      	nop
 800e9ea:	3720      	adds	r7, #32
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	bd80      	pop	{r7, pc}

0800e9f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e9f0:	b480      	push	{r7}
 800e9f2:	b083      	sub	sp, #12
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e9f8:	bf00      	nop
 800e9fa:	370c      	adds	r7, #12
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea02:	4770      	bx	lr

0800ea04 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ea04:	b480      	push	{r7}
 800ea06:	b083      	sub	sp, #12
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ea0c:	bf00      	nop
 800ea0e:	370c      	adds	r7, #12
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr

0800ea18 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b083      	sub	sp, #12
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ea20:	bf00      	nop
 800ea22:	370c      	adds	r7, #12
 800ea24:	46bd      	mov	sp, r7
 800ea26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2a:	4770      	bx	lr

0800ea2c <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b084      	sub	sp, #16
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ea3a:	2b01      	cmp	r3, #1
 800ea3c:	d101      	bne.n	800ea42 <HAL_UARTEx_EnableFifoMode+0x16>
 800ea3e:	2302      	movs	r3, #2
 800ea40:	e02b      	b.n	800ea9a <HAL_UARTEx_EnableFifoMode+0x6e>
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	2201      	movs	r2, #1
 800ea46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	2224      	movs	r2, #36	@ 0x24
 800ea4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	681a      	ldr	r2, [r3, #0]
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	f022 0201 	bic.w	r2, r2, #1
 800ea68:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ea70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800ea78:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	68fa      	ldr	r2, [r7, #12]
 800ea80:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ea82:	6878      	ldr	r0, [r7, #4]
 800ea84:	f000 f8c2 	bl	800ec0c <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	2220      	movs	r2, #32
 800ea8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	2200      	movs	r2, #0
 800ea94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ea98:	2300      	movs	r3, #0
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	3710      	adds	r7, #16
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	bd80      	pop	{r7, pc}

0800eaa2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800eaa2:	b480      	push	{r7}
 800eaa4:	b085      	sub	sp, #20
 800eaa6:	af00      	add	r7, sp, #0
 800eaa8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eab0:	2b01      	cmp	r3, #1
 800eab2:	d101      	bne.n	800eab8 <HAL_UARTEx_DisableFifoMode+0x16>
 800eab4:	2302      	movs	r3, #2
 800eab6:	e027      	b.n	800eb08 <HAL_UARTEx_DisableFifoMode+0x66>
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	2201      	movs	r2, #1
 800eabc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	2224      	movs	r2, #36	@ 0x24
 800eac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	681a      	ldr	r2, [r3, #0]
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	f022 0201 	bic.w	r2, r2, #1
 800eade:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800eae6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	2200      	movs	r2, #0
 800eaec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	68fa      	ldr	r2, [r7, #12]
 800eaf4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	2220      	movs	r2, #32
 800eafa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	2200      	movs	r2, #0
 800eb02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eb06:	2300      	movs	r3, #0
}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	3714      	adds	r7, #20
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb12:	4770      	bx	lr

0800eb14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b084      	sub	sp, #16
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
 800eb1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eb24:	2b01      	cmp	r3, #1
 800eb26:	d101      	bne.n	800eb2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800eb28:	2302      	movs	r3, #2
 800eb2a:	e02d      	b.n	800eb88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2201      	movs	r2, #1
 800eb30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	2224      	movs	r2, #36	@ 0x24
 800eb38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	681a      	ldr	r2, [r3, #0]
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	f022 0201 	bic.w	r2, r2, #1
 800eb52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	689b      	ldr	r3, [r3, #8]
 800eb5a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	683a      	ldr	r2, [r7, #0]
 800eb64:	430a      	orrs	r2, r1
 800eb66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800eb68:	6878      	ldr	r0, [r7, #4]
 800eb6a:	f000 f84f 	bl	800ec0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	68fa      	ldr	r2, [r7, #12]
 800eb74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	2220      	movs	r2, #32
 800eb7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	2200      	movs	r2, #0
 800eb82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eb86:	2300      	movs	r3, #0
}
 800eb88:	4618      	mov	r0, r3
 800eb8a:	3710      	adds	r7, #16
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}

0800eb90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b084      	sub	sp, #16
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	6078      	str	r0, [r7, #4]
 800eb98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eba0:	2b01      	cmp	r3, #1
 800eba2:	d101      	bne.n	800eba8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800eba4:	2302      	movs	r3, #2
 800eba6:	e02d      	b.n	800ec04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	2201      	movs	r2, #1
 800ebac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2224      	movs	r2, #36	@ 0x24
 800ebb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	681a      	ldr	r2, [r3, #0]
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	f022 0201 	bic.w	r2, r2, #1
 800ebce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	689b      	ldr	r3, [r3, #8]
 800ebd6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	683a      	ldr	r2, [r7, #0]
 800ebe0:	430a      	orrs	r2, r1
 800ebe2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f000 f811 	bl	800ec0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	68fa      	ldr	r2, [r7, #12]
 800ebf0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	2220      	movs	r2, #32
 800ebf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	2200      	movs	r2, #0
 800ebfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ec02:	2300      	movs	r3, #0
}
 800ec04:	4618      	mov	r0, r3
 800ec06:	3710      	adds	r7, #16
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	bd80      	pop	{r7, pc}

0800ec0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	b085      	sub	sp, #20
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d108      	bne.n	800ec2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2201      	movs	r2, #1
 800ec20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2201      	movs	r2, #1
 800ec28:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ec2c:	e031      	b.n	800ec92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ec2e:	2310      	movs	r3, #16
 800ec30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ec32:	2310      	movs	r3, #16
 800ec34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	689b      	ldr	r3, [r3, #8]
 800ec3c:	0e5b      	lsrs	r3, r3, #25
 800ec3e:	b2db      	uxtb	r3, r3
 800ec40:	f003 0307 	and.w	r3, r3, #7
 800ec44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	689b      	ldr	r3, [r3, #8]
 800ec4c:	0f5b      	lsrs	r3, r3, #29
 800ec4e:	b2db      	uxtb	r3, r3
 800ec50:	f003 0307 	and.w	r3, r3, #7
 800ec54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ec56:	7bbb      	ldrb	r3, [r7, #14]
 800ec58:	7b3a      	ldrb	r2, [r7, #12]
 800ec5a:	4911      	ldr	r1, [pc, #68]	@ (800eca0 <UARTEx_SetNbDataToProcess+0x94>)
 800ec5c:	5c8a      	ldrb	r2, [r1, r2]
 800ec5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ec62:	7b3a      	ldrb	r2, [r7, #12]
 800ec64:	490f      	ldr	r1, [pc, #60]	@ (800eca4 <UARTEx_SetNbDataToProcess+0x98>)
 800ec66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ec68:	fb93 f3f2 	sdiv	r3, r3, r2
 800ec6c:	b29a      	uxth	r2, r3
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ec74:	7bfb      	ldrb	r3, [r7, #15]
 800ec76:	7b7a      	ldrb	r2, [r7, #13]
 800ec78:	4909      	ldr	r1, [pc, #36]	@ (800eca0 <UARTEx_SetNbDataToProcess+0x94>)
 800ec7a:	5c8a      	ldrb	r2, [r1, r2]
 800ec7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ec80:	7b7a      	ldrb	r2, [r7, #13]
 800ec82:	4908      	ldr	r1, [pc, #32]	@ (800eca4 <UARTEx_SetNbDataToProcess+0x98>)
 800ec84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ec86:	fb93 f3f2 	sdiv	r3, r3, r2
 800ec8a:	b29a      	uxth	r2, r3
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ec92:	bf00      	nop
 800ec94:	3714      	adds	r7, #20
 800ec96:	46bd      	mov	sp, r7
 800ec98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9c:	4770      	bx	lr
 800ec9e:	bf00      	nop
 800eca0:	0800ed8c 	.word	0x0800ed8c
 800eca4:	0800ed94 	.word	0x0800ed94

0800eca8 <memset>:
 800eca8:	4402      	add	r2, r0
 800ecaa:	4603      	mov	r3, r0
 800ecac:	4293      	cmp	r3, r2
 800ecae:	d100      	bne.n	800ecb2 <memset+0xa>
 800ecb0:	4770      	bx	lr
 800ecb2:	f803 1b01 	strb.w	r1, [r3], #1
 800ecb6:	e7f9      	b.n	800ecac <memset+0x4>

0800ecb8 <__libc_init_array>:
 800ecb8:	b570      	push	{r4, r5, r6, lr}
 800ecba:	4d0d      	ldr	r5, [pc, #52]	@ (800ecf0 <__libc_init_array+0x38>)
 800ecbc:	4c0d      	ldr	r4, [pc, #52]	@ (800ecf4 <__libc_init_array+0x3c>)
 800ecbe:	1b64      	subs	r4, r4, r5
 800ecc0:	10a4      	asrs	r4, r4, #2
 800ecc2:	2600      	movs	r6, #0
 800ecc4:	42a6      	cmp	r6, r4
 800ecc6:	d109      	bne.n	800ecdc <__libc_init_array+0x24>
 800ecc8:	4d0b      	ldr	r5, [pc, #44]	@ (800ecf8 <__libc_init_array+0x40>)
 800ecca:	4c0c      	ldr	r4, [pc, #48]	@ (800ecfc <__libc_init_array+0x44>)
 800eccc:	f000 f826 	bl	800ed1c <_init>
 800ecd0:	1b64      	subs	r4, r4, r5
 800ecd2:	10a4      	asrs	r4, r4, #2
 800ecd4:	2600      	movs	r6, #0
 800ecd6:	42a6      	cmp	r6, r4
 800ecd8:	d105      	bne.n	800ece6 <__libc_init_array+0x2e>
 800ecda:	bd70      	pop	{r4, r5, r6, pc}
 800ecdc:	f855 3b04 	ldr.w	r3, [r5], #4
 800ece0:	4798      	blx	r3
 800ece2:	3601      	adds	r6, #1
 800ece4:	e7ee      	b.n	800ecc4 <__libc_init_array+0xc>
 800ece6:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecea:	4798      	blx	r3
 800ecec:	3601      	adds	r6, #1
 800ecee:	e7f2      	b.n	800ecd6 <__libc_init_array+0x1e>
 800ecf0:	0800eda4 	.word	0x0800eda4
 800ecf4:	0800eda4 	.word	0x0800eda4
 800ecf8:	0800eda4 	.word	0x0800eda4
 800ecfc:	0800eda8 	.word	0x0800eda8

0800ed00 <memcpy>:
 800ed00:	440a      	add	r2, r1
 800ed02:	4291      	cmp	r1, r2
 800ed04:	f100 33ff 	add.w	r3, r0, #4294967295
 800ed08:	d100      	bne.n	800ed0c <memcpy+0xc>
 800ed0a:	4770      	bx	lr
 800ed0c:	b510      	push	{r4, lr}
 800ed0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed12:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed16:	4291      	cmp	r1, r2
 800ed18:	d1f9      	bne.n	800ed0e <memcpy+0xe>
 800ed1a:	bd10      	pop	{r4, pc}

0800ed1c <_init>:
 800ed1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed1e:	bf00      	nop
 800ed20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed22:	bc08      	pop	{r3}
 800ed24:	469e      	mov	lr, r3
 800ed26:	4770      	bx	lr

0800ed28 <_fini>:
 800ed28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed2a:	bf00      	nop
 800ed2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed2e:	bc08      	pop	{r3}
 800ed30:	469e      	mov	lr, r3
 800ed32:	4770      	bx	lr
