{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414635495610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414635495633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 23:18:14 2014 " "Processing started: Wed Oct 29 23:18:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414635495633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414635495633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414635495636 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414635496690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "banco.v(21) " "Verilog HDL warning at banco.v(21): extended using \"x\" or \"z\"" {  } { { "banco.v" "" { Text "/home/wagner/Dropbox/UEFS/2014.2/MI_SD/Problema 2/t02-core-musa/rtl/banco.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1414635497037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.v 1 1 " "Found 1 design units, including 1 entities, in source file banco.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.v" "" { Text "/home/wagner/Dropbox/UEFS/2014.2/MI_SD/Problema 2/t02-core-musa/rtl/banco.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635497050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635497050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "/home/wagner/Dropbox/UEFS/2014.2/MI_SD/Problema 2/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635497061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635497061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "/home/wagner/Dropbox/UEFS/2014.2/MI_SD/Problema 2/t02-core-musa/rtl/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635497065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635497065 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out_data banco.v(37) " "Verilog HDL Procedural Assignment error at banco.v(37): object \"out_data\" on left-hand side of assignment must have a variable data type" {  } { { "banco.v" "" { Text "/home/wagner/Dropbox/UEFS/2014.2/MI_SD/Problema 2/t02-core-musa/rtl/banco.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1414635497071 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out_dataB banco.v(38) " "Verilog HDL Procedural Assignment error at banco.v(38): object \"out_dataB\" on left-hand side of assignment must have a variable data type" {  } { { "banco.v" "" { Text "/home/wagner/Dropbox/UEFS/2014.2/MI_SD/Problema 2/t02-core-musa/rtl/banco.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1414635497072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wagner/Dropbox/UEFS/2014.2/MI_SD/Problema 2/t02-core-musa/rtl/output_files/musa.map.smsg " "Generated suppressed messages file /home/wagner/Dropbox/UEFS/2014.2/MI_SD/Problema 2/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414635497206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414635497421 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 29 23:18:17 2014 " "Processing ended: Wed Oct 29 23:18:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414635497421 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414635497421 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414635497421 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414635497421 ""}
