

An example of verilog.
![image](diagram.png)

### Discussion
Q: 花了幾個 cycle?  
    - stage 1: 1 個 cycle 後， sequential 才會 update 所有 reg



### Reference
https://en.wikipedia.org/wiki/Bitonic_sorter 