WARNING: [v++ 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../hls_riscv/RISCV-RV32I-H1/riscv32i.h' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../hls_riscv/RISCV-RV32I-H1/riscv32i.cc' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../hls_riscv/RISCV-RV32I-H1/riscv32i_tb.cc' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i_tb.cc' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../graphcore/kernels/mult_int/mult_int.txt' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/elfo/Documents/ELEC5803/graphcore/kernels/mult_int/mult_int.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cpu' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/elfo/Documents/ELEC5803/riscv_hls/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.96 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.11 seconds; current allocated memory: 251.328 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_riscv/RISCV-RV32I-H1/riscv32i.cc' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:21:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.32 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.55 seconds; current allocated memory: 253.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 11,419 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 843 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 296 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 252 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 255 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:21:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_1> at ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:27:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< PROGRAM_LOOP> at ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34:17 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.44 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.23 seconds; current allocated memory: 254.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 255.918 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 279.188 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 289.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cpu' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpu_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'reg_file'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 290.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpu_Pipeline_PROGRAM_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'reg_file'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'PROGRAM_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'cpu_Pipeline_PROGRAM_LOOP' (loop 'PROGRAM_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation 0 bit ('br_ln134', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134) and 'icmp' operation 1 bit ('icmp_ln42', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cpu_Pipeline_PROGRAM_LOOP' (loop 'PROGRAM_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'br' operation 0 bit ('br_ln149', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149) and 'icmp' operation 1 bit ('icmp_ln42', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cpu_Pipeline_PROGRAM_LOOP' (loop 'PROGRAM_LOOP'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'br' operation 0 bit ('br_ln149', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149) and 'icmp' operation 1 bit ('icmp_ln42', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 7, loop 'PROGRAM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 299.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 299.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cpu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 299.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 299.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpu_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpu_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 299.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpu_Pipeline_PROGRAM_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpu_Pipeline_PROGRAM_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 299.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cpu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cpu/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cpu/pstrb' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'pstrb' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'cpu' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cpu'.
INFO: [RTMG 210-278] Implementing memory 'cpu_reg_file_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 299.047 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 300.477 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 302.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cpu.
INFO: [VLOG 209-307] Generating Verilog RTL for cpu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Jan 31 20:47:19 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/hls_data.json outdir=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip srcdir=/home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip/hdl/verilog
INFO: Copied 6 vhdl file(s) to /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip/hdl/vhdl/cpu.vhd (cpu)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface mem_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elfo/Documents/2025.1/Vivado/data/ip'.
INFO: Add data interface mem_d0
INFO: Add data interface mem_q0
INFO: Add data interface pstrb
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip/component.xml
INFO: Created IP archive /home/elfo/Documents/ELEC5803/riscv_hls/riscv_hls/hls/impl/ip/xilinx_com_hls_cpu_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Jan 31 20:47:21 2026...
INFO: [HLS 200-802] Generated output file riscv_hls/cpu.zip
INFO: [HLS 200-112] Total CPU user time: 9.83 seconds. Total CPU system time: 0.91 seconds. Total elapsed time: 32.08 seconds; peak allocated memory: 306.645 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 35s
