Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Actualizacion3P1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Actualizacion3P1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Actualizacion3P1"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Actualizacion3P1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/UART_baudRateGenerator.vhd" in Library work.
Architecture behavioral of Entity uart_baudrategenerator is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/UART_transmitter.vhd" in Library work.
Architecture behavioral of Entity uart_transmitter is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/UARTPC.vhd" in Library work.
Architecture behavioral of Entity uartpc is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/transmitControler.vhd" in Library work.
Architecture behavioral of Entity transmitcontroler is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/RX.vhd" in Library work.
Architecture behavioral of Entity rx is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/RS232.vhd" in Library work.
Architecture behavioral of Entity rs232 is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/statemachine.vhd" in Library work.
Architecture synth of Entity maquina_estados is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/DIVISOR_FREQ.vhd" in Library work.
Architecture behavioral of Entity divisor_freq is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/Tacometro.vhd" in Library work.
Architecture behavioral of Entity contadorbcd is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/Binary_To_BCD_16b.vhd" in Library work.
Architecture behavioral of Entity binary_to_bcd_16b is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/X7seg.vhd" in Library work.
Architecture behavioral of Entity x7seg is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/Divisor.vhd" in Library work.
Architecture behav of Entity division is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/TOPPP.vhd" in Library work.
Architecture behavioral of Entity proceso_ll_va is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/BluetoothRX.vhd" in Library work.
Architecture behavioral of Entity bluetoothrx is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/UARTPCFULL.vhd" in Library work.
Architecture behavioral of Entity uartpcfull is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/ds18b20.vhd" in Library work.
Architecture behavioral of Entity ds18b20 is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/divider1MHz.vhd" in Library work.
Architecture behavioral of Entity divider1mhz is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/CRC.vhd" in Library work.
Architecture behavioral of Entity crc is up to date.
Compiling vhdl file "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/Actualizacion3P1.vhd" in Library work.
Architecture behavioral of Entity actualizacion3p1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Actualizacion3P1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PROCESO_LL_VA> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BluetoothRX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UARTPCFULL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DS18B20> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divider1MHz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CRC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ContadorBCD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Binary_To_BCD_16b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <X7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <division> in library <work> (architecture <behav>) with generics.
	SIZE = 16

Analyzing hierarchy for entity <RS232> in library <work> (architecture <behavioral>) with generics.
	BAUD_RS232 = 9600
	FPGA_CLK = 50000000

Analyzing hierarchy for entity <maquina_estados> in library <work> (architecture <synth>).

Analyzing hierarchy for entity <DIVISOR_FREQ> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UARTPC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <transmitControler> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART_baudRateGenerator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UART_transmitter> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Actualizacion3P1> in library <work> (Architecture <behavioral>).
Entity <Actualizacion3P1> analyzed. Unit <Actualizacion3P1> generated.

Analyzing Entity <PROCESO_LL_VA> in library <work> (Architecture <behavioral>).
Entity <PROCESO_LL_VA> analyzed. Unit <PROCESO_LL_VA> generated.

Analyzing Entity <ContadorBCD> in library <work> (Architecture <behavioral>).
Entity <ContadorBCD> analyzed. Unit <ContadorBCD> generated.

Analyzing Entity <Binary_To_BCD_16b> in library <work> (Architecture <behavioral>).
Entity <Binary_To_BCD_16b> analyzed. Unit <Binary_To_BCD_16b> generated.

Analyzing Entity <X7seg> in library <work> (Architecture <behavioral>).
Entity <X7seg> analyzed. Unit <X7seg> generated.

Analyzing generic Entity <division> in library <work> (Architecture <behav>).
	SIZE = 16
Entity <division> analyzed. Unit <division> generated.

Analyzing Entity <BluetoothRX> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/BluetoothRX.vhd" line 104: Unconnected output port 'estado' of component 'maquina_estados'.
Entity <BluetoothRX> analyzed. Unit <BluetoothRX> generated.

Analyzing generic Entity <RS232> in library <work> (Architecture <behavioral>).
	BAUD_RS232 = 9600
	FPGA_CLK = 50000000
Entity <RS232> analyzed. Unit <RS232> generated.

Analyzing Entity <maquina_estados> in library <work> (Architecture <synth>).
Entity <maquina_estados> analyzed. Unit <maquina_estados> generated.

Analyzing Entity <DIVISOR_FREQ> in library <work> (Architecture <behavioral>).
Entity <DIVISOR_FREQ> analyzed. Unit <DIVISOR_FREQ> generated.

Analyzing Entity <UARTPCFULL> in library <work> (Architecture <behavioral>).
Entity <UARTPCFULL> analyzed. Unit <UARTPCFULL> generated.

Analyzing Entity <UARTPC> in library <work> (Architecture <behavioral>).
Entity <UARTPC> analyzed. Unit <UARTPC> generated.

Analyzing Entity <UART_baudRateGenerator> in library <work> (Architecture <behavioral>).
Entity <UART_baudRateGenerator> analyzed. Unit <UART_baudRateGenerator> generated.

Analyzing Entity <UART_transmitter> in library <work> (Architecture <behavioral>).
Entity <UART_transmitter> analyzed. Unit <UART_transmitter> generated.

Analyzing Entity <transmitControler> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/transmitControler.vhd" line 249: Width mismatch. <stringToSend_T1> has a width of 16 bits but assigned expression is 2-bit wide.
INFO:Xst:2679 - Register <stringToSend<4>> in unit <transmitControler> has a constant value of 00001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <stringToSend<3>> in unit <transmitControler> has a constant value of 00001101 during circuit operation. The register is replaced by logic.
Entity <transmitControler> analyzed. Unit <transmitControler> generated.

Analyzing Entity <RX> in library <work> (Architecture <behavioral>).
Entity <RX> analyzed. Unit <RX> generated.

Analyzing Entity <DS18B20> in library <work> (Architecture <behavioral>).
Entity <DS18B20> analyzed. Unit <DS18B20> generated.

Analyzing Entity <divider1MHz> in library <work> (Architecture <behavioral>).
Entity <divider1MHz> analyzed. Unit <divider1MHz> generated.

Analyzing Entity <CRC> in library <work> (Architecture <behavioral>).
Entity <CRC> analyzed. Unit <CRC> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DS18B20>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/ds18b20.vhd".
    Found finite state machine <FSM_0> for signal <flag>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk1m                     (rising_edge)        |
    | Clock enable       | flag$cmp_eq0000           (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <write_high_flag>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 29                                             |
    | Inputs             | 13                                             |
    | Outputs            | 6                                              |
    | Clock              | clk1m                     (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 49                                             |
    | Inputs             | 33                                             |
    | Outputs            | 11                                             |
    | Clock              | clk1m                     (rising_edge)        |
    | Power Up State     | wait_800ms                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <write_low_flag>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 29                                             |
    | Inputs             | 13                                             |
    | Outputs            | 5                                              |
    | Clock              | clk1m                     (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <read_bit_flag>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk1m                     (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <crc_en>.
    Found 1-bit tristate buffer for signal <ds_data_bus>.
    Found 72-bit register for signal <dataOut>.
    Found 7-bit register for signal <bit_cnt>.
    Found 7-bit adder for signal <bit_cnt$addsub0000> created at line 169.
    Found 72-bit register for signal <data>.
    Found 7-bit register for signal <GET_DATA_CNT>.
    Found 7-bit adder for signal <GET_DATA_CNT$addsub0000> created at line 142.
    Found 20-bit up counter for signal <i>.
    Found 1-bit register for signal <Mtridata_ds_data_bus> created at line 83.
    Found 7-bit comparator greater for signal <Mtridata_ds_data_bus$cmp_gt0000>.
    Found 1-bit register for signal <Mtrien_ds_data_bus> created at line 83.
    Found 1-bit register for signal <presence_signal>.
    Found 1-bit register for signal <S_reset>.
    Found 7-bit comparator lessequal for signal <state$cmp_le0000>.
    Found 4-bit register for signal <WRITE_BYTE_CNT>.
    Found 4-bit adder for signal <WRITE_BYTE_CNT$addsub0000> created at line 194.
    Found 8-bit register for signal <write_command>.
    Found 1-bit 8-to-1 multiplexer for signal <write_command$mux0000> created at line 189.
    Summary:
	inferred   5 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 175 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <DS18B20> synthesized.


Synthesizing Unit <divider1MHz>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/divider1MHz.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 7-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divider1MHz> synthesized.


Synthesizing Unit <CRC>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/CRC.vhd".
WARNING:Xst:1780 - Signal <data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <crc_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <dataOut>.
    Found 1-bit register for signal <dataValid>.
    Found 7-bit comparator less for signal <crc_state$cmp_lt0000> created at line 88.
    Found 8-bit register for signal <CRC_val>.
    Found 1-bit xor2 for signal <CRC_val_2$xor0000> created at line 91.
    Found 1-bit xor2 for signal <CRC_val_3$xor0000> created at line 92.
    Found 1-bit xor2 for signal <CRC_val_7$xor0000> created at line 90.
    Found 1-bit 72-to-1 multiplexer for signal <dataIn$mux0000> created at line 90.
    Found 72-bit comparator not equal for signal <dataOut$cmp_ne0000> created at line 110.
    Found 7-bit register for signal <i>.
    Found 7-bit adder for signal <i$addsub0000> created at line 101.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <CRC> synthesized.


Synthesizing Unit <ContadorBCD>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/Tacometro.vhd".
    Found 1-bit register for signal <APULSO>.
    Found 16-bit up counter for signal <CONTADOR>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ContadorBCD> synthesized.


Synthesizing Unit <Binary_To_BCD_16b>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/Binary_To_BCD_16b.vhd".
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0000> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0001> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0002> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0003> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0004> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0005> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0006> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0007> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0008> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0009> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0010> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0011> created at line 54.
    Found 5-bit comparator greater for signal <Z_19$cmp_gt0012> created at line 54.
    Found 4-bit adder for signal <Z_19_16$add0000> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0001> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0002> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0003> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0004> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0005> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0006> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0007> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0008> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0009> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0010> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0011> created at line 55.
    Found 4-bit adder for signal <Z_19_16$add0012> created at line 55.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0000> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0001> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0002> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0003> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0004> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0005> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0006> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0007> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0008> created at line 57.
    Found 5-bit comparator greater for signal <Z_23$cmp_gt0009> created at line 57.
    Found 4-bit adder for signal <Z_23_20$add0000> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0001> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0002> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0003> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0004> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0005> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0006> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0007> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0008> created at line 58.
    Found 4-bit adder for signal <Z_23_20$add0009> created at line 58.
    Found 5-bit comparator greater for signal <Z_27$cmp_gt0000> created at line 60.
    Found 5-bit comparator greater for signal <Z_27$cmp_gt0001> created at line 60.
    Found 5-bit comparator greater for signal <Z_27$cmp_gt0002> created at line 60.
    Found 5-bit comparator greater for signal <Z_27$cmp_gt0003> created at line 60.
    Found 5-bit comparator greater for signal <Z_27$cmp_gt0004> created at line 60.
    Found 5-bit comparator greater for signal <Z_27$cmp_gt0005> created at line 60.
    Found 5-bit comparator greater for signal <Z_27$cmp_gt0006> created at line 60.
    Found 4-bit adder for signal <Z_27_24$add0000> created at line 61.
    Found 4-bit adder for signal <Z_27_24$add0001> created at line 61.
    Found 4-bit adder for signal <Z_27_24$add0002> created at line 61.
    Found 4-bit adder for signal <Z_27_24$add0003> created at line 61.
    Found 4-bit adder for signal <Z_27_24$add0004> created at line 61.
    Found 4-bit adder for signal <Z_27_24$add0005> created at line 61.
    Found 4-bit adder for signal <Z_27_24$add0006> created at line 61.
    Found 5-bit comparator greater for signal <Z_28$cmp_gt0000> created at line 64.
    Found 5-bit comparator greater for signal <Z_28$cmp_gt0001> created at line 64.
    Found 5-bit comparator greater for signal <Z_28$cmp_gt0002> created at line 64.
    Found 5-bit comparator greater for signal <Z_29$cmp_gt0000> created at line 64.
    Found 4-bit adder for signal <Z_31_28$add0000> created at line 65.
    Found 4-bit adder for signal <Z_31_28$add0001> created at line 65.
    Found 4-bit adder for signal <Z_31_28$add0002> created at line 65.
    Found 4-bit adder for signal <Z_31_28$add0003> created at line 65.
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred  34 Comparator(s).
Unit <Binary_To_BCD_16b> synthesized.


Synthesizing Unit <X7seg>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/X7seg.vhd".
WARNING:Xst:646 - Signal <aen> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x7-bit ROM for signal <a_to_g>.
    Found 20-bit up counter for signal <clkdiv>.
    Found 4-bit 4-to-1 multiplexer for signal <digit>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <X7seg> synthesized.


Synthesizing Unit <division>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/Divisor.vhd".
    Found 16-bit register for signal <rm>.
    Found 16-bit register for signal <res>.
    Found 32-bit register for signal <buf>.
    Found 16-bit comparator greatequal for signal <buf_0$cmp_ge0000> created at line 57.
    Found 15-bit subtractor for signal <buf_31_16$sub0000> created at line 58.
    Found 16-bit register for signal <dbuf>.
    Found 5-bit register for signal <sm>.
    Found 5-bit adder for signal <sm$addsub0000> created at line 64.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <division> synthesized.


Synthesizing Unit <RS232>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/RS232.vhd".
WARNING:Xst:646 - Signal <rx_vector2<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout_paralelo<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dout_paralelo<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <tx_maquina>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <paralelo_paso>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RX_IN>.
    Found 1-bit register for signal <TX>.
    Found 8-bit register for signal <DOUT>.
    Found 1-bit register for signal <TX_FIN>.
    Found 12-bit up counter for signal <clk_baud>.
    Found 12-bit comparator greatequal for signal <clk_baud$cmp_ge0000> created at line 190.
    Found 1-bit register for signal <clk_flanco>.
    Found 12-bit comparator less for signal <clk_flanco$cmp_lt0000> created at line 190.
    Found 1-bit register for signal <clk_ini>.
    Found 13-bit up counter for signal <clk_tx_baud>.
    Found 13-bit comparator greatequal for signal <clk_tx_baud$cmp_ge0000> created at line 281.
    Found 1-bit register for signal <clk_tx_flanco>.
    Found 13-bit comparator less for signal <clk_tx_flanco$cmp_lt0000> created at line 281.
    Found 1-bit register for signal <clk_tx_ini>.
    Found 8-bit register for signal <dout_paralelo<8:1>>.
    Found 4-bit up counter for signal <n>.
    Found 4-bit comparator less for signal <paralelo_paso$cmp_lt0000> created at line 152.
    Found 5-bit register for signal <rx_vector2>.
    Found 8-bit register for signal <tx_data>.
    Found 8-bit register for signal <tx_data2>.
    Found 4-bit comparator greatequal for signal <tx_data2$cmp_ge0000> created at line 246.
    Found 4-bit comparator less for signal <tx_maquina$cmp_lt0000> created at line 246.
    Found 4-bit register for signal <tx_n>.
    Found 4-bit adder for signal <tx_n$addsub0000> created at line 247.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <RS232> synthesized.


Synthesizing Unit <maquina_estados>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/statemachine.vhd".
    Found finite state machine <FSM_8> for signal <pstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <maquina_estados> synthesized.


Synthesizing Unit <DIVISOR_FREQ>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/DIVISOR_FREQ.vhd".
    Found 24-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <DIVISOR_FREQ> synthesized.


Synthesizing Unit <transmitControler>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/transmitControler.vhd".
WARNING:Xst:1305 - Output <enable_LED> is never assigned. Tied to value 0.
    Found finite state machine <FSM_9> for signal <ctrl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | enable                    (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <dataToSend_T2> of Case statement line 59 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <dataToSend_T2> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <dataToSend_T2>.
    Found 128x8-bit ROM for signal <n0000_0$mux0000>.
    Found 1-bit register for signal <transmitRequest>.
    Found 8-bit register for signal <parallelDataOut>.
    Found 3-bit register for signal <char_send_cnt>.
    Found 3-bit adder for signal <char_send_cnt$addsub0000> created at line 285.
    Found 3-bit comparator less for signal <ctrl_state$cmp_lt0000> created at line 281.
    Found 1-bit register for signal <dataReady_T1>.
    Found 1-bit register for signal <dataReady_T2>.
    Found 8-bit register for signal <dataToSend_T1>.
    Found 125-bit register for signal <dataToSend_T2>.
    Found 3-bit comparator greatequal for signal <parallelDataOut$cmp_ge0000> created at line 281.
    Found 8-bit 4-to-1 multiplexer for signal <parallelDataOut$mux0000> created at line 282.
    Found 16-bit register for signal <stringToSend<1:2>>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred 163 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <transmitControler> synthesized.


Synthesizing Unit <RX>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/RX.vhd".
    Found 1-bit register for signal <BUSY>.
    Found 8-bit register for signal <DATA>.
    Found 4-bit comparator less for signal <BUSY$cmp_lt0000> created at line 74.
    Found 10-bit register for signal <DATAFLL>.
    Found 4-bit register for signal <INDEX>.
    Found 4-bit adder for signal <INDEX$addsub0000> created at line 75.
    Found 4-bit comparator greatequal for signal <INDEX$cmp_ge0000> created at line 74.
    Found 13-bit register for signal <PRSCL>.
    Found 13-bit adder for signal <PRSCL$addsub0000> created at line 68.
    Found 13-bit comparator less for signal <PRSCL$cmp_lt0000> created at line 67.
    Found 1-bit register for signal <RX_FLG>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <RX> synthesized.


Synthesizing Unit <UART_baudRateGenerator>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/UART_baudRateGenerator.vhd".
    Found 1-bit register for signal <baudRateEnable>.
    Found 13-bit up counter for signal <clockCount>.
    Found 13-bit adder for signal <clockCount$add0000> created at line 49.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <UART_baudRateGenerator> synthesized.


Synthesizing Unit <UART_transmitter>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/UART_transmitter.vhd".
    Found finite state machine <FSM_10> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | baudRateEnable            (positive)           |
    | Reset              | enable                    (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <txIsReady>.
    Found 1-bit register for signal <serialDataOut>.
    Found 3-bit register for signal <bitToSend>.
    Found 3-bit adder for signal <bitToSend$addsub0000> created at line 96.
    Found 8-bit register for signal <dataToTx>.
    Found 1-bit register for signal <go>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <UART_transmitter> synthesized.


Synthesizing Unit <PROCESO_LL_VA>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/TOPPP.vhd".
WARNING:Xst:646 - Signal <RLitros> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OUTNivelbcd<18:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OUTLitrosbcd<18:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 3-bit latch for signal <T>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PUMP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SOLE1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SOLE2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <SOLE3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit comparator less for signal <mux0000$cmp_lt0000> created at line 183.
    Found 16-bit subtractor for signal <S3>.
    Found 16-bit comparator lessequal for signal <T$cmp_le0000> created at line 189.
    Found 16-bit comparator less for signal <T$cmp_lt0000> created at line 178.
    Found 16-bit comparator less for signal <T$cmp_lt0001> created at line 180.
    Found 16-bit comparator less for signal <T$or0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <PROCESO_LL_VA> synthesized.


Synthesizing Unit <BluetoothRX>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/BluetoothRX.vhd".
WARNING:Xst:646 - Signal <est_txfin> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <BluetoothRX> synthesized.


Synthesizing Unit <UARTPC>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/UARTPC.vhd".
Unit <UARTPC> synthesized.


Synthesizing Unit <UARTPCFULL>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/UARTPCFULL.vhd".
    Found 8-bit register for signal <DATAOUT>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <UARTPCFULL> synthesized.


Synthesizing Unit <Actualizacion3P1>.
    Related source file is "D:/Otros Archivos/DIGITAL II VHDL/Actualizacion3.1/Actualizacion3P1.vhd".
WARNING:Xst:1306 - Output <LEDR<6:0>> is never assigned.
WARNING:Xst:1780 - Signal <clk1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WATCHDOGRX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TXSTATE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TXLITRO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TMP> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <REQUEST> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GRADOS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DATA4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit comparator greater for signal <ESTADOTEMP$cmp_gt0000> created at line 227.
    Found 3-bit comparator greater for signal <PUMP2$cmp_gt0000> created at line 241.
    Summary:
	inferred   2 Comparator(s).
Unit <Actualizacion3P1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 128x8-bit ROM                                         : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 81
 13-bit adder                                          : 2
 15-bit subtractor                                     : 1
 16-bit subtractor                                     : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 71
 5-bit adder                                           : 1
 7-bit adder                                           : 3
# Counters                                             : 10
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 16-bit up counter                                     : 2
 20-bit up counter                                     : 2
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 183
 1-bit register                                        : 155
 125-bit register                                      : 1
 13-bit register                                       : 1
 16-bit register                                       : 4
 3-bit register                                        : 2
 4-bit register                                        : 3
 5-bit register                                        : 2
 7-bit register                                        : 3
 72-bit register                                       : 1
 8-bit register                                        : 11
# Latches                                              : 5
 1-bit latch                                           : 4
 3-bit latch                                           : 1
# Comparators                                          : 92
 12-bit comparator greatequal                          : 1
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 1
 13-bit comparator greatequal                          : 1
 13-bit comparator less                                : 2
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 4
 16-bit comparator lessequal                           : 1
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 3
 5-bit comparator greater                              : 68
 7-bit comparator greater                              : 1
 7-bit comparator less                                 : 1
 7-bit comparator lessequal                            : 1
 72-bit comparator not equal                           : 1
# Multiplexers                                         : 4
 1-bit 72-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <U4/UART_1/transmitter/txState/FSM> on signal <txState[1:2]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 00
 send_start_bit | 01
 send_data_bits | 11
 send_stop_bit  | 10
----------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <U4/u1/ctrl_state/FSM> on signal <ctrl_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00
 prepare_sequence | 01
 prepare_char     | 10
 send_char        | 11
------------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <U3/U3/pstate/FSM> on signal <pstate[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 001
 0001  | 010
 0010  | 100
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <U3/U1/paralelo_paso/FSM> on signal <paralelo_paso[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0100000
 100   | 0010000
 101   | 0001000
 110   | 1000000
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <U3/U1/tx_maquina/FSM> on signal <tx_maquina[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <U8/crc_state/FSM> on signal <crc_state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 crc_calc  | 01
 crc_check | 10
-----------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <U6/read_bit_flag/FSM> on signal <read_bit_flag[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <U6/write_low_flag/FSM> on signal <write_low_flag[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <U6/state/FSM> on signal <state[1:9]> with one-hot encoding.
-------------------------
 State      | Encoding
-------------------------
 wait_800ms | 000000001
 reset      | 000000100
 presence   | 000000010
 send       | 000001000
 write_byte | 000010000
 write_low  | 010000000
 write_high | 100000000
 get_data   | 000100000
 read_bit   | 001000000
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U6/write_high_flag/FSM> on signal <write_high_flag[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U6/flag/FSM> on signal <flag[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
WARNING:Xst:1290 - Hierarchical block <U8> is unconnected in block <Actualizacion3P1>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <dbuf_0> in Unit <div> is equivalent to the following 9 FFs/Latches, which will be removed : <dbuf_1> <dbuf_7> <dbuf_9> <dbuf_10> <dbuf_11> <dbuf_12> <dbuf_13> <dbuf_14> <dbuf_15> 
INFO:Xst:2261 - The FF/Latch <dbuf_2> in Unit <div> is equivalent to the following 5 FFs/Latches, which will be removed : <dbuf_3> <dbuf_4> <dbuf_5> <dbuf_6> <dbuf_8> 
INFO:Xst:2261 - The FF/Latch <dataToSend_T2_0> in Unit <u1> is equivalent to the following 123 FFs/Latches, which will be removed : <dataToSend_T2_1> <dataToSend_T2_2> <dataToSend_T2_3> <dataToSend_T2_4> <dataToSend_T2_5> <dataToSend_T2_6> <dataToSend_T2_7> <dataToSend_T2_8> <dataToSend_T2_9> <dataToSend_T2_10> <dataToSend_T2_11> <dataToSend_T2_12> <dataToSend_T2_13> <dataToSend_T2_14> <dataToSend_T2_15> <dataToSend_T2_16> <dataToSend_T2_18> <dataToSend_T2_19> <dataToSend_T2_20> <dataToSend_T2_21> <dataToSend_T2_22> <dataToSend_T2_23> <dataToSend_T2_24> <dataToSend_T2_25> <dataToSend_T2_26> <dataToSend_T2_27> <dataToSend_T2_28> <dataToSend_T2_29> <dataToSend_T2_30> <dataToSend_T2_31> <dataToSend_T2_32> <dataToSend_T2_33> <dataToSend_T2_34> <dataToSend_T2_35> <dataToSend_T2_36> <dataToSend_T2_37> <dataToSend_T2_38> <dataToSend_T2_39> <dataToSend_T2_40> <dataToSend_T2_41> <dataToSend_T2_42> <dataToSend_T2_43> <dataToSend_T2_44> <dataToSend_T2_45> <dataToSend_T2_46> <dataToSend_T2_47> <dataToSend_T2_48>
   <dataToSend_T2_49> <dataToSend_T2_50> <dataToSend_T2_51> <dataToSend_T2_52> <dataToSend_T2_53> <dataToSend_T2_54> <dataToSend_T2_55> <dataToSend_T2_56> <dataToSend_T2_57> <dataToSend_T2_58> <dataToSend_T2_59> <dataToSend_T2_60> <dataToSend_T2_61> <dataToSend_T2_62> <dataToSend_T2_63> <dataToSend_T2_64> <dataToSend_T2_65> <dataToSend_T2_66> <dataToSend_T2_67> <dataToSend_T2_68> <dataToSend_T2_69> <dataToSend_T2_70> <dataToSend_T2_71> <dataToSend_T2_72> <dataToSend_T2_73> <dataToSend_T2_74> <dataToSend_T2_75> <dataToSend_T2_76> <dataToSend_T2_77> <dataToSend_T2_78> <dataToSend_T2_79> <dataToSend_T2_80> <dataToSend_T2_81> <dataToSend_T2_82> <dataToSend_T2_83> <dataToSend_T2_84> <dataToSend_T2_85> <dataToSend_T2_86> <dataToSend_T2_87> <dataToSend_T2_88> <dataToSend_T2_89> <dataToSend_T2_90> <dataToSend_T2_91> <dataToSend_T2_92> <dataToSend_T2_93> <dataToSend_T2_94> <dataToSend_T2_95> <dataToSend_T2_96> <dataToSend_T2_97> <dataToSend_T2_98> <dataToSend_T2_99> <dataToSend_T2_100> <dataToSend_T2_101>
   <dataToSend_T2_102> <dataToSend_T2_103> <dataToSend_T2_104> <dataToSend_T2_105> <dataToSend_T2_106> <dataToSend_T2_107> <dataToSend_T2_108> <dataToSend_T2_109> <dataToSend_T2_110> <dataToSend_T2_111> <dataToSend_T2_112> <dataToSend_T2_113> <dataToSend_T2_114> <dataToSend_T2_115> <dataToSend_T2_116> <dataToSend_T2_117> <dataToSend_T2_118> <dataToSend_T2_119> <dataToSend_T2_120> <dataToSend_T2_121> <dataToSend_T2_122> <dataToSend_T2_123> <dataToSend_T2_124> 
INFO:Xst:2261 - The FF/Latch <RX_FLG> in Unit <U2> is equivalent to the following FF/Latch, which will be removed : <BUSY> 
WARNING:Xst:1710 - FF/Latch <dbuf_0> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbuf_2> (without init value) has a constant value of 1 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data2_7> (without init value) has a constant value of 1 in block <U1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stringToSend_2_0> has a constant value of 0 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stringToSend_2_2> has a constant value of 0 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stringToSend_2_3> has a constant value of 0 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stringToSend_2_5> has a constant value of 0 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stringToSend_2_6> has a constant value of 0 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stringToSend_2_7> has a constant value of 0 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataToSend_T2_0> (without init value) has a constant value of 0 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dataToSend_T2_17> (without init value) has a constant value of 1 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_command_0> (without init value) has a constant value of 0 in block <U6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_ds_data_bus> (without init value) has a constant value of 0 in block <U6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_vector2_4> of sequential type is unconnected in block <U1>.
WARNING:Xst:2677 - Node <dataOut_0> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_1> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_2> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_3> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_16> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_17> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_18> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_19> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_20> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_21> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_22> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_23> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_24> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_25> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_26> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_27> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_28> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_29> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_30> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_31> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_32> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_33> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_34> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_35> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_36> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_37> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_38> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_39> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_40> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_41> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_42> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_43> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_44> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_45> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_46> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_47> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_48> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_49> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_50> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_51> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_52> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_53> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_54> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_55> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_56> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_57> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_58> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_59> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_60> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_61> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_62> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_63> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_64> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_65> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_66> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_67> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_68> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_69> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_70> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <dataOut_71> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_69> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_71> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_70> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_66> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_68> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_67> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_63> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_65> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_64> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_60> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_62> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_61> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_59> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_58> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_55> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_57> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_56> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_52> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_54> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_53> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_49> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_51> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_50> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_48> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_47> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_44> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_46> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_45> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_41> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_43> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_42> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_38> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_40> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_39> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_37> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_36> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_33> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_35> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_34> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_30> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_32> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_31> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_27> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_29> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_28> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_26> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_25> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_22> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_24> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_23> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_19> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_21> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_20> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_16> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_18> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_17> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_3> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_0> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_2> of sequential type is unconnected in block <U6>.
WARNING:Xst:2677 - Node <data_1> of sequential type is unconnected in block <U6>.
WARNING:Xst:2404 -  FFs/Latches <dbuf<15:9>> (without init value) have a constant value of 0 in block <division>.
WARNING:Xst:2404 -  FFs/Latches <dataToSend_T2<124:18>> (without init value) have a constant value of 0 in block <transmitControler>.

Synthesizing (advanced) Unit <transmitControler>.
INFO:Xst:3044 - The ROM <Mrom_n0000_0_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <dataToSend_T1>.
INFO:Xst:3225 - The RAM <Mrom_n0000_0_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <TX1>           | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_in_1>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <transmitControler> synthesized (advanced).
WARNING:Xst:2677 - Node <rx_vector2_4> of sequential type is unconnected in block <RS232>.
WARNING:Xst:2677 - Node <dataToSend_T1_0> of sequential type is unconnected in block <transmitControler>.
WARNING:Xst:2677 - Node <dataToSend_T1_1> of sequential type is unconnected in block <transmitControler>.
WARNING:Xst:2677 - Node <dataToSend_T1_2> of sequential type is unconnected in block <transmitControler>.
WARNING:Xst:2677 - Node <dataToSend_T1_3> of sequential type is unconnected in block <transmitControler>.
WARNING:Xst:2677 - Node <dataToSend_T1_4> of sequential type is unconnected in block <transmitControler>.
WARNING:Xst:2677 - Node <dataToSend_T1_5> of sequential type is unconnected in block <transmitControler>.
WARNING:Xst:2677 - Node <dataToSend_T1_6> of sequential type is unconnected in block <transmitControler>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 11
# RAMs                                                 : 1
 128x8-bit single-port block RAM                       : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 81
 13-bit adder                                          : 2
 15-bit subtractor                                     : 1
 16-bit subtractor                                     : 1
 3-bit adder                                           : 4
 4-bit adder                                           : 69
 5-bit adder                                           : 1
 7-bit adder                                           : 3
# Counters                                             : 10
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 16-bit up counter                                     : 2
 20-bit up counter                                     : 2
 24-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 444
 Flip-Flops                                            : 444
# Latches                                              : 5
 1-bit latch                                           : 4
 3-bit latch                                           : 1
# Comparators                                          : 92
 12-bit comparator greatequal                          : 1
 12-bit comparator greater                             : 1
 12-bit comparator less                                : 1
 13-bit comparator greatequal                          : 1
 13-bit comparator less                                : 2
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 4
 16-bit comparator lessequal                           : 1
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 3
 5-bit comparator greater                              : 68
 7-bit comparator greater                              : 1
 7-bit comparator less                                 : 1
 7-bit comparator lessequal                            : 1
 72-bit comparator not equal                           : 1
# Multiplexers                                         : 4
 1-bit 72-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <write_command_0> (without init value) has a constant value of 0 in block <DS18B20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbuf_0> (without init value) has a constant value of 0 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbuf_1> (without init value) has a constant value of 0 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbuf_2> (without init value) has a constant value of 1 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbuf_3> (without init value) has a constant value of 1 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbuf_4> (without init value) has a constant value of 1 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbuf_5> (without init value) has a constant value of 1 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbuf_6> (without init value) has a constant value of 1 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbuf_7> (without init value) has a constant value of 0 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbuf_8> (without init value) has a constant value of 1 in block <division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data2_7> (without init value) has a constant value of 1 in block <RS232>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stringToSend_2_7> has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stringToSend_2_6> has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stringToSend_2_5> has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stringToSend_2_3> has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stringToSend_2_2> has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stringToSend_2_0> has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_17> (without init value) has a constant value of 1 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_16> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_15> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_14> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_13> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_12> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_11> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_10> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_9> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_8> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_7> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_6> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_5> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_4> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_3> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_2> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_1> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataToSend_T2_0> (without init value) has a constant value of 0 in block <transmitControler>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <stringToSend_2_1> in Unit <transmitControler> is equivalent to the following FF/Latch, which will be removed : <stringToSend_2_4> 
INFO:Xst:2261 - The FF/Latch <RX_FLG> in Unit <RX> is equivalent to the following FF/Latch, which will be removed : <BUSY> 
WARNING:Xst:1710 - FF/Latch <U6/Mtridata_ds_data_bus> (without init value) has a constant value of 0 in block <Actualizacion3P1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Actualizacion3P1> ...
WARNING:Xst:1710 - FF/Latch <U6/write_command_2> (without init value) has a constant value of 1 in block <Actualizacion3P1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CRC> ...

Optimizing unit <Binary_To_BCD_16b> ...

Optimizing unit <X7seg> ...

Optimizing unit <division> ...

Optimizing unit <RS232> ...

Optimizing unit <transmitControler> ...

Optimizing unit <RX> ...

Optimizing unit <UART_transmitter> ...

Optimizing unit <PROCESO_LL_VA> ...

Optimizing unit <UARTPCFULL> ...
WARNING:Xst:2677 - Node <U6/data_1> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_2> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_0> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_3> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_16> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_17> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_19> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_20> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_18> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_22> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_23> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_21> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_25> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_26> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_24> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_28> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_29> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_27> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_31> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_32> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_30> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_34> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_35> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_33> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_37> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_38> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_36> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_40> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_41> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_39> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_43> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_44> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_42> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_46> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_47> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_45> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_49> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_50> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_48> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_52> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_53> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_51> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_55> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_56> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_54> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_58> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_59> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_57> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_61> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_62> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_60> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_64> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_65> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_63> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_67> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_68> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_66> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_70> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_71> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/data_69> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_71> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_70> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_69> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_68> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_67> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_66> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_65> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_64> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_63> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_62> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_61> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_60> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_59> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_58> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_57> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_56> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_55> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_54> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_53> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_52> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_51> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_50> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_49> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_48> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_47> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_46> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_45> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_44> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_43> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_42> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_41> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_40> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_39> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_38> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_37> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_36> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_35> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_34> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_33> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_32> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_31> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_30> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_29> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_28> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_27> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_26> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_25> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_24> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_23> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_22> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_21> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_20> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_19> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_18> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_17> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_16> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_3> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_2> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_1> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/dataOut_0> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U6/crc_en> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/crc_state_FSM_FFd2> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/crc_state_FSM_FFd1> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_15> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_14> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_13> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_12> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_11> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_10> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_9> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_8> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_7> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_6> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_5> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_4> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_3> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_2> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_1> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataOut_0> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/dataValid> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/i_6> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/i_5> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/i_4> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/i_3> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/i_2> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/i_1> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/i_0> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/CRC_val_7> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/CRC_val_5> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/CRC_val_4> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/CRC_val_6> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/CRC_val_3> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/CRC_val_2> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/CRC_val_0> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U8/CRC_val_1> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U3/U1/TX_FIN> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U3/U1/RX_IN> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/buf_31> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_0> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_1> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_2> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_3> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_4> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_5> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_6> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_7> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_8> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_9> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_10> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_11> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_12> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_13> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_14> of sequential type is unconnected in block <Actualizacion3P1>.
WARNING:Xst:2677 - Node <U1/div/rm_15> of sequential type is unconnected in block <Actualizacion3P1>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Actualizacion3P1, actual ratio is 10.
FlipFlop U6/state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 420
 Flip-Flops                                            : 420

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Actualizacion3P1.ngr
Top Level Output File Name         : Actualizacion3P1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 55

Cell Usage :
# BELS                             : 1312
#      GND                         : 1
#      INV                         : 41
#      LUT1                        : 178
#      LUT2                        : 98
#      LUT2_D                      : 4
#      LUT2_L                      : 3
#      LUT3                        : 154
#      LUT3_D                      : 7
#      LUT3_L                      : 5
#      LUT4                        : 306
#      LUT4_D                      : 16
#      LUT4_L                      : 14
#      MULT_AND                    : 1
#      MUXCY                       : 254
#      MUXF5                       : 39
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 189
# FlipFlops/Latches                : 427
#      FD                          : 44
#      FD_1                        : 8
#      FDC                         : 51
#      FDCE                        : 48
#      FDE                         : 132
#      FDP                         : 1
#      FDR                         : 72
#      FDRE                        : 25
#      FDRS                        : 1
#      FDRSE                       : 1
#      FDS                         : 25
#      FDSE                        : 12
#      LD                          : 4
#      LDCP                        : 3
# RAMS                             : 1
#      RAMB16_S9                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 9
#      IOBUF                       : 1
#      OBUF                        : 37
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      445  out of   4656     9%  
 Number of Slice Flip Flops:            423  out of   9312     4%  
 Number of 4 input LUTs:                826  out of   9312     8%  
 Number of IOs:                          55
 Number of bonded IOBs:                  48  out of    232    20%  
    IOB Flip Flops:                       4
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+----------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)      | Load  |
------------------------------------------------+----------------------------+-------+
MHZ50                                           | BUFGP                      | 317   |
U3/U4/q_23                                      | NONE(U3/U3/pstate_FSM_FFd3)| 3     |
U7/clk_out1                                     | BUFG                       | 93    |
U1/T_cmp_le0000(U1/Mcompar_T_cmp_le0000_cy<8>:O)| NONE(*)(U1/T_2)            | 3     |
U1/PUMP_not0001(U1/PUMP_not00011:O)             | NONE(*)(U1/PUMP)           | 4     |
U4/U2/RX_FLG                                    | NONE(U4/DATAOUT_7)         | 8     |
------------------------------------------------+----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------+------------------------+-------+
Control Signal                                        | Buffer(FF name)        | Load  |
------------------------------------------------------+------------------------+-------+
R                                                     | IBUF                   | 100   |
U1/T_0__or0000(U1/T_0__or00001:O)                     | NONE(U1/T_0)           | 1     |
U1/T_0__or0001(U1/T_0__or00011:O)                     | NONE(U1/T_0)           | 1     |
U1/T_1__and0000(U1/Mcompar_T_or0000_cy<4>_inv_INV_0:O)| NONE(U1/T_1)           | 1     |
U1/T_1__or0000(U1/T_1__or00001:O)                     | NONE(U1/T_1)           | 1     |
U1/T_2__or0000(U1/T_2__or00001:O)                     | NONE(U1/T_2)           | 1     |
U6/Mtridata_ds_data_bus(XST_GND:G)                    | NONE(U1/T_2)           | 1     |
------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.222ns (Maximum Frequency: 138.457MHz)
   Minimum input arrival time before clock: 5.354ns
   Maximum output required time after clock: 24.496ns
   Maximum combinational path delay: 6.966ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MHZ50'
  Clock period: 7.222ns (frequency: 138.457MHz)
  Total number of paths / destination ports: 5093 / 502
-------------------------------------------------------------------------
Delay:               7.222ns (Levels of Logic = 6)
  Source:            U4/UART_1/baudRateGenerator/clockCount_1 (FF)
  Destination:       U4/UART_1/baudRateGenerator/clockCount_12 (FF)
  Source Clock:      MHZ50 rising
  Destination Clock: MHZ50 rising

  Data Path: U4/UART_1/baudRateGenerator/clockCount_1 to U4/UART_1/baudRateGenerator/clockCount_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  U4/UART_1/baudRateGenerator/clockCount_1 (U4/UART_1/baudRateGenerator/clockCount_1)
     LUT1:I0->O            1   0.612   0.000  U4/UART_1/baudRateGenerator/Madd_clockCount_add0000_cy<1>_rt (U4/UART_1/baudRateGenerator/Madd_clockCount_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  U4/UART_1/baudRateGenerator/Madd_clockCount_add0000_cy<1> (U4/UART_1/baudRateGenerator/Madd_clockCount_add0000_cy<1>)
     XORCY:CI->O           2   0.699   0.532  U4/UART_1/baudRateGenerator/Madd_clockCount_add0000_xor<2> (U4/UART_1/baudRateGenerator/clockCount_add0000<2>)
     LUT2_L:I0->LO         1   0.612   0.103  U4/UART_1/baudRateGenerator/clockCount_cmp_eq000041 (U4/UART_1/baudRateGenerator/clockCount_cmp_eq000041)
     LUT4:I3->O            1   0.612   0.360  U4/UART_1/baudRateGenerator/clockCount_cmp_eq000051 (U4/UART_1/baudRateGenerator/clockCount_cmp_eq000051)
     LUT4:I3->O           13   0.612   0.836  U4/UART_1/baudRateGenerator/clockCount_or00001 (U4/UART_1/baudRateGenerator/clockCount_or0000)
     FDR:R                     0.795          U4/UART_1/baudRateGenerator/clockCount_0
    ----------------------------------------
    Total                      7.222ns (4.860ns logic, 2.362ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/U4/q_23'
  Clock period: 1.384ns (frequency: 722.648MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.384ns (Levels of Logic = 0)
  Source:            U3/U3/pstate_FSM_FFd2 (FF)
  Destination:       U3/U3/pstate_FSM_FFd1 (FF)
  Source Clock:      U3/U4/q_23 rising
  Destination Clock: U3/U4/q_23 rising

  Data Path: U3/U3/pstate_FSM_FFd2 to U3/U3/pstate_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.514   0.602  U3/U3/pstate_FSM_FFd2 (U3/U3/pstate_FSM_FFd2)
     FDC:D                     0.268          U3/U3/pstate_FSM_FFd1
    ----------------------------------------
    Total                      1.384ns (0.782ns logic, 0.602ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U7/clk_out1'
  Clock period: 6.603ns (frequency: 151.452MHz)
  Total number of paths / destination ports: 1677 / 154
-------------------------------------------------------------------------
Delay:               6.603ns (Levels of Logic = 5)
  Source:            U6/i_15 (FF)
  Destination:       U6/Mtrien_ds_data_bus (FF)
  Source Clock:      U7/clk_out1 rising
  Destination Clock: U7/clk_out1 rising

  Data Path: U6/i_15 to U6/Mtrien_ds_data_bus
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  U6/i_15 (U6/i_15)
     LUT4:I0->O            2   0.612   0.410  U6/Mtridata_ds_data_bus_not000111137 (U6/Mtridata_ds_data_bus_not000111137)
     LUT4:I2->O            8   0.612   0.646  U6/presence_signal_not0001110 (N6)
     LUT4:I3->O            1   0.612   0.360  U6/Mtridata_ds_data_bus_not00019_SW0 (N168)
     LUT4_L:I3->LO         1   0.612   0.169  U6/Mtridata_ds_data_bus_not00019 (U6/Mtridata_ds_data_bus_not00019)
     LUT4:I1->O            1   0.612   0.357  U6/Mtridata_ds_data_bus_not0001155 (U6/Mtridata_ds_data_bus_not0001)
     FDE:CE                    0.483          U6/Mtrien_ds_data_bus
    ----------------------------------------
    Total                      6.603ns (4.057ns logic, 2.546ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U7/clk_out1'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              5.354ns (Levels of Logic = 4)
  Source:            DQ (PAD)
  Destination:       U6/dataOut_14 (FF)
  Destination Clock: U7/clk_out1 rising

  Data Path: DQ to U6/dataOut_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          15   1.106   1.016  DQ_IOBUF (N150)
     LUT2:I0->O            3   0.612   0.520  U6/state_FSM_FFd9-In11 (N311)
     LUT4_D:I1->O          5   0.612   0.607  U6/dataOut_mux0000<0>11 (N0)
     LUT4:I1->O            1   0.612   0.000  U6/dataOut_mux0000<6>1 (U6/dataOut_mux0000<6>)
     FD:D                      0.268          U6/dataOut_6
    ----------------------------------------
    Total                      5.354ns (3.210ns logic, 2.144ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MHZ50'
  Total number of paths / destination ports: 159 / 159
-------------------------------------------------------------------------
Offset:              4.664ns (Levels of Logic = 3)
  Source:            SW (PAD)
  Destination:       U4/UART_1/baudRateGenerator/baudRateEnable (FF)
  Destination Clock: MHZ50 rising

  Data Path: SW to U4/UART_1/baudRateGenerator/baudRateEnable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  SW_IBUF (SW_IBUF)
     LUT4:I0->O            1   0.612   0.387  U4/UART_1/baudRateGenerator/clockCount_cmp_eq000051_SW0 (N179)
     LUT4:I2->O            1   0.612   0.357  U4/UART_1/baudRateGenerator/baudRateEnable_or00001 (U4/UART_1/baudRateGenerator/baudRateEnable_or0000)
     FDR:R                     0.795          U4/UART_1/baudRateGenerator/baudRateEnable
    ----------------------------------------
    Total                      4.664ns (3.125ns logic, 1.539ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/PUMP_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.707ns (Levels of Logic = 2)
  Source:            FWYN (PAD)
  Destination:       U1/SOLE2 (LATCH)
  Destination Clock: U1/PUMP_not0001 falling

  Data Path: FWYN to U1/SOLE2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  FWYN_IBUF (FWYN_IBUF)
     LUT4:I0->O            1   0.612   0.000  U1/SOLE2_mux00061 (U1/SOLE2_mux0006)
     LD:D                      0.268          U1/SOLE2
    ----------------------------------------
    Total                      2.707ns (1.986ns logic, 0.721ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U7/clk_out1'
  Total number of paths / destination ports: 37 / 4
-------------------------------------------------------------------------
Offset:              7.503ns (Levels of Logic = 12)
  Source:            U6/dataOut_4 (FF)
  Destination:       SOLENOIDE4 (PAD)
  Source Clock:      U7/clk_out1 rising

  Data Path: U6/dataOut_4 to SOLENOIDE4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.520  U6/dataOut_4 (U6/dataOut_4)
     LUT2:I1->O            1   0.612   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_lut<0> (Mcompar_ESTADOTEMP_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<0> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<1> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<2> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<3> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<4> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<5> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<6> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<7> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<7>)
     MUXCY:CI->O           2   0.399   0.532  Mcompar_ESTADOTEMP_cmp_gt0000_cy<8> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<8>)
     LUT2:I0->O            2   0.612   0.380  PUMP2_and00001 (BOMBA2_OBUF)
     OBUF:I->O                 3.169          SOLENOIDE4_OBUF (SOLENOIDE4)
    ----------------------------------------
    Total                      7.503ns (6.071ns logic, 1.432ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/PUMP_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            U1/SOLE1 (LATCH)
  Destination:       SOLENOIDE1 (PAD)
  Source Clock:      U1/PUMP_not0001 falling

  Data Path: U1/SOLE1 to SOLENOIDE1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  U1/SOLE1 (U1/SOLE1)
     OBUF:I->O                 3.169          SOLENOIDE1_OBUF (SOLENOIDE1)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MHZ50'
  Total number of paths / destination ports: 90120844 / 32
-------------------------------------------------------------------------
Offset:              24.496ns (Levels of Logic = 18)
  Source:            U1/div/res_13 (FF)
  Destination:       SEG7<4> (PAD)
  Source Clock:      MHZ50 rising

  Data Path: U1/div/res_13 to SEG7<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.514   0.849  U1/div/res_13 (U1/div/res_13)
     LUT4:I0->O            5   0.612   0.607  U1/Binary_BCD1/Z_19_mux00011 (U1/Binary_BCD1/Z_19_mux0001)
     LUT4:I1->O            6   0.612   0.599  U1/Binary_BCD1/Z_19_mux000211 (U1/Binary_BCD1/N42)
     LUT3:I2->O            4   0.612   0.651  U1/Binary_BCD1/Z_17_mux000311 (U1/Binary_BCD1/N111)
     LUT3:I0->O            3   0.612   0.520  U1/Binary_BCD1/Z_19_mux000311 (U1/Binary_BCD1/N43)
     LUT3:I1->O            2   0.612   0.410  U1/Binary_BCD1/Madd_Z_23_20_add0001_cy<1>11 (U1/Binary_BCD1/Madd_Z_23_20_add0001_cy<1>)
     LUT4:I2->O            2   0.612   0.532  U1/Binary_BCD1/Z_23_mux000136 (U1/Binary_BCD1/Z_23_mux0001)
     LUT3:I0->O            3   0.612   0.603  U1/Binary_BCD1/Z_21_mux000211 (U1/Binary_BCD1/N22)
     LUT4:I0->O            3   0.612   0.603  U1/Binary_BCD1/Z_21_mux00021 (U1/Binary_BCD1/Madd_Z_23_20_add0003_lut<2>)
     LUT4:I0->O            3   0.612   0.481  U1/Binary_BCD1/Z_22_mux00031 (U1/Binary_BCD1/Madd_Z_23_20_add0004_lut<3>)
     LUT4:I2->O            3   0.612   0.603  U1/Binary_BCD1/Z_22_mux00041 (U1/Binary_BCD1/Madd_Z_23_20_add0005_lut<3>)
     LUT4:I0->O            3   0.612   0.603  U1/Binary_BCD1/Z_21_mux000611 (U1/Binary_BCD1/N26)
     LUT4:I0->O            3   0.612   0.603  U1/Binary_BCD1/Z_21_mux00061 (U1/Binary_BCD1/Madd_Z_23_20_add0007_lut<2>)
     LUT4:I0->O            3   0.612   0.603  U1/Binary_BCD1/Z_22_mux00071 (U1/Binary_BCD1/Madd_Z_23_20_add0008_lut<3>)
     LUT4:I0->O            3   0.612   0.603  U1/Binary_BCD1/Z_21_mux000911 (U1/Binary_BCD1/N29)
     LUT4:I0->O            1   0.612   0.426  U1/seg/Mmux_digit625 (U1/seg/Mmux_digit625)
     LUT4:I1->O            7   0.612   0.754  U1/seg/Mmux_digit6103 (U1/seg/digit<2>)
     LUT4:I0->O            1   0.612   0.357  U1/seg/Mrom_a_to_g41 (SEG7_4_OBUF)
     OBUF:I->O                 3.169          SEG7_4_OBUF (SEG7<4>)
    ----------------------------------------
    Total                     24.496ns (14.087ns logic, 10.409ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U4/U2/RX_FLG'
  Total number of paths / destination ports: 48 / 3
-------------------------------------------------------------------------
Offset:              8.530ns (Levels of Logic = 13)
  Source:            U4/DATAOUT_0 (FF)
  Destination:       SOLENOIDE4 (PAD)
  Source Clock:      U4/U2/RX_FLG falling

  Data Path: U4/DATAOUT_0 to SOLENOIDE4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.514   0.426  U4/DATAOUT_0 (U4/DATAOUT_0)
     LUT3:I1->O            1   0.612   0.509  ORRXTEMP<0>1 (ORRXTEMP<0>)
     LUT2:I0->O            1   0.612   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_lut<0> (Mcompar_ESTADOTEMP_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<0> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<1> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<2> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<3> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<4> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<5> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<6> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_ESTADOTEMP_cmp_gt0000_cy<7> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<7>)
     MUXCY:CI->O           2   0.399   0.532  Mcompar_ESTADOTEMP_cmp_gt0000_cy<8> (Mcompar_ESTADOTEMP_cmp_gt0000_cy<8>)
     LUT2:I0->O            2   0.612   0.380  PUMP2_and00001 (BOMBA2_OBUF)
     OBUF:I->O                 3.169          SOLENOIDE4_OBUF (SOLENOIDE4)
    ----------------------------------------
    Total                      8.530ns (6.683ns logic, 1.847ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/T_cmp_le0000'
  Total number of paths / destination ports: 30 / 10
-------------------------------------------------------------------------
Offset:              7.886ns (Levels of Logic = 4)
  Source:            U1/T_2 (LATCH)
  Destination:       SEG7<4> (PAD)
  Source Clock:      U1/T_cmp_le0000 falling

  Data Path: U1/T_2 to SEG7<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             8   0.588   0.673  U1/T_2 (U1/T_2)
     LUT4:I2->O            1   0.612   0.509  U1/seg/Mmux_digit691 (U1/seg/Mmux_digit691)
     LUT4:I0->O            7   0.612   0.754  U1/seg/Mmux_digit6103 (U1/seg/digit<2>)
     LUT4:I0->O            1   0.612   0.357  U1/seg/Mrom_a_to_g41 (SEG7_4_OBUF)
     OBUF:I->O                 3.169          SEG7_4_OBUF (SEG7<4>)
    ----------------------------------------
    Total                      7.886ns (5.593ns logic, 2.293ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               6.966ns (Levels of Logic = 4)
  Source:            FWYN (PAD)
  Destination:       SOLENOIDE4 (PAD)

  Data Path: FWYN to SOLENOIDE4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.638  FWYN_IBUF (FWYN_IBUF)
     LUT4:I1->O            2   0.612   0.449  ESTADOTEMP11 (N161)
     LUT2:I1->O            2   0.612   0.380  PUMP2_and00001 (BOMBA2_OBUF)
     OBUF:I->O                 3.169          SOLENOIDE4_OBUF (SOLENOIDE4)
    ----------------------------------------
    Total                      6.966ns (5.499ns logic, 1.467ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.68 secs
 
--> 

Total memory usage is 270880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  383 (   0 filtered)
Number of infos    :   16 (   0 filtered)

