#! /usr/bin/env python3.4
#
# $Author$
# $Date$
# $HeadURL$
# $Revision$

from HardwareTasks import *


def verilog2vhdl(ver_line):
    try:
        item = processLine(ver_line)
        rstr = item[1]+": "+item[0] + " PORT MAP("
        for prt in item[2]:
            rstr += prt[0]+"=>"+prt[1]+", "
        rstr = rstr[:-2] + ");"
        return rstr
    except:
        return "Error: Bad Line."
    finally:
        pass


def convertNetlist(sourceFile, targetFile):
    wL = ""
    with open(sourceFile, 'r') as f:
        data = f.readlines()
    with open(targetFile, 'w') as f:
        for item in data:
            wL += verilog2vhdl(item) + "\n"
        f.writelines(wL)

if __name__ == "__main__":
    pass

