#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 14 20:46:45 2024
# Process ID: 14384
# Current directory: C:/Users/Dinesh/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16840
# Log file: C:/Users/Dinesh/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/Dinesh/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/B.tech Second year/Digital design/fifo/fifo.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVadoFiles/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_control
ERROR: [VRFC 10-3642] port 'fifo_mem' must not be declared to be an array [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:8]
ERROR: [VRFC 10-2865] module 'read_control' ignored due to previous errors [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: fifo
WARNING: [Synth 8-2539] port fifo_mem must not be declared to be an array [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:8]
WARNING: [Synth 8-2539] port fifo_mem must not be declared to be an array [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 805.473 ; gain = 67.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fifo' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:2]
INFO: [Synth 8-6157] synthesizing module 'write_control' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:2]
WARNING: [Synth 8-5788] Register fifo_mem_reg[0] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[1] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[2] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[3] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[4] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[5] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[6] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[7] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[8] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[9] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[10] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[11] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[12] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[13] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[14] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[15] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[16] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[17] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[18] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[19] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[20] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[21] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[22] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[23] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[24] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[25] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[26] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[27] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[28] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[29] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[30] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[31] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[32] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[33] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[34] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[35] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[36] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[37] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[38] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[39] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[40] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[41] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[42] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[43] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[44] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[45] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[46] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[47] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[48] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[49] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[50] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[51] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[52] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[53] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[54] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[55] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[56] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[57] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[58] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[59] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[60] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[61] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[62] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[63] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[64] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[65] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[66] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[67] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[68] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[69] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[70] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[71] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[72] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[73] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[74] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[75] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[76] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[77] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[78] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[79] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[80] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[81] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[82] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[83] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[84] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[85] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[86] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[87] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[88] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[89] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[90] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[91] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[92] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[93] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[94] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[95] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[96] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[97] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[98] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
WARNING: [Synth 8-5788] Register fifo_mem_reg[99] in module write_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:16]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'write_control' (1#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'read_control' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
INFO: [Synth 8-6155] done synthesizing module 'read_control' (2#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'dp_sram' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dp_sram' (3#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'flag_logic' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'flag_logic' (4#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (5#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (6#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 924.402 ; gain = 186.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[0][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[0][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[0][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[0][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[0][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[0][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[0][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[0][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[1][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[1][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[1][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[1][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[1][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[1][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[1][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[1][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[2][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[2][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[2][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[2][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[2][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[2][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[2][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[2][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[3][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[3][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[3][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[3][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[3][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[3][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[3][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[3][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[4][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[4][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[4][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[4][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[4][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[4][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[4][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[4][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[5][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[5][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[5][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[5][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[5][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[5][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[5][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[5][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[6][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[6][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[6][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[6][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[6][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[6][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[6][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[6][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[7][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[7][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[7][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[7][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[7][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[7][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[7][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[7][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[8][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[8][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[8][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[8][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[8][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[8][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[8][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[8][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[9][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[9][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[9][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[9][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[9][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[9][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[9][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[9][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[10][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[10][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[10][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[10][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[10][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[10][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[10][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[10][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[11][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[11][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[11][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[11][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[11][3] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[11][2] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[11][1] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[11][0] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[12][7] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[12][6] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[12][5] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
WARNING: [Synth 8-3295] tying undriven pin read_ctrl:fifo_mem[12][4] to constant 0 [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:30]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 924.402 ; gain = 186.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 924.402 ; gain = 186.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1239.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1359.656 ; gain = 621.953
18 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1359.656 ; gain = 621.953
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1378.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:2]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_control' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_control' (1#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'read_control' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_control' (2#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'DualPortSRAM' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DualPortSRAM' (3#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'FlagLogic' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:1]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FlagLogic' (4#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:55]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:1]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (6#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.961 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.840 ; gain = 45.879
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DualPortSRAM
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:5]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:6]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:7]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:6]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlagLogic
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:2]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_control
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:4]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:5]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:6]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_control
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 22d519ecb7f0490fba6fc509eb374b42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.write_control
Compiling module xil_defaultlib.read_control
Compiling module xil_defaultlib.DualPortSRAM
Compiling module xil_defaultlib.FlagLogic
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sim_1/new/fifo_tb.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.145 ; gain = 16.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v" into library xil_defaultlib
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:3]
INFO: [VRFC 10-311] analyzing module DualPortSRAM
ERROR: [VRFC 10-2865] module 'DualPortSRAM' ignored due to previous errors [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:3]
ERROR: [Synth 8-988] N is already declared [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
INFO: [Synth 8-2350] module read_control ignored due to previous errors [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:4]
Failed to read verilog 'D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:3]
ERROR: [Synth 8-988] N is already declared [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
INFO: [Synth 8-2350] module read_control ignored due to previous errors [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:4]
Failed to read verilog 'D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1452.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:3]
ERROR: [Synth 8-859] too many parameter overrides for module 'write_control' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:19]
ERROR: [Synth 8-6156] failed synthesizing module 'FIFO' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1452.309 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: FIFO
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1478.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:3]
ERROR: [Synth 8-859] too many parameter overrides for module 'write_control' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:19]
ERROR: [Synth 8-6156] failed synthesizing module 'FIFO' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.367 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: FIFO
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1478.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:2]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_control' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'write_control' (1#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'read_control' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_control' (2#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'DualPortSRAM' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DualPortSRAM' (3#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'FlagLogic' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:1]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FlagLogic' (4#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:55]
INFO: [Synth 8-6157] synthesizing module 'Synchronizer' [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:1]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Synchronizer' (5#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (6#1) [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.367 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1478.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1478.367 ; gain = 0.000
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FIFO_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FIFO_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DualPortSRAM
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:5]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:6]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:7]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/dual_port_ram.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:6]
WARNING: [VRFC 10-3380] identifier 'D' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/fifo.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlagLogic
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:2]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/flag_logic.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_control
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/read_control.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Synchronizer
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:4]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:5]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:6]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/synchroniser.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_control
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/write_control.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 22d519ecb7f0490fba6fc509eb374b42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.write_control
Compiling module xil_defaultlib.read_control
Compiling module xil_defaultlib.DualPortSRAM
Compiling module xil_defaultlib.FlagLogic
Compiling module xil_defaultlib.Synchronizer
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/B.tech Second year/Digital design/fifo/fifo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FIFO_tb_behav -key {Behavioral:sim_1:Functional:FIFO_tb} -tclbatch {FIFO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FIFO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/B.tech Second year/Digital design/fifo/fifo.srcs/sim_1/new/fifo_tb.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FIFO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
export_ip_user_files -of_objects  [get_files {{D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/as.v}}] -no_script -reset -force -quiet
remove_files  {{D:/B.tech Second year/Digital design/fifo/fifo.srcs/sources_1/new/as.v}}
archive_project D:/fifo.xpr.zip -temp_dir C:/Users/Dinesh/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14384-Dinesh -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Dinesh/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-14384-Dinesh' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
