// Seed: 3493126184
module module_0 ();
  wor id_1 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10
);
  assign id_7 = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_8 = "";
  assign id_1 = id_4[1 : 1];
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
