Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj mips.prj -o mips.exe generated_mips_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/ALU.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/controller.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/DE_REG.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/DM.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/EM_REG.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/FD_REG.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/generated_mips_test.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/GRF.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/IFU.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/IM.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/mips.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/MW_REG.v" into library work
Analyzing Verilog file "E:\COexcercise\p5\p5_strong_tj/tb.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:\COexcercise\p5\p5_strong_tj/mips.v" Line 210: Port Branch is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\COexcercise\p5\p5_strong_tj/mips.v" Line 262: Port Branch is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\COexcercise\p5\p5_strong_tj/mips.v" Line 311: Port MemWrite is not connected to this instance
Completed static elaboration
Compiling module IM
Compiling module IFU
Compiling module FD_REG
Compiling module controller
Compiling module GRF
Compiling module DE_REG
Compiling module ALU
Compiling module EM_REG
Compiling module DM
Compiling module MW_REG
Compiling module mips
Compiling module generated_mips_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 33100 KB
Fuse CPU Usage: 203 ms
