module {module_name} (
	// internal signals
{internal_signals}

	// peripheral signals
{peripheral_signals}

	input [{psignal_max}:0][{isignal_clog2_max}:0] port_mode
);

	logic [{psignal_max}:0][{isignal_clog2_max}:0] matr_o ;
	logic [{psignal_max}:0][{isignal_clog2_max}:0] matr_oe;
	logic [{psignal_max}:0][{isignal_clog2_max}:0] matr_ie;

	/*------------------------------------------------------------------------------
	--  MUX CONTROL
	------------------------------------------------------------------------------*/

{mux_control}

	/*------------------------------------------------------------------------------
	--  MUX CONNECTIONS
	------------------------------------------------------------------------------*/

	always_comb begin
{connect_default}

{connect_matr}
	end

endmodule