// Seed: 612115694
module module_0 (
    input id_0
    , id_2,
    output reg id_1
);
  reg id_3;
  always @(posedge id_3 or posedge id_3)
    if (1)
      if (1) id_1 <= id_2;
      else id_3 <= 1;
endmodule
