`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  8 2020 01:10:39 KST (Dec  7 2020 16:10:39 UTC)

module st_weight_addr_gen_Add2i32u16_4(in1, out1);
  input [15:0] in1;
  output [15:0] out1;
  wire [15:0] in1;
  wire [15:0] out1;
  wire add_21_2_n_1, add_21_2_n_3, add_21_2_n_5, add_21_2_n_7,
       add_21_2_n_9, add_21_2_n_11, add_21_2_n_13, add_21_2_n_15;
  wire add_21_2_n_17;
  assign out1[0] = in1[0];
  assign out1[1] = in1[1];
  assign out1[2] = in1[2];
  assign out1[3] = in1[3];
  assign out1[4] = in1[4];
  INVX1 g7(.A (in1[5]), .Y (out1[5]));
  XNOR2X1 add_21_2_g305(.A (in1[15]), .B (add_21_2_n_17), .Y
       (out1[15]));
  XNOR2X1 add_21_2_g306(.A (in1[14]), .B (add_21_2_n_15), .Y
       (out1[14]));
  NAND2BX1 add_21_2_g307(.AN (add_21_2_n_15), .B (in1[14]), .Y
       (add_21_2_n_17));
  XNOR2X1 add_21_2_g308(.A (in1[13]), .B (add_21_2_n_13), .Y
       (out1[13]));
  NAND2BX1 add_21_2_g309(.AN (add_21_2_n_13), .B (in1[13]), .Y
       (add_21_2_n_15));
  XNOR2X1 add_21_2_g310(.A (in1[12]), .B (add_21_2_n_11), .Y
       (out1[12]));
  NAND2BX1 add_21_2_g311(.AN (add_21_2_n_11), .B (in1[12]), .Y
       (add_21_2_n_13));
  XNOR2X1 add_21_2_g312(.A (in1[11]), .B (add_21_2_n_9), .Y (out1[11]));
  NAND2BX1 add_21_2_g313(.AN (add_21_2_n_9), .B (in1[11]), .Y
       (add_21_2_n_11));
  XNOR2X1 add_21_2_g314(.A (in1[10]), .B (add_21_2_n_7), .Y (out1[10]));
  NAND2BX1 add_21_2_g315(.AN (add_21_2_n_7), .B (in1[10]), .Y
       (add_21_2_n_9));
  XNOR2X1 add_21_2_g316(.A (in1[9]), .B (add_21_2_n_5), .Y (out1[9]));
  NAND2BX1 add_21_2_g317(.AN (add_21_2_n_5), .B (in1[9]), .Y
       (add_21_2_n_7));
  XNOR2X1 add_21_2_g318(.A (in1[8]), .B (add_21_2_n_3), .Y (out1[8]));
  NAND2BX1 add_21_2_g319(.AN (add_21_2_n_3), .B (in1[8]), .Y
       (add_21_2_n_5));
  XNOR2X1 add_21_2_g320(.A (in1[7]), .B (add_21_2_n_1), .Y (out1[7]));
  NAND2BX1 add_21_2_g321(.AN (add_21_2_n_1), .B (in1[7]), .Y
       (add_21_2_n_3));
  XOR2XL add_21_2_g322(.A (in1[6]), .B (in1[5]), .Y (out1[6]));
  NAND2X1 add_21_2_g323(.A (in1[6]), .B (in1[5]), .Y (add_21_2_n_1));
endmodule


