{
  "nodes":
  [
    {
      "name":"kernel_Out"
      , "id":1567841128
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"_uY_shreg"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"155"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":155
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"_uX_shreg"
              , "id":3
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"157"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":157
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"_uA_shreg"
              , "id":4
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"159"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":159
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"_Out_unloader_channel_array"
              , "id":5
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"160"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":160
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"_bLoader_uX_channel_array"
              , "id":6
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"161"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":161
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"_aLoader_uA_channel_array"
              , "id":7
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"162"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":162
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"__14"
              , "id":8
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"168"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":168
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"__19"
              , "id":9
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"kernel_aLoader"
      , "id":1568043096
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":10
          , "type":"memtype"
          , "children":
          [
            {
              "name":"_aLoader_uA_channel_array"
              , "id":11
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"79"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":79
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"kernel_bLoader"
      , "id":1568048488
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":12
          , "type":"memtype"
          , "children":
          [
            {
              "name":"_bLoader_uX_channel_array"
              , "id":13
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"118"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":118
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
      ]
    }
    , {
      "name":"kernel_unloader"
      , "id":1568054056
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":14
          , "type":"memtype"
          , "children":
          [
            {
              "name":"_Out_unloader_channel_array.s"
              , "id":15
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"331"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"224 bytes"
                  , "Implemented size":"256 bytes = 2<sup>ceil(log2(Requested size))</sup>"
                  , "Number of banks":"16"
                  , "Bank width (word size)":"64 bits"
                  , "Bank depth":"2 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"Running memory at 2x clock to support more concurrent ports"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":331
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":16
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":17
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":18
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":19
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":21
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":22
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":23
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":24
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":25
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":26
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":27
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":28
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":29
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":30
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":31
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":32
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":33
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":34
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":35
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":36
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":37
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":38
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":39
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":40
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":41
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":42
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":43
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":44
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":45
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":46
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":47
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":48
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":49
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":50
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":51
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":52
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":53
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":54
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":55
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":56
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":57
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":58
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":59
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":60
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":61
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":62
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":63
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":64
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":65
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":66
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":67
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":68
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":69
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":70
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":71
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":72
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":73
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":74
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":75
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":76
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":77
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":78
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":79
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":80
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":81
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":82
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":83
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":84
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":85
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":86
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":87
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":88
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":89
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"2 words"
                      , "Implemented bank size":"16 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Number of un-used ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"a.cl"
                        , "line":331
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":90
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 bytes (2 words deep x 64 bits wide)"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Number of un-used ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"a.cl"
                            , "line":331
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":91
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":92
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable '_Out_unloader_channel_array.s' occupies memory words [0-27] and has 2 array elements per memory word.\n  Memory words [28-31] are unused padding, since private copies are sized to be power-of-2 deep."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"__81"
              , "id":93
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"a.cl"
                          , "line":"339"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":339
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":1578427200
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"_Out_unloader_channel_array.s"
              , "Start cycle":"3"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":344
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578359904
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"0"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578382848
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578383552
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578384256
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578384960
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578385664
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578386368
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578387072
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578387776
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578388480
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578389184
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578389888
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578390592
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578391296
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578392000
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578392704
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578393408
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578394112
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578394816
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578395520
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578396224
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578396928
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578397632
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578398336
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578399040
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578399744
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578400448
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578401152
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1578401856
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"_Out_unloader_channel_array.s"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"a.cl"
                , "line":340
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":20
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":18
      , "to":1578427200
    }
    , {
      "from":20
      , "to":19
    }
    , {
      "from":1578359904
      , "to":20
    }
    , {
      "from":1578382848
      , "to":20
    }
    , {
      "from":1578394112
      , "to":21
    }
    , {
      "from":24
      , "to":1578427200
    }
    , {
      "from":1578383552
      , "to":25
    }
    , {
      "from":1578394816
      , "to":26
    }
    , {
      "from":29
      , "to":1578427200
    }
    , {
      "from":1578384256
      , "to":30
    }
    , {
      "from":1578395520
      , "to":31
    }
    , {
      "from":34
      , "to":1578427200
    }
    , {
      "from":1578384960
      , "to":35
    }
    , {
      "from":1578396224
      , "to":36
    }
    , {
      "from":39
      , "to":1578427200
    }
    , {
      "from":1578385664
      , "to":40
    }
    , {
      "from":1578396928
      , "to":41
    }
    , {
      "from":44
      , "to":1578427200
    }
    , {
      "from":1578386368
      , "to":45
    }
    , {
      "from":1578397632
      , "to":46
    }
    , {
      "from":49
      , "to":1578427200
    }
    , {
      "from":1578387072
      , "to":50
    }
    , {
      "from":1578398336
      , "to":51
    }
    , {
      "from":54
      , "to":1578427200
    }
    , {
      "from":1578387776
      , "to":55
    }
    , {
      "from":1578399040
      , "to":56
    }
    , {
      "from":59
      , "to":1578427200
    }
    , {
      "from":1578388480
      , "to":60
    }
    , {
      "from":1578399744
      , "to":61
    }
    , {
      "from":64
      , "to":1578427200
    }
    , {
      "from":1578389184
      , "to":65
    }
    , {
      "from":1578400448
      , "to":66
    }
    , {
      "from":69
      , "to":1578427200
    }
    , {
      "from":1578389888
      , "to":70
    }
    , {
      "from":1578401152
      , "to":71
    }
    , {
      "from":74
      , "to":1578427200
    }
    , {
      "from":1578390592
      , "to":75
    }
    , {
      "from":1578401856
      , "to":76
    }
    , {
      "from":79
      , "to":1578427200
    }
    , {
      "from":1578391296
      , "to":80
    }
    , {
      "from":83
      , "to":1578427200
    }
    , {
      "from":1578392000
      , "to":84
    }
    , {
      "from":87
      , "to":1578427200
    }
    , {
      "from":1578392704
      , "to":88
    }
    , {
      "from":91
      , "to":1578427200
    }
    , {
      "from":1578393408
      , "to":92
    }
  ]
}
