Fitter report for signal
Sun Sep 18 09:28:00 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |signal|sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated|ALTSYNCRAM
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sun Sep 18 09:28:00 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; signal                                           ;
; Top-level Entity Name              ; signal                                           ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE6E22C8                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 1,794 / 6,272 ( 29 % )                           ;
;     Total combinational functions  ; 1,770 / 6,272 ( 28 % )                           ;
;     Dedicated logic registers      ; 280 / 6,272 ( 4 % )                              ;
; Total registers                    ; 280                                              ;
; Total pins                         ; 30 / 92 ( 33 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048 / 276,480 ( < 1 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                   ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                  ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; TTL      ; Missing drive strength and slew rate ;
; TEST_1M  ; Missing drive strength and slew rate ;
; sin7     ; Missing drive strength and slew rate ;
; sin6     ; Missing drive strength and slew rate ;
; sin5     ; Missing drive strength and slew rate ;
; sin4     ; Missing drive strength and slew rate ;
; sin3     ; Missing drive strength and slew rate ;
; sin2     ; Missing drive strength and slew rate ;
; sin0     ; Missing drive strength and slew rate ;
; sni1     ; Missing drive strength and slew rate ;
; clk_hz   ; Missing drive strength and slew rate ;
; clk_10M  ; Missing drive strength and slew rate ;
; 100K     ; Missing drive strength and slew rate ;
; DS_A     ; Missing drive strength and slew rate ;
; DS_B     ; Missing drive strength and slew rate ;
; DS_E     ; Missing drive strength and slew rate ;
; DS_F     ; Missing drive strength and slew rate ;
; DS_EN1   ; Missing drive strength and slew rate ;
; DS_EN2   ; Missing drive strength and slew rate ;
; DS_EN3   ; Missing drive strength and slew rate ;
; DS_EN4   ; Missing drive strength and slew rate ;
; DS_C     ; Missing drive strength and slew rate ;
; DS_D     ; Missing drive strength and slew rate ;
; DS_G     ; Missing drive strength and slew rate ;
; DS_DP    ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; Led1       ; PIN_141       ; QSF Assignment ;
; Location ;                ;              ; Led2       ; PIN_1         ; QSF Assignment ;
; Location ;                ;              ; Led3       ; PIN_2         ; QSF Assignment ;
; Location ;                ;              ; Led4       ; PIN_3         ; QSF Assignment ;
; Location ;                ;              ; TESE_1M    ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; TES_1M     ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; clk_100K   ; PIN_124       ; QSF Assignment ;
; Location ;                ;              ; clk_1M     ; PIN_120       ; QSF Assignment ;
; Location ;                ;              ; sin1       ; PIN_105       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2138 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2138 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2121    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 17      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/composite design/signal2/output_files/signal.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,794 / 6,272 ( 29 % )    ;
;     -- Combinational with no register       ; 1514                      ;
;     -- Register only                        ; 24                        ;
;     -- Combinational with a register        ; 256                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 750                       ;
;     -- 3 input functions                    ; 609                       ;
;     -- <=2 input functions                  ; 411                       ;
;     -- Register only                        ; 24                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 952                       ;
;     -- arithmetic mode                      ; 818                       ;
;                                             ;                           ;
; Total registers*                            ; 280 / 6,684 ( 4 % )       ;
;     -- Dedicated logic registers            ; 280 / 6,272 ( 4 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 137 / 392 ( 35 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 30 / 92 ( 33 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 8                         ;
; M9Ks                                        ; 1 / 30 ( 3 % )            ;
; Total block memory bits                     ; 2,048 / 276,480 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 2 / 2 ( 100 % )           ;
; Global clocks                               ; 8 / 10 ( 80 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 7% / 7% / 8%              ;
; Peak interconnect usage (total/H/V)         ; 15% / 13% / 17%           ;
; Maximum fan-out                             ; 130                       ;
; Highest non-global fan-out                  ; 45                        ;
; Total fan-out                               ; 6449                      ;
; Average fan-out                             ; 3.00                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1794 / 6272 ( 29 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1514                 ; 0                              ;
;     -- Register only                        ; 24                   ; 0                              ;
;     -- Combinational with a register        ; 256                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 750                  ; 0                              ;
;     -- 3 input functions                    ; 609                  ; 0                              ;
;     -- <=2 input functions                  ; 411                  ; 0                              ;
;     -- Register only                        ; 24                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 952                  ; 0                              ;
;     -- arithmetic mode                      ; 818                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 280                  ; 0                              ;
;     -- Dedicated logic registers            ; 280 / 6272 ( 4 % )   ; 0 / 6272 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 137 / 392 ( 35 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 30                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 2048                 ; 0                              ;
; Total RAM block bits                        ; 9216                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 1 / 30 ( 3 % )       ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 3 / 12 ( 25 % )      ; 5 / 12 ( 41 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 165                  ; 1                              ;
;     -- Registered Input Connections         ; 161                  ; 0                              ;
;     -- Output Connections                   ; 1                    ; 165                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 6436                 ; 179                            ;
;     -- Registered Connections               ; 1465                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 166                            ;
;     -- hard_block:auto_generated_inst       ; 166                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 5                    ; 1                              ;
;     -- Output Ports                         ; 25                   ; 4                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK   ; 24    ; 2        ; 0            ; 11           ; 14           ; 45                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; IRDA  ; 132   ; 8        ; 13           ; 24           ; 14           ; 33                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY1  ; 90    ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY2  ; 91    ; 6        ; 34           ; 12           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n ; 88    ; 5        ; 34           ; 12           ; 21           ; 33                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; 100K    ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DS_A    ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_B    ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_C    ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_D    ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_DP   ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_E    ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN1  ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN2  ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN3  ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_EN4  ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_F    ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS_G    ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEST_1M ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TTL     ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; clk_10M ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; clk_hz  ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin0    ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin2    ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin3    ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin4    ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin5    ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin6    ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sin7    ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sni1    ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; sin6                    ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; IRDA                    ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; DS_EN1                  ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; DS_EN4                  ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; DS_F                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 11 ( 64 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 8 ( 13 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 11 ( 9 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 6        ; 6 / 10 ( 60 % )  ; 2.5V          ; --           ;
; 7        ; 9 / 13 ( 69 % )  ; 2.5V          ; --           ;
; 8        ; 10 / 12 ( 83 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; DS_C                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; DS_G                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; DS_DP                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; 100K                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; KEY1                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; KEY2                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; sin6                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; sin0                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; sni1                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; sin5                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; sin2                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; sin3                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; clk_10M                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; sin7                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; sin4                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; TEST_1M                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; TTL                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; clk_hz                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; IRDA                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; DS_EN1                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; DS_EN3                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; DS_EN2                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; DS_EN4                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; DS_F                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; DS_D                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; DS_E                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; DS_A                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; DS_B                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                     ;
+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                          ; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|pll1 ; PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|pll1            ;
+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; SDC pin name                  ; inst|inst|altpll_component|auto_generated|pll1                                   ; inst|inst1|altpll_component|auto_generated|pll1                                              ;
; PLL mode                      ; Normal                                                                           ; Normal                                                                                       ;
; Compensate clock              ; clock0                                                                           ; clock0                                                                                       ;
; Compensated input/output pins ; --                                                                               ; --                                                                                           ;
; Switchover type               ; --                                                                               ; --                                                                                           ;
; Input frequency 0             ; 48.0 MHz                                                                         ; 300.03 MHz                                                                                   ;
; Input frequency 1             ; --                                                                               ; --                                                                                           ;
; Nominal PFD frequency         ; 12.0 MHz                                                                         ; 300.0 MHz                                                                                    ;
; Nominal VCO frequency         ; 300.0 MHz                                                                        ; 599.9 MHz                                                                                    ;
; VCO post scale K counter      ; 2                                                                                ; 2                                                                                            ;
; VCO frequency control         ; Auto                                                                             ; Auto                                                                                         ;
; VCO phase shift step          ; 416 ps                                                                           ; 208 ps                                                                                       ;
; VCO multiply                  ; --                                                                               ; --                                                                                           ;
; VCO divide                    ; --                                                                               ; --                                                                                           ;
; Freq min lock                 ; 48.01 MHz                                                                        ; 150.02 MHz                                                                                   ;
; Freq max lock                 ; 104.04 MHz                                                                       ; 325.1 MHz                                                                                    ;
; M VCO Tap                     ; 0                                                                                ; 0                                                                                            ;
; M Initial                     ; 1                                                                                ; 1                                                                                            ;
; M value                       ; 25                                                                               ; 2                                                                                            ;
; N value                       ; 4                                                                                ; 1                                                                                            ;
; Charge pump current           ; setting 1                                                                        ; setting 1                                                                                    ;
; Loop filter resistance        ; setting 24                                                                       ; setting 28                                                                                   ;
; Loop filter capacitance       ; setting 0                                                                        ; setting 0                                                                                    ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                               ; 1.98 MHz to 2.97 MHz                                                                         ;
; Bandwidth type                ; Medium                                                                           ; Medium                                                                                       ;
; Real time reconfigurable      ; Off                                                                              ; Off                                                                                          ;
; Scan chain MIF file           ; --                                                                               ; --                                                                                           ;
; Preserve PLL counter order    ; Off                                                                              ; Off                                                                                          ;
; PLL location                  ; PLL_1                                                                            ; PLL_2                                                                                        ;
; Inclk0 signal                 ; CLK                                                                              ; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] ;
; Inclk1 signal                 ; --                                                                               ; --                                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                    ; Global Clock                                                                                 ;
; Inclk1 signal type            ; --                                                                               ; --                                                                                           ;
+-------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; Name                                                                                                    ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                           ;
+---------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 25   ; 4   ; 300.0 MHz        ; 0 (0 ps)    ; 45.00 (416 ps)   ; 50/50      ; C0      ; Bypass        ; --           ; --            ; 1       ; 0       ; inst|inst|altpll_component|auto_generated|pll1|clk[0]  ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1]            ; clock1       ; 1    ; 48  ; 1.0 MHz          ; 0 (0 ps)    ; 0.15 (416 ps)    ; 50/50      ; C1      ; 300           ; 150/150 Even ; --            ; 1       ; 0       ; inst|inst|altpll_component|auto_generated|pll1|clk[1]  ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[2]            ; clock2       ; 5    ; 24  ; 10.0 MHz         ; 0 (0 ps)    ; 1.50 (416 ps)    ; 50/50      ; C2      ; 30            ; 15/15 Even   ; --            ; 1       ; 0       ; inst|inst|altpll_component|auto_generated|pll1|clk[2]  ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[3]            ; clock3       ; 1    ; 480 ; 0.1 MHz          ; 0 (0 ps)    ; 0.09 (416 ps)    ; 50/50      ; C4      ; 500           ; 250/250 Even ; C3            ; 1       ; 0       ; inst|inst|altpll_component|auto_generated|pll1|clk[3]  ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[3]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C3      ; 6             ; 3/3 Even     ; --            ; 1       ; 0       ;                                                        ;
; PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0]           ; clock0       ; 1    ; 3   ; 100.01 MHz       ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even     ; --            ; 1       ; 0       ; inst|inst1|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |signal                                           ; 1794 (1)    ; 280 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 30   ; 0            ; 1514 (1)     ; 24 (0)            ; 256 (0)          ; |signal                                                                                                                                    ; work         ;
;    |PLL:inst|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|PLL:inst                                                                                                                           ; work         ;
;       |altpll0:inst|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|PLL:inst|altpll0:inst                                                                                                              ; work         ;
;          |altpll:altpll_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|PLL:inst|altpll0:inst|altpll:altpll_component                                                                                      ; work         ;
;             |altpll0_altpll:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated                                                        ; work         ;
;       |altpll1:inst1|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|PLL:inst|altpll1:inst1                                                                                                             ; work         ;
;          |altpll:altpll_component|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|PLL:inst|altpll1:inst1|altpll:altpll_component                                                                                     ; work         ;
;             |altpll1_altpll:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated                                                       ; work         ;
;    |clk_hz:inst3|                                 ; 52 (52)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 33 (33)          ; |signal|clk_hz:inst3                                                                                                                       ; work         ;
;    |count:inst2|                                  ; 1625 (449)  ; 152 (124)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1466 (318)   ; 6 (6)             ; 153 (99)         ; |signal|count:inst2                                                                                                                        ; work         ;
;       |dt_module:dt_ct|                           ; 63 (63)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 33 (33)          ; |signal|count:inst2|dt_module:dt_ct                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 932 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 912 (0)      ; 0 (0)             ; 20 (0)           ; |signal|count:inst2|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_mkm:auto_generated|          ; 932 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 912 (0)      ; 0 (0)             ; 20 (0)           ; |signal|count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 932 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 912 (0)      ; 0 (0)             ; 20 (0)           ; |signal|count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider                                              ; work         ;
;                |alt_u_div_6af:divider|            ; 932 (932)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 912 (912)    ; 0 (0)             ; 20 (20)          ; |signal|count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 38 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (20)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_kgh:auto_generated|    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_ogh:auto_generated| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ; work         ;
;       |lpm_mult:Mult1|                            ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult1                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 49 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (27)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 22 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_rgh:auto_generated| ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; work         ;
;       |lpm_mult:Mult2|                            ; 57 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult2                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 57 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (29)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_rgh:auto_generated|    ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_mgh:auto_generated| ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated ; work         ;
;       |lpm_mult:Mult3|                            ; 57 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult3                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 57 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (25)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_lgh:auto_generated|    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_pgh:auto_generated| ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |signal|count:inst2|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ; work         ;
;       |lpm_mult:Mult4|                            ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |signal|count:inst2|lpm_mult:Mult4                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |signal|count:inst2|lpm_mult:Mult4|multcore:mult_core                                                                                      ; work         ;
;    |ir_module:inst1|                              ; 115 (115)   ; 87 (87)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 18 (18)           ; 69 (69)          ; |signal|ir_module:inst1                                                                                                                    ; work         ;
;    |sin_block:inst5|                              ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |signal|sin_block:inst5                                                                                                                    ; work         ;
;       |ROM_sin:inst|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|sin_block:inst5|ROM_sin:inst                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component                                                                       ; work         ;
;             |altsyncram_e2b1:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal|sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated                                        ; work         ;
;       |address:inst1|                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |signal|sin_block:inst5|address:inst1                                                                                                      ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; TTL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY1    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; TEST_1M ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin7    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin6    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin5    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin4    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin3    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin2    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sin0    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sni1    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_hz  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk_10M ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; 100K    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_A    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_B    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_E    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_F    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN1  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN2  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN3  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_EN4  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_C    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_D    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_G    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS_DP   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst_n   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY2    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; IRDA    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                 ;
+----------------------------------+-------------------+---------+
; Source Pin / Fanout              ; Pad To Core Index ; Setting ;
+----------------------------------+-------------------+---------+
; KEY1                             ;                   ;         ;
; rst_n                            ;                   ;         ;
; CLK                              ;                   ;         ;
; KEY2                             ;                   ;         ;
; IRDA                             ;                   ;         ;
;      - ir_module:inst1|IR_reg[0] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[0]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[1]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[2]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[3]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[4]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[5]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[6]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[7]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[8]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[9]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[10] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[11] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[12] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[13] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[14] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_h[15] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[15] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[0]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[1]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[2]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[3]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[4]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[5]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[6]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[7]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[8]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[9]  ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[10] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[11] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[12] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[13] ; 0                 ; 6       ;
;      - ir_module:inst1|cnt_l[14] ; 0                 ; 6       ;
+----------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                          ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                           ; PIN_24             ; 2       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                           ; PIN_24             ; 44      ; Clock                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; IRDA                                                                                          ; PIN_132            ; 33      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]  ; PLL_1              ; 1       ; Clock                     ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1]  ; PLL_1              ; 130     ; Clock                     ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 33      ; Clock                     ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; clk_hz:inst3|clk_out                                                                          ; FF_X33_Y12_N23     ; 75      ; Clock                     ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; count:inst2|Equal0~18                                                                         ; LCCOMB_X18_Y10_N30 ; 33      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; count:inst2|code~37                                                                           ; LCCOMB_X14_Y16_N8  ; 11      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; count:inst2|tmp2[16]~22                                                                       ; LCCOMB_X16_Y9_N8   ; 11      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; count:inst2|tmp2[24]~25                                                                       ; LCCOMB_X16_Y9_N2   ; 6       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; count:inst2|tmp2[30]                                                                          ; FF_X25_Y7_N11      ; 7       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; ir_module:inst1|Code[0]~2                                                                     ; LCCOMB_X13_Y18_N18 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ir_module:inst1|IR_Value[15]~0                                                                ; LCCOMB_X13_Y18_N26 ; 21      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; ir_module:inst1|IR_neg~0                                                                      ; LCCOMB_X10_Y15_N2  ; 19      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; ir_module:inst1|always1~0                                                                     ; LCCOMB_X14_Y19_N6  ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ir_module:inst1|always3~0                                                                     ; LCCOMB_X12_Y18_N6  ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ir_module:inst1|cnt_num[5]~20                                                                 ; LCCOMB_X13_Y18_N0  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ir_module:inst1|state.ST_CODE_P                                                               ; FF_X13_Y18_N25     ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                         ; PIN_88             ; 33      ; Async. clear              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                          ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                           ; PIN_24         ; 44      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]  ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1]  ; PLL_1          ; 130     ; 13                                   ; Global Clock         ; GCLK1            ; --                        ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[2]  ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[3]  ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2          ; 33      ; 10                                   ; Global Clock         ; GCLK8            ; --                        ;
; clk_hz:inst3|clk_out                                                                          ; FF_X33_Y12_N23 ; 75      ; 14                                   ; Global Clock         ; GCLK9            ; --                        ;
; rst_n                                                                                         ; PIN_88         ; 33      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; count:inst2|code~28                                                                                                                      ; 45      ;
; count:inst2|tmp2[0]                                                                                                                      ; 43      ;
; count:inst2|Add9~14                                                                                                                      ; 42      ;
; count:inst2|Add9~6                                                                                                                       ; 42      ;
; count:inst2|Add9~16                                                                                                                      ; 39      ;
; count:inst2|Add9~8                                                                                                                       ; 39      ;
; count:inst2|Add9~0                                                                                                                       ; 38      ;
; count:inst2|Add9~18                                                                                                                      ; 36      ;
; count:inst2|Add9~10                                                                                                                      ; 36      ;
; count:inst2|Add9~2                                                                                                                       ; 35      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[858]~34              ; 34      ;
; count:inst2|Add9~20                                                                                                                      ; 34      ;
; count:inst2|Add9~12                                                                                                                      ; 34      ;
; IRDA~input                                                                                                                               ; 33      ;
; count:inst2|Equal0~18                                                                                                                    ; 33      ;
; count:inst2|Add9~4                                                                                                                       ; 33      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[759]~35              ; 31      ;
; count:inst2|tmp2[3]                                                                                                                      ; 30      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~58                     ; 30      ;
; count:inst2|tmp2[8]                                                                                                                      ; 30      ;
; count:inst2|tmp2[5]                                                                                                                      ; 29      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~56                     ; 29      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]~57              ; 28      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[891]~56              ; 28      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[660]~36              ; 28      ;
; count:inst2|tmp2[1]                                                                                                                      ; 28      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~54                     ; 28      ;
; count:inst2|tmp2[7]                                                                                                                      ; 28      ;
; count:inst2|tmp2[2]                                                                                                                      ; 28      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~52                     ; 27      ;
; count:inst2|tmp2[6]                                                                                                                      ; 27      ;
; count:inst2|tmp2[4]                                                                                                                      ; 27      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_16~50                     ; 26      ;
; count:inst2|tmp2[22]~20                                                                                                                  ; 25      ;
; count:inst2|tmp2[22]~19                                                                                                                  ; 25      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[825]~55              ; 25      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[792]~54              ; 25      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[561]~37              ; 25      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~48                     ; 25      ;
; count:inst2|tmp2[11]                                                                                                                     ; 25      ;
; ir_module:inst1|state.ST_CODE_P                                                                                                          ; 24      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_22_result_int[23]~44 ; 24      ;
; ir_module:inst1|Code[1]                                                                                                                  ; 23      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_13~44                     ; 23      ;
; count:inst2|tmp2[10]                                                                                                                     ; 23      ;
; ir_module:inst1|Code[2]                                                                                                                  ; 22      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[726]                     ; 22      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[693]~53              ; 22      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[462]~38              ; 22      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_12~42                     ; 22      ;
; count:inst2|tmp2[14]                                                                                                                     ; 22      ;
; count:inst2|tmp2[9]                                                                                                                      ; 22      ;
; ir_module:inst1|IR_Value[15]~0                                                                                                           ; 21      ;
; ir_module:inst1|Code[3]                                                                                                                  ; 21      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_10~40                     ; 21      ;
; count:inst2|code~31                                                                                                                      ; 20      ;
; ir_module:inst1|Code[6]                                                                                                                  ; 20      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_9~38                      ; 20      ;
; count:inst2|tmp2[13]                                                                                                                     ; 20      ;
; ir_module:inst1|IR_neg~0                                                                                                                 ; 19      ;
; ir_module:inst1|Code[4]                                                                                                                  ; 19      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[627]~52              ; 19      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[594]~51              ; 19      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[363]~39              ; 19      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[18]~34 ; 19      ;
; count:inst2|tmp2[12]                                                                                                                     ; 19      ;
; count:inst2|tmp2[17]                                                                                                                     ; 19      ;
; count:inst2|num_4[0]                                                                                                                     ; 18      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[264]                     ; 18      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_16_result_int[17]~32 ; 18      ;
; count:inst2|tmp2[22]~21                                                                                                                  ; 17      ;
; count:inst2|code~34                                                                                                                      ; 17      ;
; count:inst2|code~33                                                                                                                      ; 17      ;
; count:inst2|Add10~26                                                                                                                     ; 17      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_15_result_int[16]~30 ; 17      ;
; count:inst2|tmp2[16]                                                                                                                     ; 17      ;
; ir_module:inst1|always1~0                                                                                                                ; 16      ;
; ir_module:inst1|always3~0                                                                                                                ; 16      ;
; count:inst2|num_4[1]                                                                                                                     ; 16      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[528]~50              ; 16      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|sel[495]                     ; 16      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_14_result_int[15]~28 ; 16      ;
; count:inst2|tmp2[15]                                                                                                                     ; 16      ;
; count:inst2|tmp2[20]                                                                                                                     ; 16      ;
; count:inst2|dt_module:dt_ct|cnt[16]                                                                                                      ; 16      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~28                      ; 15      ;
; count:inst2|dt_module:dt_ct|cnt[15]                                                                                                      ; 15      ;
; count:inst2|code~4                                                                                                                       ; 14      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_12_result_int[13]~24 ; 14      ;
; count:inst2|tmp2[19]                                                                                                                     ; 14      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[429]~49              ; 13      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[396]~48              ; 13      ;
; count:inst2|tmp2[23]                                                                                                                     ; 13      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_2~24                      ; 13      ;
; count:inst2|tmp2[18]                                                                                                                     ; 13      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_10_result_int[11]~20 ; 12      ;
; count:inst2|tmp2[16]~22                                                                                                                  ; 11      ;
; count:inst2|code~37                                                                                                                      ; 11      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[10]~18  ; 11      ;
; count:inst2|tmp2[22]                                                                                                                     ; 11      ;
; ir_module:inst1|IR_reg[1]                                                                                                                ; 10      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[330]~47              ; 10      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[297]~46              ; 10      ;
; count:inst2|tmp2[26]                                                                                                                     ; 10      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[9]~16   ; 10      ;
; count:inst2|tmp2[21]                                                                                                                     ; 10      ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[165]~42              ; 9       ;
; clk_hz:inst3|Equal0~10                                                                                                                   ; 9       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_7_result_int[8]~14   ; 9       ;
; ir_module:inst1|Code[0]~2                                                                                                                ; 8       ;
; ir_module:inst1|IR_reg[0]                                                                                                                ; 8       ;
; count:inst2|tmp2[24]~24                                                                                                                  ; 8       ;
; count:inst2|tmp2[24]~23                                                                                                                  ; 8       ;
; count:inst2|code~21                                                                                                                      ; 8       ;
; count:inst2|tmp2[25]                                                                                                                     ; 8       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[7]~12   ; 8       ;
; count:inst2|code~44                                                                                                                      ; 7       ;
; count:inst2|code~41                                                                                                                      ; 7       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[231]~45              ; 7       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[198]~44              ; 7       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[99]~41               ; 7       ;
; count:inst2|tmp2[24]                                                                                                                     ; 7       ;
; count:inst2|tmp2[29]                                                                                                                     ; 7       ;
; count:inst2|tmp2[30]                                                                                                                     ; 7       ;
; count:inst2|num_dt[3][3]                                                                                                                 ; 7       ;
; count:inst2|num_dt[3][2]                                                                                                                 ; 7       ;
; count:inst2|num_dt[3][1]                                                                                                                 ; 7       ;
; count:inst2|num_dt[3][0]                                                                                                                 ; 7       ;
; count:inst2|num_dt[0][3]                                                                                                                 ; 7       ;
; count:inst2|num_dt[0][2]                                                                                                                 ; 7       ;
; count:inst2|num_dt[0][1]                                                                                                                 ; 7       ;
; count:inst2|num_dt[0][0]                                                                                                                 ; 7       ;
; count:inst2|num_dt[1][3]                                                                                                                 ; 7       ;
; count:inst2|num_dt[1][2]                                                                                                                 ; 7       ;
; count:inst2|num_dt[1][1]                                                                                                                 ; 7       ;
; count:inst2|num_dt[1][0]                                                                                                                 ; 7       ;
; count:inst2|num_dt[2][3]                                                                                                                 ; 7       ;
; count:inst2|num_dt[2][2]                                                                                                                 ; 7       ;
; count:inst2|num_dt[2][1]                                                                                                                 ; 7       ;
; count:inst2|num_dt[2][0]                                                                                                                 ; 7       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_26~12                     ; 7       ;
; ir_module:inst1|cnt_num[5]~20                                                                                                            ; 6       ;
; count:inst2|tmp2[24]~25                                                                                                                  ; 6       ;
; count:inst2|code~43                                                                                                                      ; 6       ;
; count:inst2|code~39                                                                                                                      ; 6       ;
; count:inst2|Decoder0~3                                                                                                                   ; 6       ;
; count:inst2|code~23                                                                                                                      ; 6       ;
; count:inst2|code~19                                                                                                                      ; 6       ;
; count:inst2|Decoder0~2                                                                                                                   ; 6       ;
; count:inst2|code~17                                                                                                                      ; 6       ;
; count:inst2|Selector2~3                                                                                                                  ; 6       ;
; count:inst2|Decoder0~0                                                                                                                   ; 6       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_4_result_int[5]~8    ; 6       ;
; count:inst2|Mux0~2                                                                                                                       ; 5       ;
; count:inst2|code~42                                                                                                                      ; 5       ;
; count:inst2|Decoder0~1                                                                                                                   ; 5       ;
; count:inst2|code[1][1]                                                                                                                   ; 5       ;
; count:inst2|tmp2[28]                                                                                                                     ; 5       ;
; ir_module:inst1|Selector0~1                                                                                                              ; 4       ;
; ir_module:inst1|Equal4~1                                                                                                                 ; 4       ;
; count:inst2|Mux1~0                                                                                                                       ; 4       ;
; count:inst2|Mux0~3                                                                                                                       ; 4       ;
; count:inst2|code~36                                                                                                                      ; 4       ;
; count:inst2|Selector0~0                                                                                                                  ; 4       ;
; count:inst2|code~8                                                                                                                       ; 4       ;
; count:inst2|code~7                                                                                                                       ; 4       ;
; count:inst2|code[1][0]                                                                                                                   ; 4       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[132]~43              ; 4       ;
; count:inst2|tmp2[27]                                                                                                                     ; 4       ;
; ir_module:inst1|cnt_l[15]                                                                                                                ; 4       ;
; ir_module:inst1|cnt_h[15]                                                                                                                ; 4       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_22~8                      ; 4       ;
; KEY2~input                                                                                                                               ; 3       ;
; ir_module:inst1|cnt_val[0]                                                                                                               ; 3       ;
; ir_module:inst1|Selector0~2                                                                                                              ; 3       ;
; ir_module:inst1|state.ST_START_L                                                                                                         ; 3       ;
; ir_module:inst1|Flag_HVL                                                                                                                 ; 3       ;
; count:inst2|Selector3~0                                                                                                                  ; 3       ;
; count:inst2|code~16                                                                                                                      ; 3       ;
; count:inst2|code[3][1]                                                                                                                   ; 3       ;
; count:inst2|code[3][0]                                                                                                                   ; 3       ;
; count:inst2|code[0][1]                                                                                                                   ; 3       ;
; count:inst2|code[0][0]                                                                                                                   ; 3       ;
; count:inst2|code[2][1]                                                                                                                   ; 3       ;
; count:inst2|code[2][0]                                                                                                                   ; 3       ;
; sin_block:inst5|address:inst1|add[0]                                                                                                     ; 3       ;
; ir_module:inst1|cnt_l[10]                                                                                                                ; 3       ;
; ir_module:inst1|cnt_h[10]                                                                                                                ; 3       ;
; count:inst2|Add2~30                                                                                                                      ; 3       ;
; count:inst2|Add3~36                                                                                                                      ; 3       ;
; count:inst2|Add5~46                                                                                                                      ; 3       ;
; count:inst2|Add10~8                                                                                                                      ; 3       ;
; count:inst2|Add10~6                                                                                                                      ; 3       ;
; count:inst2|Add10~4                                                                                                                      ; 3       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_11~6                      ; 3       ;
; ir_module:inst1|IR_code.CODE_1                                                                                                           ; 2       ;
; ir_module:inst1|IR_Value[0]                                                                                                              ; 2       ;
; ir_module:inst1|Selector0~5                                                                                                              ; 2       ;
; ir_module:inst1|Selector0~4                                                                                                              ; 2       ;
; ir_module:inst1|Flag_LVL                                                                                                                 ; 2       ;
; ir_module:inst1|IR_reg[2]                                                                                                                ; 2       ;
; ir_module:inst1|state.ST_START_H                                                                                                         ; 2       ;
; ir_module:inst1|IR_Value[10]                                                                                                             ; 2       ;
; ir_module:inst1|IR_Value[8]                                                                                                              ; 2       ;
; ir_module:inst1|IR_Value[13]                                                                                                             ; 2       ;
; ir_module:inst1|IR_Value[11]                                                                                                             ; 2       ;
; ir_module:inst1|IR_Value[9]                                                                                                              ; 2       ;
; ir_module:inst1|IR_Value[14]                                                                                                             ; 2       ;
; ir_module:inst1|IR_Value[12]                                                                                                             ; 2       ;
; count:inst2|Mux8~0                                                                                                                       ; 2       ;
; count:inst2|Mux0~4                                                                                                                       ; 2       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[1][9]                                                                               ; 2       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[1][10]                                                                              ; 2       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[2][9]                                                                               ; 2       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[2][10]                                                                              ; 2       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][5]~12                                                                            ; 2       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[2][9]~8                                                                             ; 2       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[1][9]~6                                                                             ; 2       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~2                                                                            ; 2       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][5]~0                                                                             ; 2       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][9]                                                                               ; 2       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[0][9]                                                                               ; 2       ;
; count:inst2|Mux25~1                                                                                                                      ; 2       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][5]                                                                               ; 2       ;
; count:inst2|code~38                                                                                                                      ; 2       ;
; count:inst2|code~29                                                                                                                      ; 2       ;
; count:inst2|Selector15~0                                                                                                                 ; 2       ;
; count:inst2|code~26                                                                                                                      ; 2       ;
; count:inst2|Selector14~3                                                                                                                 ; 2       ;
; count:inst2|code~24                                                                                                                      ; 2       ;
; count:inst2|code~22                                                                                                                      ; 2       ;
; count:inst2|Selector11~0                                                                                                                 ; 2       ;
; count:inst2|Selector7~0                                                                                                                  ; 2       ;
; count:inst2|code~18                                                                                                                      ; 2       ;
; count:inst2|code~10                                                                                                                      ; 2       ;
; count:inst2|code~9                                                                                                                       ; 2       ;
; count:inst2|Selector2~2                                                                                                                  ; 2       ;
; count:inst2|code~5                                                                                                                       ; 2       ;
; count:inst2|code~2                                                                                                                       ; 2       ;
; count:inst2|code[3][3]                                                                                                                   ; 2       ;
; count:inst2|code[3][2]                                                                                                                   ; 2       ;
; count:inst2|code[0][3]                                                                                                                   ; 2       ;
; count:inst2|code[0][2]                                                                                                                   ; 2       ;
; count:inst2|code[1][3]                                                                                                                   ; 2       ;
; count:inst2|code[1][2]                                                                                                                   ; 2       ;
; count:inst2|dt_module:dt_ct|cnt[0]                                                                                                       ; 2       ;
; count:inst2|code[2][3]                                                                                                                   ; 2       ;
; count:inst2|code[2][2]                                                                                                                   ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[864]~391            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[865]~390            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[866]~389            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[867]~388            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[868]~387            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[869]~386            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[870]~385            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[871]~384            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[872]~383            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[873]~382            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[874]~381            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[875]~380            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[876]~379            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[877]~378            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[878]~377            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[879]~376            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[880]~375            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[881]~374            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[882]~373            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[883]~372            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[884]~371            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[885]~370            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[886]~369            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[887]~368            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[888]~367            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[889]~366            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[890]~365            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[891]~364            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[832]~363            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[833]~362            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[834]~361            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[835]~360            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[836]~359            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[837]~358            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[838]~357            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[839]~356            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[840]~355            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[841]~354            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[842]~353            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[843]~352            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[844]~351            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[845]~350            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[846]~349            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[847]~348            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[848]~347            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[849]~346            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[850]~345            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[851]~344            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[852]~343            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[853]~342            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[854]~341            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[855]~340            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[856]~339            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[857]~338            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[858]~337            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[800]~336            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[801]~335            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[802]~334            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[803]~333            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[804]~332            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[805]~331            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[806]~330            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[807]~329            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[808]~328            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[809]~327            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[810]~326            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[811]~325            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[812]~324            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[813]~323            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[814]~322            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[815]~321            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[816]~320            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[817]~319            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[818]~318            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[819]~317            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[820]~316            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[821]~315            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[822]~314            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[823]~313            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[824]~312            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[825]~311            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[768]~310            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[769]~309            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[770]~308            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[771]~307            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[772]~306            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[773]~305            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[774]~304            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[775]~303            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[776]~302            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[777]~301            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[778]~300            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[779]~299            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[780]~298            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[781]~297            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[782]~296            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[783]~295            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[784]~294            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[785]~293            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[786]~292            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[787]~291            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[788]~290            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[789]~289            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[790]~288            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[791]~287            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[792]~286            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[736]~285            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[737]~284            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[738]~283            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[739]~282            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[740]~281            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[741]~280            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[742]~279            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[743]~278            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[744]~277            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[745]~276            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[746]~275            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[747]~274            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[748]~273            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[749]~272            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[750]~271            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[751]~270            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[752]~269            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[753]~268            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[754]~267            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[755]~266            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[756]~265            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[757]~264            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[758]~263            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[759]~262            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[704]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[705]~261            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[706]~260            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[707]~259            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[708]~258            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[709]~257            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[710]~256            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[711]~255            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[712]~254            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[713]~253            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[714]~252            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[715]~251            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[716]~250            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[717]~249            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[718]~248            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[719]~247            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[720]~246            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[721]~245            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[722]~244            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[723]~243            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[724]~242            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[725]~241            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[726]~240            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[672]~239            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[673]~238            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[674]~237            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[675]~236            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[676]~235            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[677]~234            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[678]~233            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[679]~232            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[680]~231            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[681]~230            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[682]~229            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[683]~228            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[684]~227            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[685]~226            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[686]~225            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[687]~224            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[688]~223            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[689]~222            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[690]~221            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[691]~220            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[692]~219            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[693]~218            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[640]~217            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[641]~216            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[642]~215            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[643]~214            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[644]~213            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[645]~212            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[646]~211            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[647]~210            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[648]~209            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[649]~208            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[650]~207            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[651]~206            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[652]~205            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[653]~204            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[654]~203            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[655]~202            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[656]~201            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[657]~200            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[658]~199            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[659]~198            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[660]~197            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[608]~196            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[609]~195            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[610]~194            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[611]~193            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[612]~192            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[613]~191            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[614]~190            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[615]~189            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[616]~188            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[617]~187            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[618]~186            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[619]~185            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[620]~184            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[621]~183            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[622]~182            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[623]~181            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[624]~180            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[625]~179            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[626]~178            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[627]~177            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[576]~176            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[577]~175            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[578]~174            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[579]~173            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[580]~172            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[581]~171            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[582]~170            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[583]~169            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[584]~168            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[585]~167            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[586]~166            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[587]~165            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[588]~164            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[589]~163            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[590]~162            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[591]~161            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[592]~160            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[593]~159            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[594]~158            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[544]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[545]~157            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[546]~156            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[547]~155            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[548]~154            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[549]~153            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[550]~152            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[551]~151            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[552]~150            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[553]~149            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[554]~148            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[555]~147            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[556]~146            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[557]~145            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[558]~144            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[559]~143            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[560]~142            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[561]~141            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[512]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[513]~140            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[514]~139            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[515]~138            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[516]~137            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[517]~136            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[518]~135            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[519]~134            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[520]~133            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[521]~132            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[522]~131            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[523]~130            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[524]~129            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[525]~128            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[526]~127            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[527]~126            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[528]~125            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[480]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[481]~124            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[482]~123            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[483]~122            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[484]~121            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[485]~120            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[486]~119            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[487]~118            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[488]~117            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[489]~116            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[490]~115            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[491]~114            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[492]~113            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[493]~112            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[494]~111            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[495]~110            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[448]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[449]~109            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[450]~108            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[451]~107            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[452]~106            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[453]~105            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[454]~104            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[455]~103            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[456]~102            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[457]~101            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[458]~100            ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[459]~99             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[460]~98             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[461]~97             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[462]~96             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[416]~95             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[417]~94             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[418]~93             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[419]~92             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[420]~91             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[421]~90             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[422]~89             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[423]~88             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[424]~87             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[425]~86             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[426]~85             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[427]~84             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[428]~83             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[429]~82             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[384]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[385]~81             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[386]~80             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[387]~79             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[388]~78             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[389]~77             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[390]~76             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[391]~75             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[392]~74             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[393]~73             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[394]~72             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[395]~71             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[396]~70             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[352]~69             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[353]~68             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[354]~67             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[355]~66             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[356]~65             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[357]~64             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[358]~63             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[359]~62             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[360]~61             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[361]~60             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[362]~59             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[363]~58             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[320]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[321]~57             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[322]~56             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[323]~55             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[324]~54             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[325]~53             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[326]~52             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[327]~51             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[328]~50             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[329]~49             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[330]~48             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[288]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[289]~47             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[290]~46             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[291]~45             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[292]~44             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[293]~43             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[294]~42             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[295]~41             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[296]~40             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[297]~39             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[256]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[257]~38             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[258]~37             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[259]~36             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[260]~35             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[261]~34             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[262]~33             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[263]~32             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[264]~31             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[224]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[225]~30             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[226]~29             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[227]~28             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[228]~27             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[229]~26             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[230]~25             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[231]~24             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[192]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[193]~23             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[194]~22             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[195]~21             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[196]~20             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[197]~19             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[198]~18             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[160]~17             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[161]~16             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[162]~15             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[163]~14             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[164]~13             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[165]~12             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[128]                ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[129]~10             ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[130]~9              ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[131]~8              ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[132]~7              ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[96]~6               ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[97]~5               ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[98]~4               ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[99]~3               ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[64]~2               ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[65]~1               ; 2       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[66]~0               ; 2       ;
; clk_hz:inst3|cnt[31]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[30]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[29]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[28]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[27]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[26]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[25]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[24]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[23]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[22]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[21]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[20]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[19]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[18]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[17]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[16]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[14]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[12]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[15]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[13]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[11]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[10]                                                                                                                     ; 2       ;
; clk_hz:inst3|cnt[9]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[8]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[7]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[6]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[4]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[5]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[0]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[1]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[2]                                                                                                                      ; 2       ;
; clk_hz:inst3|cnt[3]                                                                                                                      ; 2       ;
; clk_hz:inst3|clk_out                                                                                                                     ; 2       ;
; count:inst2|clk_out                                                                                                                      ; 2       ;
; ir_module:inst1|cnt_val[10]                                                                                                              ; 2       ;
; ir_module:inst1|cnt_val[15]                                                                                                              ; 2       ;
; ir_module:inst1|cnt_val[14]                                                                                                              ; 2       ;
; ir_module:inst1|cnt_val[13]                                                                                                              ; 2       ;
; ir_module:inst1|cnt_val[12]                                                                                                              ; 2       ;
; ir_module:inst1|cnt_val[9]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[8]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[7]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[6]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[5]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[4]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[3]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[2]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[1]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_val[11]                                                                                                              ; 2       ;
; ir_module:inst1|cnt_l[11]                                                                                                                ; 2       ;
; ir_module:inst1|cnt_l[12]                                                                                                                ; 2       ;
; ir_module:inst1|cnt_l[14]                                                                                                                ; 2       ;
; ir_module:inst1|cnt_l[13]                                                                                                                ; 2       ;
; ir_module:inst1|cnt_l[7]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[8]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[9]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[3]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[4]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[5]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[6]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[0]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[1]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_l[2]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[14]                                                                                                                ; 2       ;
; ir_module:inst1|cnt_h[13]                                                                                                                ; 2       ;
; ir_module:inst1|cnt_h[12]                                                                                                                ; 2       ;
; ir_module:inst1|cnt_h[11]                                                                                                                ; 2       ;
; ir_module:inst1|cnt_h[9]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[8]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[7]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[6]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[5]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[4]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[3]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[2]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[1]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_h[0]                                                                                                                 ; 2       ;
; ir_module:inst1|cnt_num[5]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_num[4]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_num[3]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_num[2]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_num[1]                                                                                                               ; 2       ;
; ir_module:inst1|cnt_num[0]                                                                                                               ; 2       ;
; count:inst2|Add2~8                                                                                                                       ; 2       ;
; sin_block:inst5|address:inst1|add[7]                                                                                                     ; 2       ;
; sin_block:inst5|address:inst1|add[6]                                                                                                     ; 2       ;
; sin_block:inst5|address:inst1|add[5]                                                                                                     ; 2       ;
; sin_block:inst5|address:inst1|add[4]                                                                                                     ; 2       ;
; sin_block:inst5|address:inst1|add[3]                                                                                                     ; 2       ;
; sin_block:inst5|address:inst1|add[2]                                                                                                     ; 2       ;
; sin_block:inst5|address:inst1|add[1]                                                                                                     ; 2       ;
; count:inst2|cnt[31]                                                                                                                      ; 2       ;
; count:inst2|cnt[30]                                                                                                                      ; 2       ;
; count:inst2|cnt[29]                                                                                                                      ; 2       ;
; count:inst2|cnt[28]                                                                                                                      ; 2       ;
; count:inst2|cnt[27]                                                                                                                      ; 2       ;
; count:inst2|cnt[26]                                                                                                                      ; 2       ;
; count:inst2|cnt[24]                                                                                                                      ; 2       ;
; count:inst2|cnt[25]                                                                                                                      ; 2       ;
; count:inst2|cnt[22]                                                                                                                      ; 2       ;
; count:inst2|cnt[23]                                                                                                                      ; 2       ;
; count:inst2|cnt[20]                                                                                                                      ; 2       ;
; count:inst2|cnt[21]                                                                                                                      ; 2       ;
; count:inst2|cnt[18]                                                                                                                      ; 2       ;
; count:inst2|cnt[19]                                                                                                                      ; 2       ;
; count:inst2|cnt[16]                                                                                                                      ; 2       ;
; count:inst2|cnt[17]                                                                                                                      ; 2       ;
; count:inst2|cnt[14]                                                                                                                      ; 2       ;
; count:inst2|cnt[15]                                                                                                                      ; 2       ;
; count:inst2|cnt[12]                                                                                                                      ; 2       ;
; count:inst2|cnt[13]                                                                                                                      ; 2       ;
; count:inst2|cnt[10]                                                                                                                      ; 2       ;
; count:inst2|cnt[11]                                                                                                                      ; 2       ;
; count:inst2|cnt[8]                                                                                                                       ; 2       ;
; count:inst2|cnt[9]                                                                                                                       ; 2       ;
; count:inst2|cnt[6]                                                                                                                       ; 2       ;
; count:inst2|cnt[7]                                                                                                                       ; 2       ;
; count:inst2|cnt[4]                                                                                                                       ; 2       ;
; count:inst2|cnt[5]                                                                                                                       ; 2       ;
; count:inst2|cnt[2]                                                                                                                       ; 2       ;
; count:inst2|cnt[3]                                                                                                                       ; 2       ;
; count:inst2|cnt[1]                                                                                                                       ; 2       ;
; count:inst2|cnt[0]                                                                                                                       ; 2       ;
; CLK~input                                                                                                                                ; 1       ;
; ~GND                                                                                                                                     ; 1       ;
; ir_module:inst1|cnt_val[0]~45                                                                                                            ; 1       ;
; count:inst2|dt_module:dt_ct|cnt[0]~48                                                                                                    ; 1       ;
; sin_block:inst5|address:inst1|add[0]~21                                                                                                  ; 1       ;
; count:inst2|Mux0~6                                                                                                                       ; 1       ;
; count:inst2|Selector6~5                                                                                                                  ; 1       ;
; count:inst2|Selector14~6                                                                                                                 ; 1       ;
; count:inst2|code~45                                                                                                                      ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[132]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[198]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[231]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[297]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[330]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[396]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[429]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[495]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[528]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[594]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[627]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[693]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[726]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[792]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[825]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[891]                 ; 1       ;
; count:inst2|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]                 ; 1       ;
; ir_module:inst1|IR_code.CODE_1~5                                                                                                         ; 1       ;
; ir_module:inst1|IR_code.CODE_1~4                                                                                                         ; 1       ;
; ir_module:inst1|IR_code.CODE_1~3                                                                                                         ; 1       ;
; ir_module:inst1|IR_code.CODE_1~2                                                                                                         ; 1       ;
; ir_module:inst1|IR_code.CODE_1~1                                                                                                         ; 1       ;
; ir_module:inst1|IR_code.CODE_1~0                                                                                                         ; 1       ;
; ir_module:inst1|IR_Value~1                                                                                                               ; 1       ;
; ir_module:inst1|IR_Value[1]                                                                                                              ; 1       ;
; ir_module:inst1|IR_Value[2]                                                                                                              ; 1       ;
; ir_module:inst1|IR_Value[3]                                                                                                              ; 1       ;
; ir_module:inst1|IR_Value[4]                                                                                                              ; 1       ;
; ir_module:inst1|IR_Value[5]                                                                                                              ; 1       ;
; ir_module:inst1|Selector0~7                                                                                                              ; 1       ;
; ir_module:inst1|Selector0~6                                                                                                              ; 1       ;
; ir_module:inst1|Flag_LVL~0                                                                                                               ; 1       ;
; ir_module:inst1|Equal0~4                                                                                                                 ; 1       ;
; ir_module:inst1|Equal0~3                                                                                                                 ; 1       ;
; ir_module:inst1|Equal0~2                                                                                                                 ; 1       ;
; ir_module:inst1|Equal0~1                                                                                                                 ; 1       ;
; ir_module:inst1|Equal0~0                                                                                                                 ; 1       ;
; ir_module:inst1|IR_Value[6]                                                                                                              ; 1       ;
; ir_module:inst1|Selector2~0                                                                                                              ; 1       ;
; ir_module:inst1|Selector0~3                                                                                                              ; 1       ;
; ir_module:inst1|Flag_HVL~0                                                                                                               ; 1       ;
; ir_module:inst1|Equal1~4                                                                                                                 ; 1       ;
; ir_module:inst1|Equal1~3                                                                                                                 ; 1       ;
; ir_module:inst1|Equal1~2                                                                                                                 ; 1       ;
; ir_module:inst1|Equal1~1                                                                                                                 ; 1       ;
; ir_module:inst1|Equal1~0                                                                                                                 ; 1       ;
; ir_module:inst1|IR_Value[7]                                                                                                              ; 1       ;
; ir_module:inst1|Selector1~0                                                                                                              ; 1       ;
; count:inst2|num_4[1]~1                                                                                                                   ; 1       ;
; count:inst2|num_4[0]~0                                                                                                                   ; 1       ;
; ir_module:inst1|IR_Value[15]                                                                                                             ; 1       ;
; ir_module:inst1|Equal4~0                                                                                                                 ; 1       ;
; count:inst2|Mux27~3                                                                                                                      ; 1       ;
; count:inst2|Mux27~2                                                                                                                      ; 1       ;
; count:inst2|Mux27~1                                                                                                                      ; 1       ;
; count:inst2|Mux27~0                                                                                                                      ; 1       ;
; count:inst2|Mux22~1                                                                                                                      ; 1       ;
; count:inst2|Mux22~0                                                                                                                      ; 1       ;
; count:inst2|Mux23~1                                                                                                                      ; 1       ;
; count:inst2|Mux23~0                                                                                                                      ; 1       ;
; count:inst2|Mux24~1                                                                                                                      ; 1       ;
; count:inst2|Mux24~0                                                                                                                      ; 1       ;
; count:inst2|Mux16~1                                                                                                                      ; 1       ;
; count:inst2|Mux16~0                                                                                                                      ; 1       ;
; count:inst2|Mux17~1                                                                                                                      ; 1       ;
; count:inst2|Mux17~0                                                                                                                      ; 1       ;
; count:inst2|Mux18~1                                                                                                                      ; 1       ;
; count:inst2|Mux18~0                                                                                                                      ; 1       ;
; count:inst2|Mux15~1                                                                                                                      ; 1       ;
; count:inst2|Mux15~0                                                                                                                      ; 1       ;
; count:inst2|Mux13~1                                                                                                                      ; 1       ;
; count:inst2|Mux13~0                                                                                                                      ; 1       ;
; count:inst2|Mux14~1                                                                                                                      ; 1       ;
; count:inst2|Mux14~0                                                                                                                      ; 1       ;
; count:inst2|Mux10~0                                                                                                                      ; 1       ;
; count:inst2|Mux11~1                                                                                                                      ; 1       ;
; count:inst2|Mux11~0                                                                                                                      ; 1       ;
; count:inst2|Mux12~1                                                                                                                      ; 1       ;
; count:inst2|Mux12~0                                                                                                                      ; 1       ;
; count:inst2|Mux8~1                                                                                                                       ; 1       ;
; count:inst2|Mux9~1                                                                                                                       ; 1       ;
; count:inst2|Mux9~0                                                                                                                       ; 1       ;
; count:inst2|Mux7~0                                                                                                                       ; 1       ;
; count:inst2|Mux4~1                                                                                                                       ; 1       ;
; count:inst2|Mux4~0                                                                                                                       ; 1       ;
; count:inst2|Mux5~0                                                                                                                       ; 1       ;
; count:inst2|Mux6~1                                                                                                                       ; 1       ;
; count:inst2|Mux6~0                                                                                                                       ; 1       ;
; count:inst2|Mux1~1                                                                                                                       ; 1       ;
; count:inst2|Mux0~5                                                                                                                       ; 1       ;
; count:inst2|Mux2~0                                                                                                                       ; 1       ;
; count:inst2|Mux3~0                                                                                                                       ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[2][8]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[2][9]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[2][10]~6                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[2][11]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[2][12]~5                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[2][13]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[2][14]~4                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[0][12]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][8]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[0][13]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][9]~3                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[0][14]~2                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][10]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][11]~1                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][12]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[0][17]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][13]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~6                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][14]~0                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][17]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[1][18]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[2][17]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[2][8]~5                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[2][5]~4                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[2][6]~3                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[1][8]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[2][7]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[2][8]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][6]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][7]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][8]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][9]~11                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][12]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][8]~10                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][13]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][9]~9                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][10]~8                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][11]~7                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][12]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][13]~6                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][10]~5                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][11]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][12]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[2][13]~4                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[2][10]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[2][11]~7                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[2][12]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[2][13]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][12]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][13]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][14]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[1][10]~5                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][15]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[1][11]~4                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][16]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[1][12]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][17]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[1][13]~3                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[1][14]~2                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[1][15]~1                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[1][16]~0                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|_~3                                                                                        ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|_~2                                                                                        ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[2][14]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[2][15]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[2][16]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|_~1                                                                                        ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|_~0                                                                                        ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[0][11]                                                                              ; 1       ;
; count:inst2|Mux19~1                                                                                                                      ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][11]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][7]~3                                                                             ; 1       ;
; count:inst2|Mux19~0                                                                                                                      ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][11]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[1][7]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult4|multcore:mult_core|romout[0][10]~5                                                                            ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[0][10]                                                                              ; 1       ;
; count:inst2|Mux20~1                                                                                                                      ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][10]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[1][6]                                                                               ; 1       ;
; count:inst2|Mux20~0                                                                                                                      ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~1                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult2|multcore:mult_core|romout[0][10]                                                                              ; 1       ;
; count:inst2|lpm_mult:Mult4|multcore:mult_core|romout[0][9]~4                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[0][8]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult3|multcore:mult_core|romout[0][9]                                                                               ; 1       ;
; count:inst2|Mux21~1                                                                                                                      ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][6]~2                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][7]~1                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][8]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult1|multcore:mult_core|romout[0][9]                                                                               ; 1       ;
; count:inst2|Mux21~0                                                                                                                      ; 1       ;
; count:inst2|lpm_mult:Mult4|multcore:mult_core|romout[0][8]~3                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[0][6]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[0][8]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~0                                                                             ; 1       ;
; count:inst2|lpm_mult:Mult4|multcore:mult_core|romout[0][6]~2                                                                             ; 1       ;
; count:inst2|Add7~4                                                                                                                       ; 1       ;
; count:inst2|lpm_mult:Mult4|multcore:mult_core|romout[0][7]~1                                                                             ; 1       ;
; count:inst2|Add7~3                                                                                                                       ; 1       ;
; count:inst2|Mux25~4                                                                                                                      ; 1       ;
; count:inst2|Mux25~3                                                                                                                      ; 1       ;
; count:inst2|Mux25~2                                                                                                                      ; 1       ;
; count:inst2|Mux25~0                                                                                                                      ; 1       ;
; count:inst2|lpm_mult:Mult0|multcore:mult_core|romout[0][5]                                                                               ; 1       ;
; count:inst2|lpm_mult:Mult4|multcore:mult_core|romout[0][5]~0                                                                             ; 1       ;
; count:inst2|Add7~2                                                                                                                       ; 1       ;
; count:inst2|Mux26~5                                                                                                                      ; 1       ;
; count:inst2|Mux26~4                                                                                                                      ; 1       ;
; count:inst2|Mux26~3                                                                                                                      ; 1       ;
; count:inst2|Add7~1                                                                                                                       ; 1       ;
; count:inst2|code~40                                                                                                                      ; 1       ;
; count:inst2|Selector6~4                                                                                                                  ; 1       ;
; count:inst2|Selector6~3                                                                                                                  ; 1       ;
; count:inst2|Selector6~2                                                                                                                  ; 1       ;
; count:inst2|Add7~0                                                                                                                       ; 1       ;
; count:inst2|Mux30~1                                                                                                                      ; 1       ;
; count:inst2|Mux30~0                                                                                                                      ; 1       ;
; count:inst2|Mux29~2                                                                                                                      ; 1       ;
; count:inst2|Mux29~1                                                                                                                      ; 1       ;
; count:inst2|Mux29~0                                                                                                                      ; 1       ;
; count:inst2|code~35                                                                                                                      ; 1       ;
; count:inst2|Mux26~2                                                                                                                      ; 1       ;
; count:inst2|Mux26~1                                                                                                                      ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                   ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                    ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+----------------+----------------------+-----------------+-----------------+
; sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 1    ; ./output_files/sin.mif ; M9K_X15_Y18_N0 ; Don't care           ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |signal|sin_block:inst5|ROM_sin:inst|altsyncram:altsyncram_component|altsyncram_e2b1:auto_generated|ALTSYNCRAM                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;8;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;16;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;
;24;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;
;32;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;
;40;(00001001) (11) (9) (09)    ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;
;48;(00001110) (16) (14) (0E)    ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;
;56;(00010001) (21) (17) (11)    ;(00010010) (22) (18) (12)   ;(00010010) (22) (18) (12)   ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;
;64;(00010101) (25) (21) (15)    ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00011000) (30) (24) (18)   ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;
;72;(00011010) (32) (26) (1A)    ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;
;80;(00100000) (40) (32) (20)    ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100101) (45) (37) (25)   ;(00100101) (45) (37) (25)   ;
;88;(00100110) (46) (38) (26)    ;(00100111) (47) (39) (27)   ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(00000000) (0) (0) (00)   ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;
;96;(00101100) (54) (44) (2C)    ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;(00000000) (0) (0) (00)   ;(00110000) (60) (48) (30)   ;(00110001) (61) (49) (31)   ;
;104;(00110001) (61) (49) (31)    ;(00110010) (62) (50) (32)   ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00110110) (66) (54) (36)   ;(00110111) (67) (55) (37)   ;
;112;(00111000) (70) (56) (38)    ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;
;120;(00111111) (77) (63) (3F)    ;(01000000) (100) (64) (40)   ;(01000001) (101) (65) (41)   ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;
;128;(01000110) (106) (70) (46)    ;(01000110) (106) (70) (46)   ;(01000101) (105) (69) (45)   ;(01000100) (104) (68) (44)   ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000010) (102) (66) (42)   ;(01000010) (102) (66) (42)   ;
;136;(01000001) (101) (65) (41)    ;(01000000) (100) (64) (40)   ;(00111111) (77) (63) (3F)   ;(00111111) (77) (63) (3F)   ;(00111110) (76) (62) (3E)   ;(00111101) (75) (61) (3D)   ;(00111100) (74) (60) (3C)   ;(00111011) (73) (59) (3B)   ;
;144;(00111010) (72) (58) (3A)    ;(00111001) (71) (57) (39)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(00110111) (67) (55) (37)   ;(00110110) (66) (54) (36)   ;(00110101) (65) (53) (35)   ;(00110100) (64) (52) (34)   ;
;152;(00110011) (63) (51) (33)    ;(00110011) (63) (51) (33)   ;(00110010) (62) (50) (32)   ;(00110001) (61) (49) (31)   ;(00110000) (60) (48) (30)   ;(00101111) (57) (47) (2F)   ;(00101110) (56) (46) (2E)   ;(00101110) (56) (46) (2E)   ;
;160;(00101101) (55) (45) (2D)    ;(00101100) (54) (44) (2C)   ;(00101011) (53) (43) (2B)   ;(00101010) (52) (42) (2A)   ;(00101010) (52) (42) (2A)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;(00100111) (47) (39) (27)   ;
;168;(00100110) (46) (38) (26)    ;(00100110) (46) (38) (26)   ;(00100101) (45) (37) (25)   ;(00100100) (44) (36) (24)   ;(00100011) (43) (35) (23)   ;(00100011) (43) (35) (23)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;
;176;(00100000) (40) (32) (20)    ;(00100000) (40) (32) (20)   ;(00011111) (37) (31) (1F)   ;(00011110) (36) (30) (1E)   ;(00011110) (36) (30) (1E)   ;(00011101) (35) (29) (1D)   ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;
;184;(00011011) (33) (27) (1B)    ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;(00011001) (31) (25) (19)   ;(00011000) (30) (24) (18)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00010110) (26) (22) (16)   ;
;192;(00010110) (26) (22) (16)    ;(00010101) (25) (21) (15)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;
;200;(00010001) (21) (17) (11)    ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;
;208;(00001101) (15) (13) (0D)    ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;
;216;(00001001) (11) (9) (09)    ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;
;224;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;232;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000010) (2) (2) (02)   ;
;240;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;248;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 2,885 / 32,401 ( 9 % ) ;
; C16 interconnects           ; 27 / 1,326 ( 2 % )     ;
; C4 interconnects            ; 1,774 / 21,816 ( 8 % ) ;
; Direct links                ; 405 / 32,401 ( 1 % )   ;
; Global clocks               ; 8 / 10 ( 80 % )        ;
; Local interconnects         ; 765 / 10,320 ( 7 % )   ;
; R24 interconnects           ; 45 / 1,289 ( 3 % )     ;
; R4 interconnects            ; 1,948 / 28,186 ( 7 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.09) ; Number of LABs  (Total = 137) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 4                             ;
; 3                                           ; 4                             ;
; 4                                           ; 1                             ;
; 5                                           ; 2                             ;
; 6                                           ; 4                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 1                             ;
; 10                                          ; 4                             ;
; 11                                          ; 1                             ;
; 12                                          ; 5                             ;
; 13                                          ; 2                             ;
; 14                                          ; 4                             ;
; 15                                          ; 7                             ;
; 16                                          ; 87                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.53) ; Number of LABs  (Total = 137) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 6                             ;
; 1 Clock                            ; 42                            ;
; 1 Clock enable                     ; 2                             ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 8                             ;
; 2 Clock enables                    ; 2                             ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.75) ; Number of LABs  (Total = 137) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 7                             ;
; 2                                            ; 6                             ;
; 3                                            ; 2                             ;
; 4                                            ; 0                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 6                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 21                            ;
; 16                                           ; 40                            ;
; 17                                           ; 2                             ;
; 18                                           ; 10                            ;
; 19                                           ; 4                             ;
; 20                                           ; 5                             ;
; 21                                           ; 1                             ;
; 22                                           ; 3                             ;
; 23                                           ; 0                             ;
; 24                                           ; 1                             ;
; 25                                           ; 0                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.25) ; Number of LABs  (Total = 137) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 1                             ;
; 1                                                ; 10                            ;
; 2                                                ; 7                             ;
; 3                                                ; 6                             ;
; 4                                                ; 2                             ;
; 5                                                ; 2                             ;
; 6                                                ; 4                             ;
; 7                                                ; 2                             ;
; 8                                                ; 7                             ;
; 9                                                ; 6                             ;
; 10                                               ; 11                            ;
; 11                                               ; 13                            ;
; 12                                               ; 12                            ;
; 13                                               ; 12                            ;
; 14                                               ; 12                            ;
; 15                                               ; 10                            ;
; 16                                               ; 18                            ;
; 17                                               ; 0                             ;
; 18                                               ; 1                             ;
; 19                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.48) ; Number of LABs  (Total = 137) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 5                             ;
; 4                                            ; 8                             ;
; 5                                            ; 3                             ;
; 6                                            ; 2                             ;
; 7                                            ; 4                             ;
; 8                                            ; 5                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 3                             ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 5                             ;
; 17                                           ; 3                             ;
; 18                                           ; 6                             ;
; 19                                           ; 2                             ;
; 20                                           ; 1                             ;
; 21                                           ; 3                             ;
; 22                                           ; 3                             ;
; 23                                           ; 3                             ;
; 24                                           ; 9                             ;
; 25                                           ; 7                             ;
; 26                                           ; 6                             ;
; 27                                           ; 9                             ;
; 28                                           ; 9                             ;
; 29                                           ; 4                             ;
; 30                                           ; 6                             ;
; 31                                           ; 7                             ;
; 32                                           ; 7                             ;
; 33                                           ; 0                             ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 29           ; 0            ; 29           ; 0            ; 0            ; 30        ; 29           ; 0            ; 30        ; 30        ; 0            ; 25           ; 0            ; 0            ; 5            ; 0            ; 25           ; 5            ; 0            ; 0            ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 0            ; 30        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 30           ; 1            ; 30           ; 30           ; 0         ; 1            ; 30           ; 0         ; 0         ; 30           ; 5            ; 30           ; 30           ; 25           ; 30           ; 5            ; 25           ; 30           ; 30           ; 30           ; 5            ; 30           ; 30           ; 30           ; 30           ; 30           ; 0         ; 30           ; 30           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; TTL                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST_1M            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin7               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin6               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin5               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin4               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sin0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sni1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_hz             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_10M            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; 100K               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_A               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_B               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_E               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_F               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN3             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_EN4             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_C               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_D               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_G               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS_DP              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IRDA               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                             ;
+--------------------------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                                ; Destination Clock(s) ; Delay Added in ns ;
+--------------------------------------------------------------------------------+----------------------+-------------------+
; inst|inst|altpll_component|auto_generated|pll1|clk[1]                          ; clk_hz:inst3|clk_out ; 47.2              ;
; inst|inst|altpll_component|auto_generated|pll1|clk[1],clk_hz:inst3|clk_out,I/O ; clk_hz:inst3|clk_out ; 29.4              ;
; inst|inst|altpll_component|auto_generated|pll1|clk[1],I/O                      ; clk_hz:inst3|clk_out ; 22.7              ;
; inst|inst|altpll_component|auto_generated|pll1|clk[1],clk_hz:inst3|clk_out     ; clk_hz:inst3|clk_out ; 5.6               ;
+--------------------------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                   ;
+--------------------------------------+--------------------------------------+-------------------+
; Source Register                      ; Destination Register                 ; Delay Added in ns ;
+--------------------------------------+--------------------------------------+-------------------+
; ir_module:inst1|Code[1]              ; count:inst2|clk_out                  ; 4.575             ;
; ir_module:inst1|Code[3]              ; count:inst2|clk_out                  ; 4.530             ;
; ir_module:inst1|Code[4]              ; count:inst2|clk_out                  ; 4.512             ;
; ir_module:inst1|Code[2]              ; count:inst2|clk_out                  ; 4.344             ;
; ir_module:inst1|Code[7]              ; count:inst2|tmp2[4]                  ; 3.835             ;
; ir_module:inst1|Code[0]              ; count:inst2|tmp2[4]                  ; 3.811             ;
; ir_module:inst1|Code[6]              ; count:inst2|clk_out                  ; 3.744             ;
; ir_module:inst1|Code[5]              ; count:inst2|tmp2[4]                  ; 3.528             ;
; KEY2                                 ; count:inst2|tmp2[4]                  ; 3.528             ;
; count:inst2|num_4[0]                 ; count:inst2|code[2][0]               ; 2.887             ;
; count:inst2|num_4[1]                 ; count:inst2|code[2][0]               ; 2.887             ;
; count:inst2|code[2][0]               ; count:inst2|code[2][0]               ; 2.786             ;
; count:inst2|code[1][3]               ; count:inst2|code[1][3]               ; 2.689             ;
; count:inst2|code[2][1]               ; count:inst2|code[2][1]               ; 2.665             ;
; count:inst2|code[2][3]               ; count:inst2|code[2][3]               ; 2.662             ;
; count:inst2|code[2][2]               ; count:inst2|code[2][2]               ; 2.471             ;
; count:inst2|code[1][0]               ; count:inst2|code[1][0]               ; 2.342             ;
; count:inst2|code[1][1]               ; count:inst2|code[1][1]               ; 2.282             ;
; count:inst2|code[1][2]               ; count:inst2|code[1][2]               ; 2.264             ;
; count:inst2|code[0][0]               ; count:inst2|code[0][0]               ; 2.226             ;
; count:inst2|code[0][2]               ; count:inst2|code[0][2]               ; 1.827             ;
; count:inst2|code[3][1]               ; count:inst2|tmp2[4]                  ; 1.785             ;
; count:inst2|code[3][0]               ; count:inst2|tmp2[4]                  ; 1.773             ;
; count:inst2|code[0][1]               ; count:inst2|tmp2[4]                  ; 0.706             ;
; sin_block:inst5|address:inst1|add[0] ; sin7                                 ; 0.362             ;
; count:inst2|code[3][2]               ; count:inst2|num_dt[3][2]             ; 0.301             ;
; count:inst2|code[0][3]               ; count:inst2|num_dt[0][3]             ; 0.099             ;
; count:inst2|code[3][3]               ; count:inst2|num_dt[3][3]             ; 0.099             ;
; sin_block:inst5|address:inst1|add[5] ; sin7                                 ; 0.014             ;
; sin_block:inst5|address:inst1|add[4] ; sin7                                 ; 0.014             ;
; ir_module:inst1|cnt_val[15]          ; ir_module:inst1|cnt_val[15]          ; 0.013             ;
; sin_block:inst5|address:inst1|add[7] ; sin_block:inst5|address:inst1|add[7] ; 0.013             ;
; sin_block:inst5|address:inst1|add[2] ; sin7                                 ; 0.011             ;
; sin_block:inst5|address:inst1|add[1] ; sin7                                 ; 0.011             ;
+--------------------------------------+--------------------------------------+-------------------+
Note: This table only shows the top 34 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "signal"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 25, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 48, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 5, clock division of 24, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 480, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[3] port
Info (15535): Implemented PLL "PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 30 total pins
    Info (169086): Pin 100K not assigned to an exact location on the device
Info (15535): Implemented PLL "PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 25, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 48, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 5, clock division of 24, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 480, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[3] port
Info (15535): Implemented PLL "PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] port
Critical Warning (332012): Synopsys Design Constraints File file not found: 'signal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node clk_hz:inst3|clk_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clk_hz:inst3|clk_out~0
        Info (176357): Destination node clk_hz~output
Info (176353): Automatically promoted node rst_n~input (placed in PIN 88 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" output port clk[1] feeds output pin "TEST_1M~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" output port clk[2] feeds output pin "clk_10M~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|pll1" output port clk[3] feeds output pin "100K~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "PLL:inst|altpll1:inst1|altpll:altpll_component|altpll1_altpll:auto_generated|pll1" is driven by PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]~clkctrl which is OUTCLK output port of Clock control block type node PLL:inst|altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0]~clkctrl
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "Led1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Led2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Led3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Led4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TESE_1M" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TES_1M" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_100K" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_1M" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sin1" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 3.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/composite design/signal2/output_files/signal.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 1034 megabytes
    Info: Processing ended: Sun Sep 18 09:28:01 2016
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/composite design/signal2/output_files/signal.fit.smsg.


