
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rT,rA,rB,21}                       Premise(F2)
	S3= ICache[addr]={31,rT,rA,rB,21}                           Premise(F3)
	S4= GPRegs[rA]=a                                            Premise(F4)
	S5= GPRegs[rB]=b                                            Premise(F5)
	S6= XER[SO]=so                                              Premise(F6)

IF	S7= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S8= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S9= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S10= PC.Out=addr                                            PC-Out(S1)
	S11= XER.SOOut=so                                           XER-SO-Out(S6)
	S12= PIDReg.Out=>IMMU.PID                                   Premise(F7)
	S13= IMMU.PID=pid                                           Path(S7,S12)
	S14= PC.Out=>IMMU.IEA                                       Premise(F8)
	S15= IMMU.IEA=addr                                          Path(S10,S14)
	S16= IMMU.Addr={pid,addr}                                   IMMU-Search(S13,S15)
	S17= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S13,S15)
	S18= IMMU.Addr=>IAddrReg.In                                 Premise(F9)
	S19= IAddrReg.In={pid,addr}                                 Path(S16,S18)
	S20= IMMU.Hit=>IMMUHitReg.In                                Premise(F10)
	S21= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S17,S20)
	S22= PC.Out=>ICache.IEA                                     Premise(F11)
	S23= ICache.IEA=addr                                        Path(S10,S22)
	S24= ICache.Hit=ICacheHit(addr)                             ICache-Search(S23)
	S25= ICache.Out={31,rT,rA,rB,21}                            ICache-Search(S23,S3)
	S26= ICache.Out=>ICacheReg.In                               Premise(F12)
	S27= ICacheReg.In={31,rT,rA,rB,21}                          Path(S25,S26)
	S28= ICache.Hit=>ICacheHitReg.In                            Premise(F13)
	S29= ICacheHitReg.In=ICacheHit(addr)                        Path(S24,S28)
	S30= IMMUHitReg.Out=>CU.IMemHit                             Premise(F14)
	S31= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F15)
	S32= IAddrReg.Out=>IMem.RAddr                               Premise(F16)
	S33= IMem.Out=>IRMux.MemData                                Premise(F17)
	S34= ICacheReg.Out=>IRMux.CacheData                         Premise(F18)
	S35= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F19)
	S36= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F20)
	S37= IRMux.Out=>IR.In                                       Premise(F21)
	S38= IMem.MEM8WordOut=>ICache.WData                         Premise(F22)
	S39= PC.Out=>ICache.IEA                                     Premise(F23)
	S40= IR.Out0_5=>CU.Op                                       Premise(F24)
	S41= IR.Out11_15=>GPRegs.RReg1                              Premise(F25)
	S42= IR.Out16_20=>GPRegs.RReg2                              Premise(F26)
	S43= IR.Out21_31=>CU.IRFunc                                 Premise(F27)
	S44= GPRegs.Rdata1=>A.In                                    Premise(F28)
	S45= GPRegs.Rdata2=>B.In                                    Premise(F29)
	S46= A.Out=>ALU.A                                           Premise(F30)
	S47= B.Out=>ALU.B                                           Premise(F31)
	S48= CU.Func=>ALU.Func                                      Premise(F32)
	S49= ALU.Out=>ALUOut.In                                     Premise(F33)
	S50= ALU.CA=>CAReg.In                                       Premise(F34)
	S51= ALU.CMP=>DataCmb.A                                     Premise(F35)
	S52= XER.SOOut=>DataCmb.B                                   Premise(F36)
	S53= DataCmb.B=so                                           Path(S11,S52)
	S54= DataCmb.Out=>DR4bit.In                                 Premise(F37)
	S55= IR.Out6_10=>GPRegs.WReg                                Premise(F38)
	S56= ALUOut.Out=>GPRegs.WData                               Premise(F39)
	S57= DR4bit.Out=>CRRegs.CR0In                               Premise(F40)
	S58= CAReg.Out=>XER.CAIn                                    Premise(F41)
	S59= CtrlPIDReg=0                                           Premise(F42)
	S60= [PIDReg]=pid                                           PIDReg-Hold(S0,S59)
	S61= CtrlIMMU=0                                             Premise(F43)
	S62= CtrlPC=0                                               Premise(F44)
	S63= CtrlPCInc=0                                            Premise(F45)
	S64= PC[Out]=addr                                           PC-Hold(S1,S62,S63)
	S65= CtrlIAddrReg=1                                         Premise(F46)
	S66= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S19,S65)
	S67= CtrlIMMUHitReg=1                                       Premise(F47)
	S68= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S21,S67)
	S69= CtrlICache=0                                           Premise(F48)
	S70= ICache[addr]={31,rT,rA,rB,21}                          ICache-Hold(S3,S69)
	S71= CtrlICacheReg=1                                        Premise(F49)
	S72= [ICacheReg]={31,rT,rA,rB,21}                           ICacheReg-Write(S27,S71)
	S73= CtrlICacheHitReg=1                                     Premise(F50)
	S74= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S29,S73)
	S75= CtrlIMem=0                                             Premise(F51)
	S76= IMem[{pid,addr}]={31,rT,rA,rB,21}                      IMem-Hold(S2,S75)
	S77= CtrlIRMux=0                                            Premise(F52)
	S78= CtrlIR=0                                               Premise(F53)
	S79= CtrlGPRegs=0                                           Premise(F54)
	S80= GPRegs[rA]=a                                           GPRegs-Hold(S4,S79)
	S81= GPRegs[rB]=b                                           GPRegs-Hold(S5,S79)
	S82= CtrlA=0                                                Premise(F55)
	S83= CtrlB=0                                                Premise(F56)
	S84= CtrlALUOut=0                                           Premise(F57)
	S85= CtrlCAReg=0                                            Premise(F58)
	S86= CtrlXERSO=0                                            Premise(F59)
	S87= XER[SO]=so                                             XER-SO-Hold(S6,S86)
	S88= CtrlXEROV=0                                            Premise(F60)
	S89= CtrlXERCA=0                                            Premise(F61)
	S90= CtrlDR4bit=0                                           Premise(F62)
	S91= CtrlCRRegs=0                                           Premise(F63)
	S92= CtrlCRRegsCR0=0                                        Premise(F64)
	S93= CtrlCRRegsW4bitRegs=0                                  Premise(F65)
	S94= CtrlCRRegsW1bitRegs=0                                  Premise(F66)

IMMU	S95= PIDReg.Out=pid                                         PIDReg-Out(S60)
	S96= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S60)
	S97= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S60)
	S98= PC.Out=addr                                            PC-Out(S64)
	S99= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S66)
	S100= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S66)
	S101= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S66)
	S102= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S68)
	S103= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S68)
	S104= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S68)
	S105= ICacheReg.Out={31,rT,rA,rB,21}                        ICacheReg-Out(S72)
	S106= ICacheReg.Out26_31={31,rT,rA,rB,21}[26:31]            ICacheReg-Out(S72)
	S107= ICacheReg.Out30_31={31,rT,rA,rB,21}[30:31]            ICacheReg-Out(S72)
	S108= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S74)
	S109= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S74)
	S110= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S74)
	S111= XER.SOOut=so                                          XER-SO-Out(S87)
	S112= PIDReg.Out=>IMMU.PID                                  Premise(F67)
	S113= IMMU.PID=pid                                          Path(S95,S112)
	S114= PC.Out=>IMMU.IEA                                      Premise(F68)
	S115= IMMU.IEA=addr                                         Path(S98,S114)
	S116= IMMU.Addr={pid,addr}                                  IMMU-Search(S113,S115)
	S117= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S113,S115)
	S118= IMMU.Addr=>IAddrReg.In                                Premise(F69)
	S119= IAddrReg.In={pid,addr}                                Path(S116,S118)
	S120= IMMU.Hit=>IMMUHitReg.In                               Premise(F70)
	S121= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S117,S120)
	S122= PC.Out=>ICache.IEA                                    Premise(F71)
	S123= ICache.IEA=addr                                       Path(S98,S122)
	S124= ICache.Hit=ICacheHit(addr)                            ICache-Search(S123)
	S125= ICache.Out={31,rT,rA,rB,21}                           ICache-Search(S123,S70)
	S126= ICache.Out=>ICacheReg.In                              Premise(F72)
	S127= ICacheReg.In={31,rT,rA,rB,21}                         Path(S125,S126)
	S128= ICache.Hit=>ICacheHitReg.In                           Premise(F73)
	S129= ICacheHitReg.In=ICacheHit(addr)                       Path(S124,S128)
	S130= IMMUHitReg.Out=>CU.IMemHit                            Premise(F74)
	S131= CU.IMemHit=IMMUHit(pid,addr)                          Path(S102,S130)
	S132= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F75)
	S133= CU.ICacheHit=ICacheHit(addr)                          Path(S108,S132)
	S134= IAddrReg.Out=>IMem.RAddr                              Premise(F76)
	S135= IMem.RAddr={pid,addr}                                 Path(S99,S134)
	S136= IMem.Out={31,rT,rA,rB,21}                             IMem-Read(S135,S76)
	S137= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S135,S76)
	S138= IMem.Out=>IRMux.MemData                               Premise(F77)
	S139= IRMux.MemData={31,rT,rA,rB,21}                        Path(S136,S138)
	S140= ICacheReg.Out=>IRMux.CacheData                        Premise(F78)
	S141= IRMux.CacheData={31,rT,rA,rB,21}                      Path(S105,S140)
	S142= IRMux.Out={31,rT,rA,rB,21}                            IRMux-Select(S139,S141)
	S143= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F79)
	S144= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S102,S143)
	S145= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F80)
	S146= IRMux.CacheSel=ICacheHit(addr)                        Path(S108,S145)
	S147= IRMux.Out=>IR.In                                      Premise(F81)
	S148= IR.In={31,rT,rA,rB,21}                                Path(S142,S147)
	S149= IMem.MEM8WordOut=>ICache.WData                        Premise(F82)
	S150= ICache.WData=IMemGet8Word({pid,addr})                 Path(S137,S149)
	S151= PC.Out=>ICache.IEA                                    Premise(F83)
	S152= IR.Out0_5=>CU.Op                                      Premise(F84)
	S153= IR.Out11_15=>GPRegs.RReg1                             Premise(F85)
	S154= IR.Out16_20=>GPRegs.RReg2                             Premise(F86)
	S155= IR.Out21_31=>CU.IRFunc                                Premise(F87)
	S156= GPRegs.Rdata1=>A.In                                   Premise(F88)
	S157= GPRegs.Rdata2=>B.In                                   Premise(F89)
	S158= A.Out=>ALU.A                                          Premise(F90)
	S159= B.Out=>ALU.B                                          Premise(F91)
	S160= CU.Func=>ALU.Func                                     Premise(F92)
	S161= ALU.Out=>ALUOut.In                                    Premise(F93)
	S162= ALU.CA=>CAReg.In                                      Premise(F94)
	S163= ALU.CMP=>DataCmb.A                                    Premise(F95)
	S164= XER.SOOut=>DataCmb.B                                  Premise(F96)
	S165= DataCmb.B=so                                          Path(S111,S164)
	S166= DataCmb.Out=>DR4bit.In                                Premise(F97)
	S167= IR.Out6_10=>GPRegs.WReg                               Premise(F98)
	S168= ALUOut.Out=>GPRegs.WData                              Premise(F99)
	S169= DR4bit.Out=>CRRegs.CR0In                              Premise(F100)
	S170= CAReg.Out=>XER.CAIn                                   Premise(F101)
	S171= CtrlPIDReg=0                                          Premise(F102)
	S172= [PIDReg]=pid                                          PIDReg-Hold(S60,S171)
	S173= CtrlIMMU=0                                            Premise(F103)
	S174= CtrlPC=0                                              Premise(F104)
	S175= CtrlPCInc=1                                           Premise(F105)
	S176= PC[Out]=addr+4                                        PC-Inc(S64,S174,S175)
	S177= PC[CIA]=addr                                          PC-Inc(S64,S174,S175)
	S178= CtrlIAddrReg=0                                        Premise(F106)
	S179= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S66,S178)
	S180= CtrlIMMUHitReg=0                                      Premise(F107)
	S181= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S68,S180)
	S182= CtrlICache=0                                          Premise(F108)
	S183= ICache[addr]={31,rT,rA,rB,21}                         ICache-Hold(S70,S182)
	S184= CtrlICacheReg=0                                       Premise(F109)
	S185= [ICacheReg]={31,rT,rA,rB,21}                          ICacheReg-Hold(S72,S184)
	S186= CtrlICacheHitReg=0                                    Premise(F110)
	S187= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S74,S186)
	S188= CtrlIMem=0                                            Premise(F111)
	S189= IMem[{pid,addr}]={31,rT,rA,rB,21}                     IMem-Hold(S76,S188)
	S190= CtrlIRMux=0                                           Premise(F112)
	S191= CtrlIR=1                                              Premise(F113)
	S192= [IR]={31,rT,rA,rB,21}                                 IR-Write(S148,S191)
	S193= CtrlGPRegs=0                                          Premise(F114)
	S194= GPRegs[rA]=a                                          GPRegs-Hold(S80,S193)
	S195= GPRegs[rB]=b                                          GPRegs-Hold(S81,S193)
	S196= CtrlA=0                                               Premise(F115)
	S197= CtrlB=0                                               Premise(F116)
	S198= CtrlALUOut=0                                          Premise(F117)
	S199= CtrlCAReg=0                                           Premise(F118)
	S200= CtrlXERSO=0                                           Premise(F119)
	S201= XER[SO]=so                                            XER-SO-Hold(S87,S200)
	S202= CtrlXEROV=0                                           Premise(F120)
	S203= CtrlXERCA=0                                           Premise(F121)
	S204= CtrlDR4bit=0                                          Premise(F122)
	S205= CtrlCRRegs=0                                          Premise(F123)
	S206= CtrlCRRegsCR0=0                                       Premise(F124)
	S207= CtrlCRRegsW4bitRegs=0                                 Premise(F125)
	S208= CtrlCRRegsW1bitRegs=0                                 Premise(F126)

ID	S209= PIDReg.Out=pid                                        PIDReg-Out(S172)
	S210= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S172)
	S211= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S172)
	S212= PC.Out=addr+4                                         PC-Out(S176)
	S213= PC.CIA=addr                                           PC-Out(S177)
	S214= PC.CIA31_28=addr[31:28]                               PC-Out(S177)
	S215= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S179)
	S216= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S179)
	S217= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S179)
	S218= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S181)
	S219= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S181)
	S220= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S181)
	S221= ICacheReg.Out={31,rT,rA,rB,21}                        ICacheReg-Out(S185)
	S222= ICacheReg.Out26_31={31,rT,rA,rB,21}[26:31]            ICacheReg-Out(S185)
	S223= ICacheReg.Out30_31={31,rT,rA,rB,21}[30:31]            ICacheReg-Out(S185)
	S224= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S187)
	S225= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S187)
	S226= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S187)
	S227= IR.Out0_5=31                                          IR-Out(S192)
	S228= IR.Out6_10=rT                                         IR-Out(S192)
	S229= IR.Out11_15=rA                                        IR-Out(S192)
	S230= IR.Out16_20=rB                                        IR-Out(S192)
	S231= IR.Out21_31=21                                        IR-Out(S192)
	S232= XER.SOOut=so                                          XER-SO-Out(S201)
	S233= PIDReg.Out=>IMMU.PID                                  Premise(F127)
	S234= IMMU.PID=pid                                          Path(S209,S233)
	S235= PC.Out=>IMMU.IEA                                      Premise(F128)
	S236= IMMU.IEA=addr+4                                       Path(S212,S235)
	S237= IMMU.Addr={pid,addr+4}                                IMMU-Search(S234,S236)
	S238= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S234,S236)
	S239= IMMU.Addr=>IAddrReg.In                                Premise(F129)
	S240= IAddrReg.In={pid,addr+4}                              Path(S237,S239)
	S241= IMMU.Hit=>IMMUHitReg.In                               Premise(F130)
	S242= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S238,S241)
	S243= PC.Out=>ICache.IEA                                    Premise(F131)
	S244= ICache.IEA=addr+4                                     Path(S212,S243)
	S245= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S244)
	S246= ICache.Out=>ICacheReg.In                              Premise(F132)
	S247= ICache.Hit=>ICacheHitReg.In                           Premise(F133)
	S248= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S245,S247)
	S249= IMMUHitReg.Out=>CU.IMemHit                            Premise(F134)
	S250= CU.IMemHit=IMMUHit(pid,addr)                          Path(S218,S249)
	S251= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F135)
	S252= CU.ICacheHit=ICacheHit(addr)                          Path(S224,S251)
	S253= IAddrReg.Out=>IMem.RAddr                              Premise(F136)
	S254= IMem.RAddr={pid,addr}                                 Path(S215,S253)
	S255= IMem.Out={31,rT,rA,rB,21}                             IMem-Read(S254,S189)
	S256= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S254,S189)
	S257= IMem.Out=>IRMux.MemData                               Premise(F137)
	S258= IRMux.MemData={31,rT,rA,rB,21}                        Path(S255,S257)
	S259= ICacheReg.Out=>IRMux.CacheData                        Premise(F138)
	S260= IRMux.CacheData={31,rT,rA,rB,21}                      Path(S221,S259)
	S261= IRMux.Out={31,rT,rA,rB,21}                            IRMux-Select(S258,S260)
	S262= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F139)
	S263= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S218,S262)
	S264= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F140)
	S265= IRMux.CacheSel=ICacheHit(addr)                        Path(S224,S264)
	S266= IRMux.Out=>IR.In                                      Premise(F141)
	S267= IR.In={31,rT,rA,rB,21}                                Path(S261,S266)
	S268= IMem.MEM8WordOut=>ICache.WData                        Premise(F142)
	S269= ICache.WData=IMemGet8Word({pid,addr})                 Path(S256,S268)
	S270= PC.Out=>ICache.IEA                                    Premise(F143)
	S271= IR.Out0_5=>CU.Op                                      Premise(F144)
	S272= CU.Op=31                                              Path(S227,S271)
	S273= IR.Out11_15=>GPRegs.RReg1                             Premise(F145)
	S274= GPRegs.RReg1=rA                                       Path(S229,S273)
	S275= GPRegs.Rdata1=a                                       GPRegs-Read(S274,S194)
	S276= IR.Out16_20=>GPRegs.RReg2                             Premise(F146)
	S277= GPRegs.RReg2=rB                                       Path(S230,S276)
	S278= GPRegs.Rdata2=b                                       GPRegs-Read(S277,S195)
	S279= IR.Out21_31=>CU.IRFunc                                Premise(F147)
	S280= CU.IRFunc=21                                          Path(S231,S279)
	S281= CU.Func=alu_add                                       CU(S272,S280)
	S282= GPRegs.Rdata1=>A.In                                   Premise(F148)
	S283= A.In=a                                                Path(S275,S282)
	S284= GPRegs.Rdata2=>B.In                                   Premise(F149)
	S285= B.In=b                                                Path(S278,S284)
	S286= A.Out=>ALU.A                                          Premise(F150)
	S287= B.Out=>ALU.B                                          Premise(F151)
	S288= CU.Func=>ALU.Func                                     Premise(F152)
	S289= ALU.Func=alu_add                                      Path(S281,S288)
	S290= ALU.Out=>ALUOut.In                                    Premise(F153)
	S291= ALU.CA=>CAReg.In                                      Premise(F154)
	S292= ALU.CMP=>DataCmb.A                                    Premise(F155)
	S293= XER.SOOut=>DataCmb.B                                  Premise(F156)
	S294= DataCmb.B=so                                          Path(S232,S293)
	S295= DataCmb.Out=>DR4bit.In                                Premise(F157)
	S296= IR.Out6_10=>GPRegs.WReg                               Premise(F158)
	S297= GPRegs.WReg=rT                                        Path(S228,S296)
	S298= ALUOut.Out=>GPRegs.WData                              Premise(F159)
	S299= DR4bit.Out=>CRRegs.CR0In                              Premise(F160)
	S300= CAReg.Out=>XER.CAIn                                   Premise(F161)
	S301= CtrlPIDReg=0                                          Premise(F162)
	S302= [PIDReg]=pid                                          PIDReg-Hold(S172,S301)
	S303= CtrlIMMU=0                                            Premise(F163)
	S304= CtrlPC=0                                              Premise(F164)
	S305= CtrlPCInc=0                                           Premise(F165)
	S306= PC[CIA]=addr                                          PC-Hold(S177,S305)
	S307= PC[Out]=addr+4                                        PC-Hold(S176,S304,S305)
	S308= CtrlIAddrReg=0                                        Premise(F166)
	S309= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S179,S308)
	S310= CtrlIMMUHitReg=0                                      Premise(F167)
	S311= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S181,S310)
	S312= CtrlICache=0                                          Premise(F168)
	S313= ICache[addr]={31,rT,rA,rB,21}                         ICache-Hold(S183,S312)
	S314= CtrlICacheReg=0                                       Premise(F169)
	S315= [ICacheReg]={31,rT,rA,rB,21}                          ICacheReg-Hold(S185,S314)
	S316= CtrlICacheHitReg=0                                    Premise(F170)
	S317= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S187,S316)
	S318= CtrlIMem=0                                            Premise(F171)
	S319= IMem[{pid,addr}]={31,rT,rA,rB,21}                     IMem-Hold(S189,S318)
	S320= CtrlIRMux=0                                           Premise(F172)
	S321= CtrlIR=0                                              Premise(F173)
	S322= [IR]={31,rT,rA,rB,21}                                 IR-Hold(S192,S321)
	S323= CtrlGPRegs=0                                          Premise(F174)
	S324= GPRegs[rA]=a                                          GPRegs-Hold(S194,S323)
	S325= GPRegs[rB]=b                                          GPRegs-Hold(S195,S323)
	S326= CtrlA=1                                               Premise(F175)
	S327= [A]=a                                                 A-Write(S283,S326)
	S328= CtrlB=1                                               Premise(F176)
	S329= [B]=b                                                 B-Write(S285,S328)
	S330= CtrlALUOut=0                                          Premise(F177)
	S331= CtrlCAReg=0                                           Premise(F178)
	S332= CtrlXERSO=0                                           Premise(F179)
	S333= XER[SO]=so                                            XER-SO-Hold(S201,S332)
	S334= CtrlXEROV=0                                           Premise(F180)
	S335= CtrlXERCA=0                                           Premise(F181)
	S336= CtrlDR4bit=0                                          Premise(F182)
	S337= CtrlCRRegs=0                                          Premise(F183)
	S338= CtrlCRRegsCR0=0                                       Premise(F184)
	S339= CtrlCRRegsW4bitRegs=0                                 Premise(F185)
	S340= CtrlCRRegsW1bitRegs=0                                 Premise(F186)

EX	S341= PIDReg.Out=pid                                        PIDReg-Out(S302)
	S342= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S302)
	S343= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S302)
	S344= PC.CIA=addr                                           PC-Out(S306)
	S345= PC.CIA31_28=addr[31:28]                               PC-Out(S306)
	S346= PC.Out=addr+4                                         PC-Out(S307)
	S347= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S309)
	S348= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S309)
	S349= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S309)
	S350= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S311)
	S351= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S311)
	S352= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S311)
	S353= ICacheReg.Out={31,rT,rA,rB,21}                        ICacheReg-Out(S315)
	S354= ICacheReg.Out26_31={31,rT,rA,rB,21}[26:31]            ICacheReg-Out(S315)
	S355= ICacheReg.Out30_31={31,rT,rA,rB,21}[30:31]            ICacheReg-Out(S315)
	S356= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S317)
	S357= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S317)
	S358= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S317)
	S359= IR.Out0_5=31                                          IR-Out(S322)
	S360= IR.Out6_10=rT                                         IR-Out(S322)
	S361= IR.Out11_15=rA                                        IR-Out(S322)
	S362= IR.Out16_20=rB                                        IR-Out(S322)
	S363= IR.Out21_31=21                                        IR-Out(S322)
	S364= A.Out=a                                               A-Out(S327)
	S365= A.Out26_31=a[26:31]                                   A-Out(S327)
	S366= A.Out30_31=a[30:31]                                   A-Out(S327)
	S367= B.Out=b                                               B-Out(S329)
	S368= B.Out26_31=b[26:31]                                   B-Out(S329)
	S369= B.Out30_31=b[30:31]                                   B-Out(S329)
	S370= XER.SOOut=so                                          XER-SO-Out(S333)
	S371= PIDReg.Out=>IMMU.PID                                  Premise(F187)
	S372= IMMU.PID=pid                                          Path(S341,S371)
	S373= PC.Out=>IMMU.IEA                                      Premise(F188)
	S374= IMMU.IEA=addr+4                                       Path(S346,S373)
	S375= IMMU.Addr={pid,addr+4}                                IMMU-Search(S372,S374)
	S376= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S372,S374)
	S377= IMMU.Addr=>IAddrReg.In                                Premise(F189)
	S378= IAddrReg.In={pid,addr+4}                              Path(S375,S377)
	S379= IMMU.Hit=>IMMUHitReg.In                               Premise(F190)
	S380= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S376,S379)
	S381= PC.Out=>ICache.IEA                                    Premise(F191)
	S382= ICache.IEA=addr+4                                     Path(S346,S381)
	S383= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S382)
	S384= ICache.Out=>ICacheReg.In                              Premise(F192)
	S385= ICache.Hit=>ICacheHitReg.In                           Premise(F193)
	S386= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S383,S385)
	S387= IMMUHitReg.Out=>CU.IMemHit                            Premise(F194)
	S388= CU.IMemHit=IMMUHit(pid,addr)                          Path(S350,S387)
	S389= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F195)
	S390= CU.ICacheHit=ICacheHit(addr)                          Path(S356,S389)
	S391= IAddrReg.Out=>IMem.RAddr                              Premise(F196)
	S392= IMem.RAddr={pid,addr}                                 Path(S347,S391)
	S393= IMem.Out={31,rT,rA,rB,21}                             IMem-Read(S392,S319)
	S394= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S392,S319)
	S395= IMem.Out=>IRMux.MemData                               Premise(F197)
	S396= IRMux.MemData={31,rT,rA,rB,21}                        Path(S393,S395)
	S397= ICacheReg.Out=>IRMux.CacheData                        Premise(F198)
	S398= IRMux.CacheData={31,rT,rA,rB,21}                      Path(S353,S397)
	S399= IRMux.Out={31,rT,rA,rB,21}                            IRMux-Select(S396,S398)
	S400= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F199)
	S401= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S350,S400)
	S402= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F200)
	S403= IRMux.CacheSel=ICacheHit(addr)                        Path(S356,S402)
	S404= IRMux.Out=>IR.In                                      Premise(F201)
	S405= IR.In={31,rT,rA,rB,21}                                Path(S399,S404)
	S406= IMem.MEM8WordOut=>ICache.WData                        Premise(F202)
	S407= ICache.WData=IMemGet8Word({pid,addr})                 Path(S394,S406)
	S408= PC.Out=>ICache.IEA                                    Premise(F203)
	S409= IR.Out0_5=>CU.Op                                      Premise(F204)
	S410= CU.Op=31                                              Path(S359,S409)
	S411= IR.Out11_15=>GPRegs.RReg1                             Premise(F205)
	S412= GPRegs.RReg1=rA                                       Path(S361,S411)
	S413= GPRegs.Rdata1=a                                       GPRegs-Read(S412,S324)
	S414= IR.Out16_20=>GPRegs.RReg2                             Premise(F206)
	S415= GPRegs.RReg2=rB                                       Path(S362,S414)
	S416= GPRegs.Rdata2=b                                       GPRegs-Read(S415,S325)
	S417= IR.Out21_31=>CU.IRFunc                                Premise(F207)
	S418= CU.IRFunc=21                                          Path(S363,S417)
	S419= CU.Func=alu_add                                       CU(S410,S418)
	S420= GPRegs.Rdata1=>A.In                                   Premise(F208)
	S421= A.In=a                                                Path(S413,S420)
	S422= GPRegs.Rdata2=>B.In                                   Premise(F209)
	S423= B.In=b                                                Path(S416,S422)
	S424= A.Out=>ALU.A                                          Premise(F210)
	S425= ALU.A=a                                               Path(S364,S424)
	S426= B.Out=>ALU.B                                          Premise(F211)
	S427= ALU.B=b                                               Path(S367,S426)
	S428= CU.Func=>ALU.Func                                     Premise(F212)
	S429= ALU.Func=alu_add                                      Path(S419,S428)
	S430= ALU.Out=a+b                                           ALU(S425,S427)
	S431= ALU.CMP=Compare0(a+b)                                 ALU(S425,S427)
	S432= ALU.OV=OverFlow(a+b)                                  ALU(S425,S427)
	S433= ALU.CA=Carry(a+b)                                     ALU(S425,S427)
	S434= ALU.Out=>ALUOut.In                                    Premise(F213)
	S435= ALUOut.In=a+b                                         Path(S430,S434)
	S436= ALU.CA=>CAReg.In                                      Premise(F214)
	S437= CAReg.In=Carry(a+b)                                   Path(S433,S436)
	S438= ALU.CMP=>DataCmb.A                                    Premise(F215)
	S439= DataCmb.A=Compare0(a+b)                               Path(S431,S438)
	S440= XER.SOOut=>DataCmb.B                                  Premise(F216)
	S441= DataCmb.B=so                                          Path(S370,S440)
	S442= DataCmb.Out={Compare0(a+b),so}                        DataCmb(S439,S441)
	S443= DataCmb.Out=>DR4bit.In                                Premise(F217)
	S444= DR4bit.In={Compare0(a+b),so}                          Path(S442,S443)
	S445= IR.Out6_10=>GPRegs.WReg                               Premise(F218)
	S446= GPRegs.WReg=rT                                        Path(S360,S445)
	S447= ALUOut.Out=>GPRegs.WData                              Premise(F219)
	S448= DR4bit.Out=>CRRegs.CR0In                              Premise(F220)
	S449= CAReg.Out=>XER.CAIn                                   Premise(F221)
	S450= CtrlPIDReg=0                                          Premise(F222)
	S451= [PIDReg]=pid                                          PIDReg-Hold(S302,S450)
	S452= CtrlIMMU=0                                            Premise(F223)
	S453= CtrlPC=0                                              Premise(F224)
	S454= CtrlPCInc=0                                           Premise(F225)
	S455= PC[CIA]=addr                                          PC-Hold(S306,S454)
	S456= PC[Out]=addr+4                                        PC-Hold(S307,S453,S454)
	S457= CtrlIAddrReg=0                                        Premise(F226)
	S458= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S309,S457)
	S459= CtrlIMMUHitReg=0                                      Premise(F227)
	S460= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S311,S459)
	S461= CtrlICache=0                                          Premise(F228)
	S462= ICache[addr]={31,rT,rA,rB,21}                         ICache-Hold(S313,S461)
	S463= CtrlICacheReg=0                                       Premise(F229)
	S464= [ICacheReg]={31,rT,rA,rB,21}                          ICacheReg-Hold(S315,S463)
	S465= CtrlICacheHitReg=0                                    Premise(F230)
	S466= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S317,S465)
	S467= CtrlIMem=0                                            Premise(F231)
	S468= IMem[{pid,addr}]={31,rT,rA,rB,21}                     IMem-Hold(S319,S467)
	S469= CtrlIRMux=0                                           Premise(F232)
	S470= CtrlIR=0                                              Premise(F233)
	S471= [IR]={31,rT,rA,rB,21}                                 IR-Hold(S322,S470)
	S472= CtrlGPRegs=0                                          Premise(F234)
	S473= GPRegs[rA]=a                                          GPRegs-Hold(S324,S472)
	S474= GPRegs[rB]=b                                          GPRegs-Hold(S325,S472)
	S475= CtrlA=0                                               Premise(F235)
	S476= [A]=a                                                 A-Hold(S327,S475)
	S477= CtrlB=0                                               Premise(F236)
	S478= [B]=b                                                 B-Hold(S329,S477)
	S479= CtrlALUOut=1                                          Premise(F237)
	S480= [ALUOut]=a+b                                          ALUOut-Write(S435,S479)
	S481= CtrlCAReg=1                                           Premise(F238)
	S482= [CAReg]=Carry(a+b)                                    CAReg-Write(S437,S481)
	S483= CtrlXERSO=0                                           Premise(F239)
	S484= XER[SO]=so                                            XER-SO-Hold(S333,S483)
	S485= CtrlXEROV=0                                           Premise(F240)
	S486= CtrlXERCA=0                                           Premise(F241)
	S487= CtrlDR4bit=1                                          Premise(F242)
	S488= [DR4bit]={Compare0(a+b),so}                           DR4bit-Write(S444,S487)
	S489= CtrlCRRegs=0                                          Premise(F243)
	S490= CtrlCRRegsCR0=0                                       Premise(F244)
	S491= CtrlCRRegsW4bitRegs=0                                 Premise(F245)
	S492= CtrlCRRegsW1bitRegs=0                                 Premise(F246)

MEM	S493= PIDReg.Out=pid                                        PIDReg-Out(S451)
	S494= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S451)
	S495= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S451)
	S496= PC.CIA=addr                                           PC-Out(S455)
	S497= PC.CIA31_28=addr[31:28]                               PC-Out(S455)
	S498= PC.Out=addr+4                                         PC-Out(S456)
	S499= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S458)
	S500= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S458)
	S501= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S458)
	S502= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S460)
	S503= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S460)
	S504= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S460)
	S505= ICacheReg.Out={31,rT,rA,rB,21}                        ICacheReg-Out(S464)
	S506= ICacheReg.Out26_31={31,rT,rA,rB,21}[26:31]            ICacheReg-Out(S464)
	S507= ICacheReg.Out30_31={31,rT,rA,rB,21}[30:31]            ICacheReg-Out(S464)
	S508= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S466)
	S509= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S466)
	S510= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S466)
	S511= IR.Out0_5=31                                          IR-Out(S471)
	S512= IR.Out6_10=rT                                         IR-Out(S471)
	S513= IR.Out11_15=rA                                        IR-Out(S471)
	S514= IR.Out16_20=rB                                        IR-Out(S471)
	S515= IR.Out21_31=21                                        IR-Out(S471)
	S516= A.Out=a                                               A-Out(S476)
	S517= A.Out26_31=a[26:31]                                   A-Out(S476)
	S518= A.Out30_31=a[30:31]                                   A-Out(S476)
	S519= B.Out=b                                               B-Out(S478)
	S520= B.Out26_31=b[26:31]                                   B-Out(S478)
	S521= B.Out30_31=b[30:31]                                   B-Out(S478)
	S522= ALUOut.Out=a+b                                        ALUOut-Out(S480)
	S523= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S480)
	S524= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S480)
	S525= CAReg.Out=Carry(a+b)                                  CAReg-Out(S482)
	S526= CAReg.Out26_31=Carry(a+b)[26:31]                      CAReg-Out(S482)
	S527= CAReg.Out30_31=Carry(a+b)[30:31]                      CAReg-Out(S482)
	S528= XER.SOOut=so                                          XER-SO-Out(S484)
	S529= DR4bit.Out={Compare0(a+b),so}                         DR4bit-Out(S488)
	S530= DR4bit.Out26_31={Compare0(a+b),so}[26:31]             DR4bit-Out(S488)
	S531= DR4bit.Out30_31={Compare0(a+b),so}[30:31]             DR4bit-Out(S488)
	S532= PIDReg.Out=>IMMU.PID                                  Premise(F247)
	S533= IMMU.PID=pid                                          Path(S493,S532)
	S534= PC.Out=>IMMU.IEA                                      Premise(F248)
	S535= IMMU.IEA=addr+4                                       Path(S498,S534)
	S536= IMMU.Addr={pid,addr+4}                                IMMU-Search(S533,S535)
	S537= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S533,S535)
	S538= IMMU.Addr=>IAddrReg.In                                Premise(F249)
	S539= IAddrReg.In={pid,addr+4}                              Path(S536,S538)
	S540= IMMU.Hit=>IMMUHitReg.In                               Premise(F250)
	S541= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S537,S540)
	S542= PC.Out=>ICache.IEA                                    Premise(F251)
	S543= ICache.IEA=addr+4                                     Path(S498,S542)
	S544= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S543)
	S545= ICache.Out=>ICacheReg.In                              Premise(F252)
	S546= ICache.Hit=>ICacheHitReg.In                           Premise(F253)
	S547= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S544,S546)
	S548= IMMUHitReg.Out=>CU.IMemHit                            Premise(F254)
	S549= CU.IMemHit=IMMUHit(pid,addr)                          Path(S502,S548)
	S550= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F255)
	S551= CU.ICacheHit=ICacheHit(addr)                          Path(S508,S550)
	S552= IAddrReg.Out=>IMem.RAddr                              Premise(F256)
	S553= IMem.RAddr={pid,addr}                                 Path(S499,S552)
	S554= IMem.Out={31,rT,rA,rB,21}                             IMem-Read(S553,S468)
	S555= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S553,S468)
	S556= IMem.Out=>IRMux.MemData                               Premise(F257)
	S557= IRMux.MemData={31,rT,rA,rB,21}                        Path(S554,S556)
	S558= ICacheReg.Out=>IRMux.CacheData                        Premise(F258)
	S559= IRMux.CacheData={31,rT,rA,rB,21}                      Path(S505,S558)
	S560= IRMux.Out={31,rT,rA,rB,21}                            IRMux-Select(S557,S559)
	S561= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F259)
	S562= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S502,S561)
	S563= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F260)
	S564= IRMux.CacheSel=ICacheHit(addr)                        Path(S508,S563)
	S565= IRMux.Out=>IR.In                                      Premise(F261)
	S566= IR.In={31,rT,rA,rB,21}                                Path(S560,S565)
	S567= IMem.MEM8WordOut=>ICache.WData                        Premise(F262)
	S568= ICache.WData=IMemGet8Word({pid,addr})                 Path(S555,S567)
	S569= PC.Out=>ICache.IEA                                    Premise(F263)
	S570= IR.Out0_5=>CU.Op                                      Premise(F264)
	S571= CU.Op=31                                              Path(S511,S570)
	S572= IR.Out11_15=>GPRegs.RReg1                             Premise(F265)
	S573= GPRegs.RReg1=rA                                       Path(S513,S572)
	S574= GPRegs.Rdata1=a                                       GPRegs-Read(S573,S473)
	S575= IR.Out16_20=>GPRegs.RReg2                             Premise(F266)
	S576= GPRegs.RReg2=rB                                       Path(S514,S575)
	S577= GPRegs.Rdata2=b                                       GPRegs-Read(S576,S474)
	S578= IR.Out21_31=>CU.IRFunc                                Premise(F267)
	S579= CU.IRFunc=21                                          Path(S515,S578)
	S580= CU.Func=alu_add                                       CU(S571,S579)
	S581= GPRegs.Rdata1=>A.In                                   Premise(F268)
	S582= A.In=a                                                Path(S574,S581)
	S583= GPRegs.Rdata2=>B.In                                   Premise(F269)
	S584= B.In=b                                                Path(S577,S583)
	S585= A.Out=>ALU.A                                          Premise(F270)
	S586= ALU.A=a                                               Path(S516,S585)
	S587= B.Out=>ALU.B                                          Premise(F271)
	S588= ALU.B=b                                               Path(S519,S587)
	S589= CU.Func=>ALU.Func                                     Premise(F272)
	S590= ALU.Func=alu_add                                      Path(S580,S589)
	S591= ALU.Out=a+b                                           ALU(S586,S588)
	S592= ALU.CMP=Compare0(a+b)                                 ALU(S586,S588)
	S593= ALU.OV=OverFlow(a+b)                                  ALU(S586,S588)
	S594= ALU.CA=Carry(a+b)                                     ALU(S586,S588)
	S595= ALU.Out=>ALUOut.In                                    Premise(F273)
	S596= ALUOut.In=a+b                                         Path(S591,S595)
	S597= ALU.CA=>CAReg.In                                      Premise(F274)
	S598= CAReg.In=Carry(a+b)                                   Path(S594,S597)
	S599= ALU.CMP=>DataCmb.A                                    Premise(F275)
	S600= DataCmb.A=Compare0(a+b)                               Path(S592,S599)
	S601= XER.SOOut=>DataCmb.B                                  Premise(F276)
	S602= DataCmb.B=so                                          Path(S528,S601)
	S603= DataCmb.Out={Compare0(a+b),so}                        DataCmb(S600,S602)
	S604= DataCmb.Out=>DR4bit.In                                Premise(F277)
	S605= DR4bit.In={Compare0(a+b),so}                          Path(S603,S604)
	S606= IR.Out6_10=>GPRegs.WReg                               Premise(F278)
	S607= GPRegs.WReg=rT                                        Path(S512,S606)
	S608= ALUOut.Out=>GPRegs.WData                              Premise(F279)
	S609= GPRegs.WData=a+b                                      Path(S522,S608)
	S610= DR4bit.Out=>CRRegs.CR0In                              Premise(F280)
	S611= CRRegs.CR0In={Compare0(a+b),so}                       Path(S529,S610)
	S612= CAReg.Out=>XER.CAIn                                   Premise(F281)
	S613= XER.CAIn=Carry(a+b)                                   Path(S525,S612)
	S614= CtrlPIDReg=0                                          Premise(F282)
	S615= [PIDReg]=pid                                          PIDReg-Hold(S451,S614)
	S616= CtrlIMMU=0                                            Premise(F283)
	S617= CtrlPC=0                                              Premise(F284)
	S618= CtrlPCInc=0                                           Premise(F285)
	S619= PC[CIA]=addr                                          PC-Hold(S455,S618)
	S620= PC[Out]=addr+4                                        PC-Hold(S456,S617,S618)
	S621= CtrlIAddrReg=0                                        Premise(F286)
	S622= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S458,S621)
	S623= CtrlIMMUHitReg=0                                      Premise(F287)
	S624= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S460,S623)
	S625= CtrlICache=0                                          Premise(F288)
	S626= ICache[addr]={31,rT,rA,rB,21}                         ICache-Hold(S462,S625)
	S627= CtrlICacheReg=0                                       Premise(F289)
	S628= [ICacheReg]={31,rT,rA,rB,21}                          ICacheReg-Hold(S464,S627)
	S629= CtrlICacheHitReg=0                                    Premise(F290)
	S630= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S466,S629)
	S631= CtrlIMem=0                                            Premise(F291)
	S632= IMem[{pid,addr}]={31,rT,rA,rB,21}                     IMem-Hold(S468,S631)
	S633= CtrlIRMux=0                                           Premise(F292)
	S634= CtrlIR=0                                              Premise(F293)
	S635= [IR]={31,rT,rA,rB,21}                                 IR-Hold(S471,S634)
	S636= CtrlGPRegs=0                                          Premise(F294)
	S637= GPRegs[rA]=a                                          GPRegs-Hold(S473,S636)
	S638= GPRegs[rB]=b                                          GPRegs-Hold(S474,S636)
	S639= CtrlA=0                                               Premise(F295)
	S640= [A]=a                                                 A-Hold(S476,S639)
	S641= CtrlB=0                                               Premise(F296)
	S642= [B]=b                                                 B-Hold(S478,S641)
	S643= CtrlALUOut=0                                          Premise(F297)
	S644= [ALUOut]=a+b                                          ALUOut-Hold(S480,S643)
	S645= CtrlCAReg=0                                           Premise(F298)
	S646= [CAReg]=Carry(a+b)                                    CAReg-Hold(S482,S645)
	S647= CtrlXERSO=0                                           Premise(F299)
	S648= XER[SO]=so                                            XER-SO-Hold(S484,S647)
	S649= CtrlXEROV=0                                           Premise(F300)
	S650= CtrlXERCA=0                                           Premise(F301)
	S651= CtrlDR4bit=0                                          Premise(F302)
	S652= [DR4bit]={Compare0(a+b),so}                           DR4bit-Hold(S488,S651)
	S653= CtrlCRRegs=0                                          Premise(F303)
	S654= CtrlCRRegsCR0=0                                       Premise(F304)
	S655= CtrlCRRegsW4bitRegs=0                                 Premise(F305)
	S656= CtrlCRRegsW1bitRegs=0                                 Premise(F306)

DMMU1	S657= PIDReg.Out=pid                                        PIDReg-Out(S615)
	S658= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S615)
	S659= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S615)
	S660= PC.CIA=addr                                           PC-Out(S619)
	S661= PC.CIA31_28=addr[31:28]                               PC-Out(S619)
	S662= PC.Out=addr+4                                         PC-Out(S620)
	S663= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S622)
	S664= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S622)
	S665= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S622)
	S666= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S624)
	S667= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S624)
	S668= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S624)
	S669= ICacheReg.Out={31,rT,rA,rB,21}                        ICacheReg-Out(S628)
	S670= ICacheReg.Out26_31={31,rT,rA,rB,21}[26:31]            ICacheReg-Out(S628)
	S671= ICacheReg.Out30_31={31,rT,rA,rB,21}[30:31]            ICacheReg-Out(S628)
	S672= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S630)
	S673= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S630)
	S674= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S630)
	S675= IR.Out0_5=31                                          IR-Out(S635)
	S676= IR.Out6_10=rT                                         IR-Out(S635)
	S677= IR.Out11_15=rA                                        IR-Out(S635)
	S678= IR.Out16_20=rB                                        IR-Out(S635)
	S679= IR.Out21_31=21                                        IR-Out(S635)
	S680= A.Out=a                                               A-Out(S640)
	S681= A.Out26_31=a[26:31]                                   A-Out(S640)
	S682= A.Out30_31=a[30:31]                                   A-Out(S640)
	S683= B.Out=b                                               B-Out(S642)
	S684= B.Out26_31=b[26:31]                                   B-Out(S642)
	S685= B.Out30_31=b[30:31]                                   B-Out(S642)
	S686= ALUOut.Out=a+b                                        ALUOut-Out(S644)
	S687= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S644)
	S688= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S644)
	S689= CAReg.Out=Carry(a+b)                                  CAReg-Out(S646)
	S690= CAReg.Out26_31=Carry(a+b)[26:31]                      CAReg-Out(S646)
	S691= CAReg.Out30_31=Carry(a+b)[30:31]                      CAReg-Out(S646)
	S692= XER.SOOut=so                                          XER-SO-Out(S648)
	S693= DR4bit.Out={Compare0(a+b),so}                         DR4bit-Out(S652)
	S694= DR4bit.Out26_31={Compare0(a+b),so}[26:31]             DR4bit-Out(S652)
	S695= DR4bit.Out30_31={Compare0(a+b),so}[30:31]             DR4bit-Out(S652)
	S696= PIDReg.Out=>IMMU.PID                                  Premise(F307)
	S697= IMMU.PID=pid                                          Path(S657,S696)
	S698= PC.Out=>IMMU.IEA                                      Premise(F308)
	S699= IMMU.IEA=addr+4                                       Path(S662,S698)
	S700= IMMU.Addr={pid,addr+4}                                IMMU-Search(S697,S699)
	S701= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S697,S699)
	S702= IMMU.Addr=>IAddrReg.In                                Premise(F309)
	S703= IAddrReg.In={pid,addr+4}                              Path(S700,S702)
	S704= IMMU.Hit=>IMMUHitReg.In                               Premise(F310)
	S705= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S701,S704)
	S706= PC.Out=>ICache.IEA                                    Premise(F311)
	S707= ICache.IEA=addr+4                                     Path(S662,S706)
	S708= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S707)
	S709= ICache.Out=>ICacheReg.In                              Premise(F312)
	S710= ICache.Hit=>ICacheHitReg.In                           Premise(F313)
	S711= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S708,S710)
	S712= IMMUHitReg.Out=>CU.IMemHit                            Premise(F314)
	S713= CU.IMemHit=IMMUHit(pid,addr)                          Path(S666,S712)
	S714= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F315)
	S715= CU.ICacheHit=ICacheHit(addr)                          Path(S672,S714)
	S716= IAddrReg.Out=>IMem.RAddr                              Premise(F316)
	S717= IMem.RAddr={pid,addr}                                 Path(S663,S716)
	S718= IMem.Out={31,rT,rA,rB,21}                             IMem-Read(S717,S632)
	S719= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S717,S632)
	S720= IMem.Out=>IRMux.MemData                               Premise(F317)
	S721= IRMux.MemData={31,rT,rA,rB,21}                        Path(S718,S720)
	S722= ICacheReg.Out=>IRMux.CacheData                        Premise(F318)
	S723= IRMux.CacheData={31,rT,rA,rB,21}                      Path(S669,S722)
	S724= IRMux.Out={31,rT,rA,rB,21}                            IRMux-Select(S721,S723)
	S725= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F319)
	S726= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S666,S725)
	S727= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F320)
	S728= IRMux.CacheSel=ICacheHit(addr)                        Path(S672,S727)
	S729= IRMux.Out=>IR.In                                      Premise(F321)
	S730= IR.In={31,rT,rA,rB,21}                                Path(S724,S729)
	S731= IMem.MEM8WordOut=>ICache.WData                        Premise(F322)
	S732= ICache.WData=IMemGet8Word({pid,addr})                 Path(S719,S731)
	S733= PC.Out=>ICache.IEA                                    Premise(F323)
	S734= IR.Out0_5=>CU.Op                                      Premise(F324)
	S735= CU.Op=31                                              Path(S675,S734)
	S736= IR.Out11_15=>GPRegs.RReg1                             Premise(F325)
	S737= GPRegs.RReg1=rA                                       Path(S677,S736)
	S738= GPRegs.Rdata1=a                                       GPRegs-Read(S737,S637)
	S739= IR.Out16_20=>GPRegs.RReg2                             Premise(F326)
	S740= GPRegs.RReg2=rB                                       Path(S678,S739)
	S741= GPRegs.Rdata2=b                                       GPRegs-Read(S740,S638)
	S742= IR.Out21_31=>CU.IRFunc                                Premise(F327)
	S743= CU.IRFunc=21                                          Path(S679,S742)
	S744= CU.Func=alu_add                                       CU(S735,S743)
	S745= GPRegs.Rdata1=>A.In                                   Premise(F328)
	S746= A.In=a                                                Path(S738,S745)
	S747= GPRegs.Rdata2=>B.In                                   Premise(F329)
	S748= B.In=b                                                Path(S741,S747)
	S749= A.Out=>ALU.A                                          Premise(F330)
	S750= ALU.A=a                                               Path(S680,S749)
	S751= B.Out=>ALU.B                                          Premise(F331)
	S752= ALU.B=b                                               Path(S683,S751)
	S753= CU.Func=>ALU.Func                                     Premise(F332)
	S754= ALU.Func=alu_add                                      Path(S744,S753)
	S755= ALU.Out=a+b                                           ALU(S750,S752)
	S756= ALU.CMP=Compare0(a+b)                                 ALU(S750,S752)
	S757= ALU.OV=OverFlow(a+b)                                  ALU(S750,S752)
	S758= ALU.CA=Carry(a+b)                                     ALU(S750,S752)
	S759= ALU.Out=>ALUOut.In                                    Premise(F333)
	S760= ALUOut.In=a+b                                         Path(S755,S759)
	S761= ALU.CA=>CAReg.In                                      Premise(F334)
	S762= CAReg.In=Carry(a+b)                                   Path(S758,S761)
	S763= ALU.CMP=>DataCmb.A                                    Premise(F335)
	S764= DataCmb.A=Compare0(a+b)                               Path(S756,S763)
	S765= XER.SOOut=>DataCmb.B                                  Premise(F336)
	S766= DataCmb.B=so                                          Path(S692,S765)
	S767= DataCmb.Out={Compare0(a+b),so}                        DataCmb(S764,S766)
	S768= DataCmb.Out=>DR4bit.In                                Premise(F337)
	S769= DR4bit.In={Compare0(a+b),so}                          Path(S767,S768)
	S770= IR.Out6_10=>GPRegs.WReg                               Premise(F338)
	S771= GPRegs.WReg=rT                                        Path(S676,S770)
	S772= ALUOut.Out=>GPRegs.WData                              Premise(F339)
	S773= GPRegs.WData=a+b                                      Path(S686,S772)
	S774= DR4bit.Out=>CRRegs.CR0In                              Premise(F340)
	S775= CRRegs.CR0In={Compare0(a+b),so}                       Path(S693,S774)
	S776= CAReg.Out=>XER.CAIn                                   Premise(F341)
	S777= XER.CAIn=Carry(a+b)                                   Path(S689,S776)
	S778= CtrlPIDReg=0                                          Premise(F342)
	S779= [PIDReg]=pid                                          PIDReg-Hold(S615,S778)
	S780= CtrlIMMU=0                                            Premise(F343)
	S781= CtrlPC=0                                              Premise(F344)
	S782= CtrlPCInc=0                                           Premise(F345)
	S783= PC[CIA]=addr                                          PC-Hold(S619,S782)
	S784= PC[Out]=addr+4                                        PC-Hold(S620,S781,S782)
	S785= CtrlIAddrReg=0                                        Premise(F346)
	S786= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S622,S785)
	S787= CtrlIMMUHitReg=0                                      Premise(F347)
	S788= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S624,S787)
	S789= CtrlICache=0                                          Premise(F348)
	S790= ICache[addr]={31,rT,rA,rB,21}                         ICache-Hold(S626,S789)
	S791= CtrlICacheReg=0                                       Premise(F349)
	S792= [ICacheReg]={31,rT,rA,rB,21}                          ICacheReg-Hold(S628,S791)
	S793= CtrlICacheHitReg=0                                    Premise(F350)
	S794= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S630,S793)
	S795= CtrlIMem=0                                            Premise(F351)
	S796= IMem[{pid,addr}]={31,rT,rA,rB,21}                     IMem-Hold(S632,S795)
	S797= CtrlIRMux=0                                           Premise(F352)
	S798= CtrlIR=0                                              Premise(F353)
	S799= [IR]={31,rT,rA,rB,21}                                 IR-Hold(S635,S798)
	S800= CtrlGPRegs=0                                          Premise(F354)
	S801= GPRegs[rA]=a                                          GPRegs-Hold(S637,S800)
	S802= GPRegs[rB]=b                                          GPRegs-Hold(S638,S800)
	S803= CtrlA=0                                               Premise(F355)
	S804= [A]=a                                                 A-Hold(S640,S803)
	S805= CtrlB=0                                               Premise(F356)
	S806= [B]=b                                                 B-Hold(S642,S805)
	S807= CtrlALUOut=0                                          Premise(F357)
	S808= [ALUOut]=a+b                                          ALUOut-Hold(S644,S807)
	S809= CtrlCAReg=0                                           Premise(F358)
	S810= [CAReg]=Carry(a+b)                                    CAReg-Hold(S646,S809)
	S811= CtrlXERSO=0                                           Premise(F359)
	S812= XER[SO]=so                                            XER-SO-Hold(S648,S811)
	S813= CtrlXEROV=0                                           Premise(F360)
	S814= CtrlXERCA=0                                           Premise(F361)
	S815= CtrlDR4bit=0                                          Premise(F362)
	S816= [DR4bit]={Compare0(a+b),so}                           DR4bit-Hold(S652,S815)
	S817= CtrlCRRegs=0                                          Premise(F363)
	S818= CtrlCRRegsCR0=0                                       Premise(F364)
	S819= CtrlCRRegsW4bitRegs=0                                 Premise(F365)
	S820= CtrlCRRegsW1bitRegs=0                                 Premise(F366)

DMMU2	S821= PIDReg.Out=pid                                        PIDReg-Out(S779)
	S822= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S779)
	S823= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S779)
	S824= PC.CIA=addr                                           PC-Out(S783)
	S825= PC.CIA31_28=addr[31:28]                               PC-Out(S783)
	S826= PC.Out=addr+4                                         PC-Out(S784)
	S827= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S786)
	S828= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S786)
	S829= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S786)
	S830= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S788)
	S831= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S788)
	S832= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S788)
	S833= ICacheReg.Out={31,rT,rA,rB,21}                        ICacheReg-Out(S792)
	S834= ICacheReg.Out26_31={31,rT,rA,rB,21}[26:31]            ICacheReg-Out(S792)
	S835= ICacheReg.Out30_31={31,rT,rA,rB,21}[30:31]            ICacheReg-Out(S792)
	S836= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S794)
	S837= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S794)
	S838= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S794)
	S839= IR.Out0_5=31                                          IR-Out(S799)
	S840= IR.Out6_10=rT                                         IR-Out(S799)
	S841= IR.Out11_15=rA                                        IR-Out(S799)
	S842= IR.Out16_20=rB                                        IR-Out(S799)
	S843= IR.Out21_31=21                                        IR-Out(S799)
	S844= A.Out=a                                               A-Out(S804)
	S845= A.Out26_31=a[26:31]                                   A-Out(S804)
	S846= A.Out30_31=a[30:31]                                   A-Out(S804)
	S847= B.Out=b                                               B-Out(S806)
	S848= B.Out26_31=b[26:31]                                   B-Out(S806)
	S849= B.Out30_31=b[30:31]                                   B-Out(S806)
	S850= ALUOut.Out=a+b                                        ALUOut-Out(S808)
	S851= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S808)
	S852= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S808)
	S853= CAReg.Out=Carry(a+b)                                  CAReg-Out(S810)
	S854= CAReg.Out26_31=Carry(a+b)[26:31]                      CAReg-Out(S810)
	S855= CAReg.Out30_31=Carry(a+b)[30:31]                      CAReg-Out(S810)
	S856= XER.SOOut=so                                          XER-SO-Out(S812)
	S857= DR4bit.Out={Compare0(a+b),so}                         DR4bit-Out(S816)
	S858= DR4bit.Out26_31={Compare0(a+b),so}[26:31]             DR4bit-Out(S816)
	S859= DR4bit.Out30_31={Compare0(a+b),so}[30:31]             DR4bit-Out(S816)
	S860= PIDReg.Out=>IMMU.PID                                  Premise(F367)
	S861= IMMU.PID=pid                                          Path(S821,S860)
	S862= PC.Out=>IMMU.IEA                                      Premise(F368)
	S863= IMMU.IEA=addr+4                                       Path(S826,S862)
	S864= IMMU.Addr={pid,addr+4}                                IMMU-Search(S861,S863)
	S865= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S861,S863)
	S866= IMMU.Addr=>IAddrReg.In                                Premise(F369)
	S867= IAddrReg.In={pid,addr+4}                              Path(S864,S866)
	S868= IMMU.Hit=>IMMUHitReg.In                               Premise(F370)
	S869= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S865,S868)
	S870= PC.Out=>ICache.IEA                                    Premise(F371)
	S871= ICache.IEA=addr+4                                     Path(S826,S870)
	S872= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S871)
	S873= ICache.Out=>ICacheReg.In                              Premise(F372)
	S874= ICache.Hit=>ICacheHitReg.In                           Premise(F373)
	S875= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S872,S874)
	S876= IMMUHitReg.Out=>CU.IMemHit                            Premise(F374)
	S877= CU.IMemHit=IMMUHit(pid,addr)                          Path(S830,S876)
	S878= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F375)
	S879= CU.ICacheHit=ICacheHit(addr)                          Path(S836,S878)
	S880= IAddrReg.Out=>IMem.RAddr                              Premise(F376)
	S881= IMem.RAddr={pid,addr}                                 Path(S827,S880)
	S882= IMem.Out={31,rT,rA,rB,21}                             IMem-Read(S881,S796)
	S883= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S881,S796)
	S884= IMem.Out=>IRMux.MemData                               Premise(F377)
	S885= IRMux.MemData={31,rT,rA,rB,21}                        Path(S882,S884)
	S886= ICacheReg.Out=>IRMux.CacheData                        Premise(F378)
	S887= IRMux.CacheData={31,rT,rA,rB,21}                      Path(S833,S886)
	S888= IRMux.Out={31,rT,rA,rB,21}                            IRMux-Select(S885,S887)
	S889= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F379)
	S890= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S830,S889)
	S891= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F380)
	S892= IRMux.CacheSel=ICacheHit(addr)                        Path(S836,S891)
	S893= IRMux.Out=>IR.In                                      Premise(F381)
	S894= IR.In={31,rT,rA,rB,21}                                Path(S888,S893)
	S895= IMem.MEM8WordOut=>ICache.WData                        Premise(F382)
	S896= ICache.WData=IMemGet8Word({pid,addr})                 Path(S883,S895)
	S897= PC.Out=>ICache.IEA                                    Premise(F383)
	S898= IR.Out0_5=>CU.Op                                      Premise(F384)
	S899= CU.Op=31                                              Path(S839,S898)
	S900= IR.Out11_15=>GPRegs.RReg1                             Premise(F385)
	S901= GPRegs.RReg1=rA                                       Path(S841,S900)
	S902= GPRegs.Rdata1=a                                       GPRegs-Read(S901,S801)
	S903= IR.Out16_20=>GPRegs.RReg2                             Premise(F386)
	S904= GPRegs.RReg2=rB                                       Path(S842,S903)
	S905= GPRegs.Rdata2=b                                       GPRegs-Read(S904,S802)
	S906= IR.Out21_31=>CU.IRFunc                                Premise(F387)
	S907= CU.IRFunc=21                                          Path(S843,S906)
	S908= CU.Func=alu_add                                       CU(S899,S907)
	S909= GPRegs.Rdata1=>A.In                                   Premise(F388)
	S910= A.In=a                                                Path(S902,S909)
	S911= GPRegs.Rdata2=>B.In                                   Premise(F389)
	S912= B.In=b                                                Path(S905,S911)
	S913= A.Out=>ALU.A                                          Premise(F390)
	S914= ALU.A=a                                               Path(S844,S913)
	S915= B.Out=>ALU.B                                          Premise(F391)
	S916= ALU.B=b                                               Path(S847,S915)
	S917= CU.Func=>ALU.Func                                     Premise(F392)
	S918= ALU.Func=alu_add                                      Path(S908,S917)
	S919= ALU.Out=a+b                                           ALU(S914,S916)
	S920= ALU.CMP=Compare0(a+b)                                 ALU(S914,S916)
	S921= ALU.OV=OverFlow(a+b)                                  ALU(S914,S916)
	S922= ALU.CA=Carry(a+b)                                     ALU(S914,S916)
	S923= ALU.Out=>ALUOut.In                                    Premise(F393)
	S924= ALUOut.In=a+b                                         Path(S919,S923)
	S925= ALU.CA=>CAReg.In                                      Premise(F394)
	S926= CAReg.In=Carry(a+b)                                   Path(S922,S925)
	S927= ALU.CMP=>DataCmb.A                                    Premise(F395)
	S928= DataCmb.A=Compare0(a+b)                               Path(S920,S927)
	S929= XER.SOOut=>DataCmb.B                                  Premise(F396)
	S930= DataCmb.B=so                                          Path(S856,S929)
	S931= DataCmb.Out={Compare0(a+b),so}                        DataCmb(S928,S930)
	S932= DataCmb.Out=>DR4bit.In                                Premise(F397)
	S933= DR4bit.In={Compare0(a+b),so}                          Path(S931,S932)
	S934= IR.Out6_10=>GPRegs.WReg                               Premise(F398)
	S935= GPRegs.WReg=rT                                        Path(S840,S934)
	S936= ALUOut.Out=>GPRegs.WData                              Premise(F399)
	S937= GPRegs.WData=a+b                                      Path(S850,S936)
	S938= DR4bit.Out=>CRRegs.CR0In                              Premise(F400)
	S939= CRRegs.CR0In={Compare0(a+b),so}                       Path(S857,S938)
	S940= CAReg.Out=>XER.CAIn                                   Premise(F401)
	S941= XER.CAIn=Carry(a+b)                                   Path(S853,S940)
	S942= CtrlPIDReg=0                                          Premise(F402)
	S943= [PIDReg]=pid                                          PIDReg-Hold(S779,S942)
	S944= CtrlIMMU=0                                            Premise(F403)
	S945= CtrlPC=0                                              Premise(F404)
	S946= CtrlPCInc=0                                           Premise(F405)
	S947= PC[CIA]=addr                                          PC-Hold(S783,S946)
	S948= PC[Out]=addr+4                                        PC-Hold(S784,S945,S946)
	S949= CtrlIAddrReg=0                                        Premise(F406)
	S950= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S786,S949)
	S951= CtrlIMMUHitReg=0                                      Premise(F407)
	S952= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S788,S951)
	S953= CtrlICache=0                                          Premise(F408)
	S954= ICache[addr]={31,rT,rA,rB,21}                         ICache-Hold(S790,S953)
	S955= CtrlICacheReg=0                                       Premise(F409)
	S956= [ICacheReg]={31,rT,rA,rB,21}                          ICacheReg-Hold(S792,S955)
	S957= CtrlICacheHitReg=0                                    Premise(F410)
	S958= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S794,S957)
	S959= CtrlIMem=0                                            Premise(F411)
	S960= IMem[{pid,addr}]={31,rT,rA,rB,21}                     IMem-Hold(S796,S959)
	S961= CtrlIRMux=0                                           Premise(F412)
	S962= CtrlIR=0                                              Premise(F413)
	S963= [IR]={31,rT,rA,rB,21}                                 IR-Hold(S799,S962)
	S964= CtrlGPRegs=0                                          Premise(F414)
	S965= GPRegs[rA]=a                                          GPRegs-Hold(S801,S964)
	S966= GPRegs[rB]=b                                          GPRegs-Hold(S802,S964)
	S967= CtrlA=0                                               Premise(F415)
	S968= [A]=a                                                 A-Hold(S804,S967)
	S969= CtrlB=0                                               Premise(F416)
	S970= [B]=b                                                 B-Hold(S806,S969)
	S971= CtrlALUOut=0                                          Premise(F417)
	S972= [ALUOut]=a+b                                          ALUOut-Hold(S808,S971)
	S973= CtrlCAReg=0                                           Premise(F418)
	S974= [CAReg]=Carry(a+b)                                    CAReg-Hold(S810,S973)
	S975= CtrlXERSO=0                                           Premise(F419)
	S976= XER[SO]=so                                            XER-SO-Hold(S812,S975)
	S977= CtrlXEROV=0                                           Premise(F420)
	S978= CtrlXERCA=0                                           Premise(F421)
	S979= CtrlDR4bit=0                                          Premise(F422)
	S980= [DR4bit]={Compare0(a+b),so}                           DR4bit-Hold(S816,S979)
	S981= CtrlCRRegs=0                                          Premise(F423)
	S982= CtrlCRRegsCR0=0                                       Premise(F424)
	S983= CtrlCRRegsW4bitRegs=0                                 Premise(F425)
	S984= CtrlCRRegsW1bitRegs=0                                 Premise(F426)

WB	S985= PIDReg.Out=pid                                        PIDReg-Out(S943)
	S986= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S943)
	S987= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S943)
	S988= PC.CIA=addr                                           PC-Out(S947)
	S989= PC.CIA31_28=addr[31:28]                               PC-Out(S947)
	S990= PC.Out=addr+4                                         PC-Out(S948)
	S991= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S950)
	S992= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S950)
	S993= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S950)
	S994= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S952)
	S995= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S952)
	S996= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S952)
	S997= ICacheReg.Out={31,rT,rA,rB,21}                        ICacheReg-Out(S956)
	S998= ICacheReg.Out26_31={31,rT,rA,rB,21}[26:31]            ICacheReg-Out(S956)
	S999= ICacheReg.Out30_31={31,rT,rA,rB,21}[30:31]            ICacheReg-Out(S956)
	S1000= ICacheHitReg.Out=ICacheHit(addr)                     ICacheHitReg-Out(S958)
	S1001= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]         ICacheHitReg-Out(S958)
	S1002= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]         ICacheHitReg-Out(S958)
	S1003= IR.Out0_5=31                                         IR-Out(S963)
	S1004= IR.Out6_10=rT                                        IR-Out(S963)
	S1005= IR.Out11_15=rA                                       IR-Out(S963)
	S1006= IR.Out16_20=rB                                       IR-Out(S963)
	S1007= IR.Out21_31=21                                       IR-Out(S963)
	S1008= A.Out=a                                              A-Out(S968)
	S1009= A.Out26_31=a[26:31]                                  A-Out(S968)
	S1010= A.Out30_31=a[30:31]                                  A-Out(S968)
	S1011= B.Out=b                                              B-Out(S970)
	S1012= B.Out26_31=b[26:31]                                  B-Out(S970)
	S1013= B.Out30_31=b[30:31]                                  B-Out(S970)
	S1014= ALUOut.Out=a+b                                       ALUOut-Out(S972)
	S1015= ALUOut.Out26_31=a+b[26:31]                           ALUOut-Out(S972)
	S1016= ALUOut.Out30_31=a+b[30:31]                           ALUOut-Out(S972)
	S1017= CAReg.Out=Carry(a+b)                                 CAReg-Out(S974)
	S1018= CAReg.Out26_31=Carry(a+b)[26:31]                     CAReg-Out(S974)
	S1019= CAReg.Out30_31=Carry(a+b)[30:31]                     CAReg-Out(S974)
	S1020= XER.SOOut=so                                         XER-SO-Out(S976)
	S1021= DR4bit.Out={Compare0(a+b),so}                        DR4bit-Out(S980)
	S1022= DR4bit.Out26_31={Compare0(a+b),so}[26:31]            DR4bit-Out(S980)
	S1023= DR4bit.Out30_31={Compare0(a+b),so}[30:31]            DR4bit-Out(S980)
	S1024= PIDReg.Out=>IMMU.PID                                 Premise(F427)
	S1025= IMMU.PID=pid                                         Path(S985,S1024)
	S1026= PC.Out=>IMMU.IEA                                     Premise(F428)
	S1027= IMMU.IEA=addr+4                                      Path(S990,S1026)
	S1028= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1025,S1027)
	S1029= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1025,S1027)
	S1030= IMMU.Addr=>IAddrReg.In                               Premise(F429)
	S1031= IAddrReg.In={pid,addr+4}                             Path(S1028,S1030)
	S1032= IMMU.Hit=>IMMUHitReg.In                              Premise(F430)
	S1033= IMMUHitReg.In=IMMUHit(pid,addr+4)                    Path(S1029,S1032)
	S1034= PC.Out=>ICache.IEA                                   Premise(F431)
	S1035= ICache.IEA=addr+4                                    Path(S990,S1034)
	S1036= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1035)
	S1037= ICache.Out=>ICacheReg.In                             Premise(F432)
	S1038= ICache.Hit=>ICacheHitReg.In                          Premise(F433)
	S1039= ICacheHitReg.In=ICacheHit(addr+4)                    Path(S1036,S1038)
	S1040= IMMUHitReg.Out=>CU.IMemHit                           Premise(F434)
	S1041= CU.IMemHit=IMMUHit(pid,addr)                         Path(S994,S1040)
	S1042= ICacheHitReg.Out=>CU.ICacheHit                       Premise(F435)
	S1043= CU.ICacheHit=ICacheHit(addr)                         Path(S1000,S1042)
	S1044= IAddrReg.Out=>IMem.RAddr                             Premise(F436)
	S1045= IMem.RAddr={pid,addr}                                Path(S991,S1044)
	S1046= IMem.Out={31,rT,rA,rB,21}                            IMem-Read(S1045,S960)
	S1047= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1045,S960)
	S1048= IMem.Out=>IRMux.MemData                              Premise(F437)
	S1049= IRMux.MemData={31,rT,rA,rB,21}                       Path(S1046,S1048)
	S1050= ICacheReg.Out=>IRMux.CacheData                       Premise(F438)
	S1051= IRMux.CacheData={31,rT,rA,rB,21}                     Path(S997,S1050)
	S1052= IRMux.Out={31,rT,rA,rB,21}                           IRMux-Select(S1049,S1051)
	S1053= IMMUHitReg.Out=>IRMux.MemSel                         Premise(F439)
	S1054= IRMux.MemSel=IMMUHit(pid,addr)                       Path(S994,S1053)
	S1055= ICacheHitReg.Out=>IRMux.CacheSel                     Premise(F440)
	S1056= IRMux.CacheSel=ICacheHit(addr)                       Path(S1000,S1055)
	S1057= IRMux.Out=>IR.In                                     Premise(F441)
	S1058= IR.In={31,rT,rA,rB,21}                               Path(S1052,S1057)
	S1059= IMem.MEM8WordOut=>ICache.WData                       Premise(F442)
	S1060= ICache.WData=IMemGet8Word({pid,addr})                Path(S1047,S1059)
	S1061= PC.Out=>ICache.IEA                                   Premise(F443)
	S1062= IR.Out0_5=>CU.Op                                     Premise(F444)
	S1063= CU.Op=31                                             Path(S1003,S1062)
	S1064= IR.Out11_15=>GPRegs.RReg1                            Premise(F445)
	S1065= GPRegs.RReg1=rA                                      Path(S1005,S1064)
	S1066= GPRegs.Rdata1=a                                      GPRegs-Read(S1065,S965)
	S1067= IR.Out16_20=>GPRegs.RReg2                            Premise(F446)
	S1068= GPRegs.RReg2=rB                                      Path(S1006,S1067)
	S1069= GPRegs.Rdata2=b                                      GPRegs-Read(S1068,S966)
	S1070= IR.Out21_31=>CU.IRFunc                               Premise(F447)
	S1071= CU.IRFunc=21                                         Path(S1007,S1070)
	S1072= CU.Func=alu_add                                      CU(S1063,S1071)
	S1073= GPRegs.Rdata1=>A.In                                  Premise(F448)
	S1074= A.In=a                                               Path(S1066,S1073)
	S1075= GPRegs.Rdata2=>B.In                                  Premise(F449)
	S1076= B.In=b                                               Path(S1069,S1075)
	S1077= A.Out=>ALU.A                                         Premise(F450)
	S1078= ALU.A=a                                              Path(S1008,S1077)
	S1079= B.Out=>ALU.B                                         Premise(F451)
	S1080= ALU.B=b                                              Path(S1011,S1079)
	S1081= CU.Func=>ALU.Func                                    Premise(F452)
	S1082= ALU.Func=alu_add                                     Path(S1072,S1081)
	S1083= ALU.Out=a+b                                          ALU(S1078,S1080)
	S1084= ALU.CMP=Compare0(a+b)                                ALU(S1078,S1080)
	S1085= ALU.OV=OverFlow(a+b)                                 ALU(S1078,S1080)
	S1086= ALU.CA=Carry(a+b)                                    ALU(S1078,S1080)
	S1087= ALU.Out=>ALUOut.In                                   Premise(F453)
	S1088= ALUOut.In=a+b                                        Path(S1083,S1087)
	S1089= ALU.CA=>CAReg.In                                     Premise(F454)
	S1090= CAReg.In=Carry(a+b)                                  Path(S1086,S1089)
	S1091= ALU.CMP=>DataCmb.A                                   Premise(F455)
	S1092= DataCmb.A=Compare0(a+b)                              Path(S1084,S1091)
	S1093= XER.SOOut=>DataCmb.B                                 Premise(F456)
	S1094= DataCmb.B=so                                         Path(S1020,S1093)
	S1095= DataCmb.Out={Compare0(a+b),so}                       DataCmb(S1092,S1094)
	S1096= DataCmb.Out=>DR4bit.In                               Premise(F457)
	S1097= DR4bit.In={Compare0(a+b),so}                         Path(S1095,S1096)
	S1098= IR.Out6_10=>GPRegs.WReg                              Premise(F458)
	S1099= GPRegs.WReg=rT                                       Path(S1004,S1098)
	S1100= ALUOut.Out=>GPRegs.WData                             Premise(F459)
	S1101= GPRegs.WData=a+b                                     Path(S1014,S1100)
	S1102= DR4bit.Out=>CRRegs.CR0In                             Premise(F460)
	S1103= CRRegs.CR0In={Compare0(a+b),so}                      Path(S1021,S1102)
	S1104= CAReg.Out=>XER.CAIn                                  Premise(F461)
	S1105= XER.CAIn=Carry(a+b)                                  Path(S1017,S1104)
	S1106= CtrlPIDReg=0                                         Premise(F462)
	S1107= [PIDReg]=pid                                         PIDReg-Hold(S943,S1106)
	S1108= CtrlIMMU=0                                           Premise(F463)
	S1109= CtrlPC=0                                             Premise(F464)
	S1110= CtrlPCInc=0                                          Premise(F465)
	S1111= PC[CIA]=addr                                         PC-Hold(S947,S1110)
	S1112= PC[Out]=addr+4                                       PC-Hold(S948,S1109,S1110)
	S1113= CtrlIAddrReg=0                                       Premise(F466)
	S1114= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S950,S1113)
	S1115= CtrlIMMUHitReg=0                                     Premise(F467)
	S1116= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S952,S1115)
	S1117= CtrlICache=0                                         Premise(F468)
	S1118= ICache[addr]={31,rT,rA,rB,21}                        ICache-Hold(S954,S1117)
	S1119= CtrlICacheReg=0                                      Premise(F469)
	S1120= [ICacheReg]={31,rT,rA,rB,21}                         ICacheReg-Hold(S956,S1119)
	S1121= CtrlICacheHitReg=0                                   Premise(F470)
	S1122= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S958,S1121)
	S1123= CtrlIMem=0                                           Premise(F471)
	S1124= IMem[{pid,addr}]={31,rT,rA,rB,21}                    IMem-Hold(S960,S1123)
	S1125= CtrlIRMux=0                                          Premise(F472)
	S1126= CtrlIR=0                                             Premise(F473)
	S1127= [IR]={31,rT,rA,rB,21}                                IR-Hold(S963,S1126)
	S1128= CtrlGPRegs=1                                         Premise(F474)
	S1129= GPRegs[rT]=a+b                                       GPRegs-Write(S1099,S1101,S1128)
	S1130= CtrlA=0                                              Premise(F475)
	S1131= [A]=a                                                A-Hold(S968,S1130)
	S1132= CtrlB=0                                              Premise(F476)
	S1133= [B]=b                                                B-Hold(S970,S1132)
	S1134= CtrlALUOut=0                                         Premise(F477)
	S1135= [ALUOut]=a+b                                         ALUOut-Hold(S972,S1134)
	S1136= CtrlCAReg=0                                          Premise(F478)
	S1137= [CAReg]=Carry(a+b)                                   CAReg-Hold(S974,S1136)
	S1138= CtrlXERSO=0                                          Premise(F479)
	S1139= XER[SO]=so                                           XER-SO-Hold(S976,S1138)
	S1140= CtrlXEROV=0                                          Premise(F480)
	S1141= CtrlXERCA=1                                          Premise(F481)
	S1142= XER[CA]=Carry(a+b)                                   XER-CA-Write(S1105,S1141)
	S1143= CtrlDR4bit=0                                         Premise(F482)
	S1144= [DR4bit]={Compare0(a+b),so}                          DR4bit-Hold(S980,S1143)
	S1145= CtrlCRRegs=0                                         Premise(F483)
	S1146= CtrlCRRegsCR0=1                                      Premise(F484)
	S1147= CRRegs[CR0]={Compare0(a+b),so}                       CRRegs-CR0-Write(S1103,S1146)
	S1148= CtrlCRRegsW4bitRegs=0                                Premise(F485)
	S1149= CtrlCRRegsW1bitRegs=0                                Premise(F486)

POST	S1107= [PIDReg]=pid                                         PIDReg-Hold(S943,S1106)
	S1111= PC[CIA]=addr                                         PC-Hold(S947,S1110)
	S1112= PC[Out]=addr+4                                       PC-Hold(S948,S1109,S1110)
	S1114= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S950,S1113)
	S1116= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S952,S1115)
	S1118= ICache[addr]={31,rT,rA,rB,21}                        ICache-Hold(S954,S1117)
	S1120= [ICacheReg]={31,rT,rA,rB,21}                         ICacheReg-Hold(S956,S1119)
	S1122= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S958,S1121)
	S1124= IMem[{pid,addr}]={31,rT,rA,rB,21}                    IMem-Hold(S960,S1123)
	S1127= [IR]={31,rT,rA,rB,21}                                IR-Hold(S963,S1126)
	S1129= GPRegs[rT]=a+b                                       GPRegs-Write(S1099,S1101,S1128)
	S1131= [A]=a                                                A-Hold(S968,S1130)
	S1133= [B]=b                                                B-Hold(S970,S1132)
	S1135= [ALUOut]=a+b                                         ALUOut-Hold(S972,S1134)
	S1137= [CAReg]=Carry(a+b)                                   CAReg-Hold(S974,S1136)
	S1139= XER[SO]=so                                           XER-SO-Hold(S976,S1138)
	S1142= XER[CA]=Carry(a+b)                                   XER-CA-Write(S1105,S1141)
	S1144= [DR4bit]={Compare0(a+b),so}                          DR4bit-Hold(S980,S1143)
	S1147= CRRegs[CR0]={Compare0(a+b),so}                       CRRegs-CR0-Write(S1103,S1146)

