library verilog;
use verilog.vl_types.all;
entity test_data_dma is
end test_data_dma;
