ARM GAS  /tmp/ccpkkGDK.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB63:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccpkkGDK.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** extern uint32_t counter;
  55:Core/Src/stm32f1xx_it.c **** extern int speed;
  56:Core/Src/stm32f1xx_it.c **** extern int rpm;
  57:Core/Src/stm32f1xx_it.c **** int count = 0;
  58:Core/Src/stm32f1xx_it.c **** uint32_t oldcounter = 0;
  59:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_it.c **** 
  61:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  62:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim2;
  63:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  64:Core/Src/stm32f1xx_it.c **** 
  65:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  66:Core/Src/stm32f1xx_it.c **** 
  67:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  69:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  70:Core/Src/stm32f1xx_it.c **** /**
  71:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  72:Core/Src/stm32f1xx_it.c ****   */
  73:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  74:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 74 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c **** 
  77:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  78:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f1xx_it.c ****    while (1)
  34              		.loc 1 79 4 discriminator 1 view .LVU1
  80:Core/Src/stm32f1xx_it.c ****   {
  81:Core/Src/stm32f1xx_it.c ****   }
ARM GAS  /tmp/ccpkkGDK.s 			page 3


  35              		.loc 1 81 3 discriminator 1 view .LVU2
  79:Core/Src/stm32f1xx_it.c ****   {
  36              		.loc 1 79 10 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE63:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB64:
  82:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  83:Core/Src/stm32f1xx_it.c **** }
  84:Core/Src/stm32f1xx_it.c **** 
  85:Core/Src/stm32f1xx_it.c **** /**
  86:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  87:Core/Src/stm32f1xx_it.c ****   */
  88:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  89:Core/Src/stm32f1xx_it.c **** {
  51              		.loc 1 89 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  90:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  91:Core/Src/stm32f1xx_it.c **** 
  92:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  93:Core/Src/stm32f1xx_it.c ****   while (1)
  58              		.loc 1 93 3 discriminator 1 view .LVU5
  94:Core/Src/stm32f1xx_it.c ****   {
  95:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f1xx_it.c ****   }
  59              		.loc 1 97 3 discriminator 1 view .LVU6
  93:Core/Src/stm32f1xx_it.c ****   {
  60              		.loc 1 93 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE64:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu softvfp
  73              	MemManage_Handler:
  74              	.LFB65:
  98:Core/Src/stm32f1xx_it.c **** }
  99:Core/Src/stm32f1xx_it.c **** 
 100:Core/Src/stm32f1xx_it.c **** /**
ARM GAS  /tmp/ccpkkGDK.s 			page 4


 101:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 102:Core/Src/stm32f1xx_it.c ****   */
 103:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 104:Core/Src/stm32f1xx_it.c **** {
  75              		.loc 1 104 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c **** 
 107:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f1xx_it.c ****   while (1)
  82              		.loc 1 108 3 discriminator 1 view .LVU9
 109:Core/Src/stm32f1xx_it.c ****   {
 110:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f1xx_it.c ****   }
  83              		.loc 1 112 3 discriminator 1 view .LVU10
 108:Core/Src/stm32f1xx_it.c ****   {
  84              		.loc 1 108 9 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE65:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	BusFault_Handler:
  98              	.LFB66:
 113:Core/Src/stm32f1xx_it.c **** }
 114:Core/Src/stm32f1xx_it.c **** 
 115:Core/Src/stm32f1xx_it.c **** /**
 116:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 117:Core/Src/stm32f1xx_it.c ****   */
 118:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 119:Core/Src/stm32f1xx_it.c **** {
  99              		.loc 1 119 1 view -0
 100              		.cfi_startproc
 101              		@ Volatile: function does not return.
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105              	.L8:
 120:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 121:Core/Src/stm32f1xx_it.c **** 
 122:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 123:Core/Src/stm32f1xx_it.c ****   while (1)
 106              		.loc 1 123 3 discriminator 1 view .LVU13
 124:Core/Src/stm32f1xx_it.c ****   {
 125:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
ARM GAS  /tmp/ccpkkGDK.s 			page 5


 127:Core/Src/stm32f1xx_it.c ****   }
 107              		.loc 1 127 3 discriminator 1 view .LVU14
 123:Core/Src/stm32f1xx_it.c ****   {
 108              		.loc 1 123 9 discriminator 1 view .LVU15
 109 0000 FEE7     		b	.L8
 110              		.cfi_endproc
 111              	.LFE66:
 113              		.section	.text.UsageFault_Handler,"ax",%progbits
 114              		.align	1
 115              		.global	UsageFault_Handler
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu softvfp
 121              	UsageFault_Handler:
 122              	.LFB67:
 128:Core/Src/stm32f1xx_it.c **** }
 129:Core/Src/stm32f1xx_it.c **** 
 130:Core/Src/stm32f1xx_it.c **** /**
 131:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 132:Core/Src/stm32f1xx_it.c ****   */
 133:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 134:Core/Src/stm32f1xx_it.c **** {
 123              		.loc 1 134 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129              	.L10:
 135:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 136:Core/Src/stm32f1xx_it.c **** 
 137:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 138:Core/Src/stm32f1xx_it.c ****   while (1)
 130              		.loc 1 138 3 discriminator 1 view .LVU17
 139:Core/Src/stm32f1xx_it.c ****   {
 140:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f1xx_it.c ****   }
 131              		.loc 1 142 3 discriminator 1 view .LVU18
 138:Core/Src/stm32f1xx_it.c ****   {
 132              		.loc 1 138 9 discriminator 1 view .LVU19
 133 0000 FEE7     		b	.L10
 134              		.cfi_endproc
 135              	.LFE67:
 137              		.section	.text.SVC_Handler,"ax",%progbits
 138              		.align	1
 139              		.global	SVC_Handler
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	SVC_Handler:
 146              	.LFB68:
 143:Core/Src/stm32f1xx_it.c **** }
 144:Core/Src/stm32f1xx_it.c **** 
 145:Core/Src/stm32f1xx_it.c **** /**
ARM GAS  /tmp/ccpkkGDK.s 			page 6


 146:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 147:Core/Src/stm32f1xx_it.c ****   */
 148:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 149:Core/Src/stm32f1xx_it.c **** {
 147              		.loc 1 149 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 150:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 151:Core/Src/stm32f1xx_it.c **** 
 152:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 154:Core/Src/stm32f1xx_it.c **** 
 155:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 156:Core/Src/stm32f1xx_it.c **** }
 152              		.loc 1 156 1 view .LVU21
 153 0000 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE68:
 157              		.section	.text.DebugMon_Handler,"ax",%progbits
 158              		.align	1
 159              		.global	DebugMon_Handler
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu softvfp
 165              	DebugMon_Handler:
 166              	.LFB69:
 157:Core/Src/stm32f1xx_it.c **** 
 158:Core/Src/stm32f1xx_it.c **** /**
 159:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 160:Core/Src/stm32f1xx_it.c ****   */
 161:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 162:Core/Src/stm32f1xx_it.c **** {
 167              		.loc 1 162 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		@ link register save eliminated.
 163:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 164:Core/Src/stm32f1xx_it.c **** 
 165:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 166:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 167:Core/Src/stm32f1xx_it.c **** 
 168:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 169:Core/Src/stm32f1xx_it.c **** }
 172              		.loc 1 169 1 view .LVU23
 173 0000 7047     		bx	lr
 174              		.cfi_endproc
 175              	.LFE69:
 177              		.section	.text.PendSV_Handler,"ax",%progbits
 178              		.align	1
 179              		.global	PendSV_Handler
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
ARM GAS  /tmp/ccpkkGDK.s 			page 7


 183              		.fpu softvfp
 185              	PendSV_Handler:
 186              	.LFB70:
 170:Core/Src/stm32f1xx_it.c **** 
 171:Core/Src/stm32f1xx_it.c **** /**
 172:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 173:Core/Src/stm32f1xx_it.c ****   */
 174:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 175:Core/Src/stm32f1xx_it.c **** {
 187              		.loc 1 175 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 176:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 177:Core/Src/stm32f1xx_it.c **** 
 178:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 180:Core/Src/stm32f1xx_it.c **** 
 181:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 182:Core/Src/stm32f1xx_it.c **** }
 192              		.loc 1 182 1 view .LVU25
 193 0000 7047     		bx	lr
 194              		.cfi_endproc
 195              	.LFE70:
 197              		.section	.text.SysTick_Handler,"ax",%progbits
 198              		.align	1
 199              		.global	SysTick_Handler
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu softvfp
 205              	SysTick_Handler:
 206              	.LFB71:
 183:Core/Src/stm32f1xx_it.c **** 
 184:Core/Src/stm32f1xx_it.c **** /**
 185:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 186:Core/Src/stm32f1xx_it.c ****   */
 187:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 188:Core/Src/stm32f1xx_it.c **** {
 207              		.loc 1 188 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211 0000 08B5     		push	{r3, lr}
 212              	.LCFI0:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 3, -8
 215              		.cfi_offset 14, -4
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 190:Core/Src/stm32f1xx_it.c ****   count++;
 216              		.loc 1 190 3 view .LVU27
 217              		.loc 1 190 8 is_stmt 0 view .LVU28
 218 0002 0D4A     		ldr	r2, .L18
 219 0004 1368     		ldr	r3, [r2]
 220 0006 0133     		adds	r3, r3, #1
 221 0008 1360     		str	r3, [r2]
ARM GAS  /tmp/ccpkkGDK.s 			page 8


 191:Core/Src/stm32f1xx_it.c ****   if (count == 1000)
 222              		.loc 1 191 3 is_stmt 1 view .LVU29
 223              		.loc 1 191 6 is_stmt 0 view .LVU30
 224 000a B3F57A7F 		cmp	r3, #1000
 225 000e 02D0     		beq	.L17
 226              	.L15:
 192:Core/Src/stm32f1xx_it.c ****   {
 193:Core/Src/stm32f1xx_it.c ****     speed = counter - oldcounter; // Tick per second
 194:Core/Src/stm32f1xx_it.c ****     rpm = speed * 60; // Revolutions Per Minute
 195:Core/Src/stm32f1xx_it.c ****     oldcounter = counter;
 196:Core/Src/stm32f1xx_it.c ****     count = 0;
 197:Core/Src/stm32f1xx_it.c ****   }
 198:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 199:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 227              		.loc 1 199 3 is_stmt 1 view .LVU31
 228 0010 FFF7FEFF 		bl	HAL_IncTick
 229              	.LVL0:
 200:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 201:Core/Src/stm32f1xx_it.c **** 
 202:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 203:Core/Src/stm32f1xx_it.c **** }
 230              		.loc 1 203 1 is_stmt 0 view .LVU32
 231 0014 08BD     		pop	{r3, pc}
 232              	.L17:
 193:Core/Src/stm32f1xx_it.c ****     rpm = speed * 60; // Revolutions Per Minute
 233              		.loc 1 193 5 is_stmt 1 view .LVU33
 193:Core/Src/stm32f1xx_it.c ****     rpm = speed * 60; // Revolutions Per Minute
 234              		.loc 1 193 21 is_stmt 0 view .LVU34
 235 0016 094B     		ldr	r3, .L18+4
 236 0018 1968     		ldr	r1, [r3]
 237 001a 094A     		ldr	r2, .L18+8
 238 001c 1368     		ldr	r3, [r2]
 239 001e CB1A     		subs	r3, r1, r3
 193:Core/Src/stm32f1xx_it.c ****     rpm = speed * 60; // Revolutions Per Minute
 240              		.loc 1 193 11 view .LVU35
 241 0020 0848     		ldr	r0, .L18+12
 242 0022 0360     		str	r3, [r0]
 194:Core/Src/stm32f1xx_it.c ****     oldcounter = counter;
 243              		.loc 1 194 5 is_stmt 1 view .LVU36
 194:Core/Src/stm32f1xx_it.c ****     oldcounter = counter;
 244              		.loc 1 194 17 is_stmt 0 view .LVU37
 245 0024 C3EB0313 		rsb	r3, r3, r3, lsl #4
 246 0028 9800     		lsls	r0, r3, #2
 194:Core/Src/stm32f1xx_it.c ****     oldcounter = counter;
 247              		.loc 1 194 9 view .LVU38
 248 002a 074B     		ldr	r3, .L18+16
 249 002c 1860     		str	r0, [r3]
 195:Core/Src/stm32f1xx_it.c ****     count = 0;
 250              		.loc 1 195 5 is_stmt 1 view .LVU39
 195:Core/Src/stm32f1xx_it.c ****     count = 0;
 251              		.loc 1 195 16 is_stmt 0 view .LVU40
 252 002e 1160     		str	r1, [r2]
 196:Core/Src/stm32f1xx_it.c ****   }
 253              		.loc 1 196 5 is_stmt 1 view .LVU41
 196:Core/Src/stm32f1xx_it.c ****   }
 254              		.loc 1 196 11 is_stmt 0 view .LVU42
 255 0030 014B     		ldr	r3, .L18
ARM GAS  /tmp/ccpkkGDK.s 			page 9


 256 0032 0022     		movs	r2, #0
 257 0034 1A60     		str	r2, [r3]
 258 0036 EBE7     		b	.L15
 259              	.L19:
 260              		.align	2
 261              	.L18:
 262 0038 00000000 		.word	.LANCHOR0
 263 003c 00000000 		.word	counter
 264 0040 00000000 		.word	.LANCHOR1
 265 0044 00000000 		.word	speed
 266 0048 00000000 		.word	rpm
 267              		.cfi_endproc
 268              	.LFE71:
 270              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 271              		.align	1
 272              		.global	TIM2_IRQHandler
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu softvfp
 278              	TIM2_IRQHandler:
 279              	.LFB72:
 204:Core/Src/stm32f1xx_it.c **** 
 205:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 206:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 207:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 208:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 209:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 210:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 211:Core/Src/stm32f1xx_it.c **** 
 212:Core/Src/stm32f1xx_it.c **** /**
 213:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 214:Core/Src/stm32f1xx_it.c ****   */
 215:Core/Src/stm32f1xx_it.c **** void TIM2_IRQHandler(void)
 216:Core/Src/stm32f1xx_it.c **** {
 280              		.loc 1 216 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 08B5     		push	{r3, lr}
 285              	.LCFI1:
 286              		.cfi_def_cfa_offset 8
 287              		.cfi_offset 3, -8
 288              		.cfi_offset 14, -4
 217:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 218:Core/Src/stm32f1xx_it.c ****  
 219:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 220:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 289              		.loc 1 220 3 view .LVU44
 290 0002 0248     		ldr	r0, .L22
 291 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 292              	.LVL1:
 221:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 222:Core/Src/stm32f1xx_it.c **** 
 223:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
 224:Core/Src/stm32f1xx_it.c **** }
 293              		.loc 1 224 1 is_stmt 0 view .LVU45
ARM GAS  /tmp/ccpkkGDK.s 			page 10


 294 0008 08BD     		pop	{r3, pc}
 295              	.L23:
 296 000a 00BF     		.align	2
 297              	.L22:
 298 000c 00000000 		.word	htim2
 299              		.cfi_endproc
 300              	.LFE72:
 302              		.global	oldcounter
 303              		.global	count
 304              		.section	.bss.count,"aw",%nobits
 305              		.align	2
 306              		.set	.LANCHOR0,. + 0
 309              	count:
 310 0000 00000000 		.space	4
 311              		.section	.bss.oldcounter,"aw",%nobits
 312              		.align	2
 313              		.set	.LANCHOR1,. + 0
 316              	oldcounter:
 317 0000 00000000 		.space	4
 318              		.text
 319              	.Letext0:
 320              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 321              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 322              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 323              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 324              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 325              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccpkkGDK.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
     /tmp/ccpkkGDK.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccpkkGDK.s:42     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:49     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccpkkGDK.s:66     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:73     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccpkkGDK.s:90     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:97     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccpkkGDK.s:114    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:121    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccpkkGDK.s:138    .text.SVC_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:145    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccpkkGDK.s:158    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:165    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccpkkGDK.s:178    .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:185    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccpkkGDK.s:198    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccpkkGDK.s:205    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccpkkGDK.s:262    .text.SysTick_Handler:0000000000000038 $d
     /tmp/ccpkkGDK.s:271    .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/ccpkkGDK.s:278    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/ccpkkGDK.s:298    .text.TIM2_IRQHandler:000000000000000c $d
     /tmp/ccpkkGDK.s:316    .bss.oldcounter:0000000000000000 oldcounter
     /tmp/ccpkkGDK.s:309    .bss.count:0000000000000000 count
     /tmp/ccpkkGDK.s:305    .bss.count:0000000000000000 $d
     /tmp/ccpkkGDK.s:312    .bss.oldcounter:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_IncTick
counter
speed
rpm
HAL_TIM_IRQHandler
htim2
