# Sequential Circuits

## Latch Functionality
![image](https://github.com/user-attachments/assets/d2ce31d7-5b2f-4195-8c99-f13cacd35d78)

## Master-Slave Flip-Flop (FF) Functionality
![image](https://github.com/user-attachments/assets/9f05fc21-4d04-4abf-86ef-b49133333c19)

## Combinational vs Sequential Logic
![image](https://github.com/user-attachments/assets/cf660895-1fad-4cc4-9c25-10ba0835a516)

## Pipelined Architecture
![image](https://github.com/user-attachments/assets/4235c2bb-493b-451e-99af-cb30ed0fcb22)

## Timing Metrics Of Sequential Elements: Example: Rising Edge FF
![image](https://github.com/user-attachments/assets/8dcc0e9a-17ba-4faf-b022-47017789cd07)

![image](https://github.com/user-attachments/assets/ed164c7d-8199-4a4f-989b-ee90b206377e)

![image](https://github.com/user-attachments/assets/f15545ff-d130-4a65-93b8-205cea5f93da)

![image](https://github.com/user-attachments/assets/a943197a-a50c-429b-b7bd-68aedb8614bd)

![image](https://github.com/user-attachments/assets/c8783ad7-f4b0-45fb-9ca4-f65a2407d06f)

## Flip-Flop Timing: Setup Time Constraint
![image](https://github.com/user-attachments/assets/a52753ae-9e51-460c-938c-c7e2c8172dea)

![image](https://github.com/user-attachments/assets/be857c13-5e84-4b90-8dd7-e905fbab284e)

![image](https://github.com/user-attachments/assets/45169788-3740-416a-952a-6ec087c55585)

## Flip-Flop Timing: Setup Time Constrains In The Presence Of CLK Skew
![image](https://github.com/user-attachments/assets/194c6bb6-59d8-4734-91c1-304a98aff588)

![image](https://github.com/user-attachments/assets/9d047cd6-37a5-4b7e-97fe-3cafa2c0aa1b)

## Contamination Delay
![image](https://github.com/user-attachments/assets/48727d51-c21a-4f34-9662-65081b8318be)

## Flip-Flop Timing: Hold Time Constraint
![image](https://github.com/user-attachments/assets/37e7fd8f-5d7c-48d4-a3d4-cb034c77dd74)

![image](https://github.com/user-attachments/assets/0f3ed99e-20f1-4cbe-8eb3-178375d35af5)

## Tranmission Gate Based Positive Non-Inverting Latch
![image](https://github.com/user-attachments/assets/95b50f09-020a-4f55-b21e-8df0f91ff5e1)

## Tranmission Gate Based Negative Non-Inverting Latch
![image](https://github.com/user-attachments/assets/89ddd81b-b376-4d8b-be85-5c9646caf989)

## Transmission Gate Based Positive Inverting Latch
![image](https://github.com/user-attachments/assets/07191bf1-9249-410c-8b9b-09e07f952a17)

## Transmission Gate Based Negative Inverting Latch
![image](https://github.com/user-attachments/assets/9ce186cb-de82-4b3b-abbf-9cc891dda578)

## Transmission Gate Based Rising Edge Triggered Flip-Flop
![image](https://github.com/user-attachments/assets/4715ab25-237e-49ac-941b-0f3637710f3b)

## Transmission Gate Based Rising Edge Triggered Flip-Flop: Setup Time
![image](https://github.com/user-attachments/assets/e4616efa-95c1-4230-a286-fc3dac4b1557)

## Transmission Gate Based Rising Edge Triggered Flip-Flop: CLK-To-Q Delay
![image](https://github.com/user-attachments/assets/3a0c553e-1f01-4f26-b762-9b9654f1bfdf)

## Transmission Gate Based Rising Edge Triggered Flip-Flop: Hold Time
![image](https://github.com/user-attachments/assets/2493af0d-d540-40e7-8c2d-bebcc40b48b8)

![image](https://github.com/user-attachments/assets/3ef767d9-bdd5-4291-83b6-2f7aac9b06a1)

## Transmission Gate Based Flip-Flop: Other Flavors
![image](https://github.com/user-attachments/assets/d90c0091-3283-43bf-ab56-51221f8a2eab)

## Transmission Gate/C^2MOS Structure
![image](https://github.com/user-attachments/assets/69d26f36-3b20-4162-9bf2-85c3c561b1f7)

## Transmission Gate/C^2MOS Based Flip-Flop
![image](https://github.com/user-attachments/assets/335caa36-5497-4587-b7b8-eba287f65cb4)

![image](https://github.com/user-attachments/assets/4f5bc1da-e1ce-4f4e-a803-22da53db9b04)

## Embedding Logic In Transmission Gate Based Flip-Flop: Example NAND
![image](https://github.com/user-attachments/assets/57f99fd9-89a3-4e5d-a5b6-a29559f8f580)

## Transmission Gate Based Flip-Flop With Reduced CLK Load
![image](https://github.com/user-attachments/assets/49a993ea-75a4-4170-a443-cc28e24c3799)

## Transmission Gate Based Flip-Flop: CLK Overlap
![image](https://github.com/user-attachments/assets/f9a54c04-fe98-4171-9d4f-4b7b109d92ad)

## S-R Latches
![image](https://github.com/user-attachments/assets/dbb53a70-1df2-47b7-87fb-f7c8be170dfc)

## Transmission Gate/C^2MOS Based Flip-Flop With Async. Reset
![image](https://github.com/user-attachments/assets/72d9173d-d6fa-4975-a42b-2c4c6ce1d455)

## Dynamic Latches And Flip-Flops: TG-Based
![image](https://github.com/user-attachments/assets/5d513778-039a-464e-a283-efa4c0325827)

## Dynamic Latches And Flip-Flops: C^2MOS
![image](https://github.com/user-attachments/assets/615242dc-65f3-48a4-9647-dea53bb17fb1)

## C^2MOS Flip-Flop: Insensitivity To CLK Overlap
![image](https://github.com/user-attachments/assets/680b0316-8434-4aa2-99c1-2b408a6eafcf)

## True Single-Phase Clock (TSPC) Latches
