-- VHDL data flow description generated from `and2_boom`
--		date : Wed Sep 16 17:59:56 2015


-- Entity Declaration

ENTITY and2_boom IS
  PORT (
  i0 : in BIT;	-- i0
  i1 : in BIT;	-- i1
  q : out BIT;	-- q
  vdd : in BIT;	-- vdd
  vss : in BIT	-- vss
  );
END and2_boom;


-- Architecture Declaration

ARCHITECTURE behaviour_data_flow OF and2_boom IS

BEGIN

q <= (i0 AND i1);
END;
