Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1f00d769a4054c07ac339a54bab17939 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_riscv_pipeline_behav xil_defaultlib.tb_riscv_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pc_live [pc_live_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_registers [pipeline_registers_default]
Compiling architecture behavioral of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.hazard_detection_unit [hazard_detection_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.forwarding_unit [forwarding_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.immediate_generator [immediate_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.riscv_pipeline [riscv_pipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_riscv_pipeline
Built simulation snapshot tb_riscv_pipeline_behav
