#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Oct 14 08:20:25 2016
# Process ID: 5096
# Log file: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/planAhead.log
# Journal file: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.ppr}
CRITICAL WARNING: [Project 1-19] Could not find the file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/new/eppctrl.vhd.
CRITICAL WARNING: [Project 1-19] Could not find the file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xci.
CRITICAL WARNING: [Project 1-19] Could not find the file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/imports/new/top.vhd.
CRITICAL WARNING: [Project 1-19] Could not find the file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/constrs_1/imports/new/basys2.ucf.
Scanning sources...
Finished scanning sources
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'blk_mem_gen_v7_3_0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-816] Loaded Xilinx IP repository 'C:/Xilinx/14.7/ISE_DS/ISE/'
CRITICAL WARNING: [IP_Flow 19-454] Failed to recreate IP 'blk_mem_gen_v7_3_0' from file 'D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xci'.
Qt: Untested Windows version 6.2 detected!
open_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 440.543 ; gain = 79.520
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/new/top.vhd -to_files D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/imports/new/top.vhd -filesets [get_filesets *]
INFO: [Designutils 20-762] Replacing file 'D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/imports/new/top.vhd' with file 'D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/new/top.vhd'.
INFO: [Designutils 20-1080] Importing file from 'D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/new/top.vhd' to 'D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/imports/new/top.vhd'.
ERROR: [Designutils 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/new/top.vhd
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
file delete -force D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/imports/new/top.vhd D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/new/eppctrl.vhd
remove_files {D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/imports/new/top.vhd D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/new/eppctrl.vhd}
add_files -norecurse {D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/new/eppctrl.vhd D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/new/top.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file delete -force D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0
remove_files D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xci
add_files -norecurse D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xco
CRITICAL WARNING: [Designutils 20-1381] The sub-design source file can not be added to the current project since there is an overlap between the sub-design directory structure and the project directory structure. Sources representing Embedded/DSP/IP sub-designs need to be located in their own directory structure. Allowing the project directory structure to overlap with the sub-design directory structure will cause errors later in the flows for any operation that requires the sub-design to be local to the project. Examples of these operations are: copying the sub-design to the project locally, project archive, project save as etc.

 Please move either the project or the Embedded/DSP/IP sub-design directory structure to a different location so that there are no more overlaps, and then try adding the sub-design source to this project again. If a remote sub-design is being added to an existing project, it is recommended that the sub-design directory tree be placed completely outside the project directory structure, the sub-design root file added to the project, and then imported into the project.

project location: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory
sub-design source location: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xco

CRITICAL WARNING: [PlanAhead 12-1464] The source file 'D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xco' cannot be added to the fileset 'sources_1'.
add_files -norecurse D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xci
CRITICAL WARNING: [Designutils 20-1381] The sub-design source file can not be added to the current project since there is an overlap between the sub-design directory structure and the project directory structure. Sources representing Embedded/DSP/IP sub-designs need to be located in their own directory structure. Allowing the project directory structure to overlap with the sub-design directory structure will cause errors later in the flows for any operation that requires the sub-design to be local to the project. Examples of these operations are: copying the sub-design to the project locally, project archive, project save as etc.

 Please move either the project or the Embedded/DSP/IP sub-design directory structure to a different location so that there are no more overlaps, and then try adding the sub-design source to this project again. If a remote sub-design is being added to an existing project, it is recommended that the sub-design directory tree be placed completely outside the project directory structure, the sub-design root file added to the project, and then imported into the project.

project location: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory
sub-design source location: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xci

CRITICAL WARNING: [PlanAhead 12-1464] The source file 'D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/ip/blk_mem_gen_v7_3_0/blk_mem_gen_v7_3_0.xci' cannot be added to the fileset 'sources_1'.
file delete -force D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/constrs_1/imports/new/basys2.ucf
remove_files -fileset constrs_1 D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/constrs_1/imports/new/basys2.ucf
add_files -fileset constrs_1 -norecurse D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/constrs_1/new/basys2.ucf
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:coreutil:879 - Reloading repositories because of a changed repository
   configuration.
INFO:coreutil:877 - Reloaded all repositories after a full directory search.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Writing VHO instantiation template for 'blkmem2kb'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'blkmem2kb' already exists in the project. Output
   products for this core may be overwritten.
Writing VHO instantiation template for 'blkmem2kb'...
Generating metadata file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "blkmem2kb.xco" already exists in file group "xilinx_miscfiles", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "blkmem2kb.vho" already exists in file group "xilinx_anylanguageinstantiationtemplate", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "blkmem2kb_xmdf.tcl" already exists in file group "xilinx_miscfiles", cannot add it again.
ERROR: [Common 17-11] Failed to parse xmsgs file D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/_xmsgs/cg.xmsgs - No element found
update_compile_order -fileset sources_1
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Wrote CGP file for project 'coregen'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
Generating IP 'blkmem2kb'...
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'blkmem2kb'...
WARNING:sim - A core named 'blkmem2kb' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'blkmem2kb'...
Delivering associated files for 'blkmem2kb'...
Delivering EJava files for 'blkmem2kb'...
Generating implementation netlist for 'blkmem2kb'...
INFO:sim - Pre-processing HDL files for 'blkmem2kb'...
Running synthesis for 'blkmem2kb'
Running ngcbuild...
Writing VHO instantiation template for 'blkmem2kb'...
Writing VHDL behavioral simulation model for 'blkmem2kb'...
WARNING:sim - Overwriting existing file
   D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/bl
   k_mem_gen_v7_3_0/tmp/_cg/blkmem2kb/doc/blk_mem_gen_v7_3_vinfo.html with file
   from view xilinx_documentation
Delivered 1 file into directory
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/blkmem2kb
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'blkmem2kb'...
Generating ISE project...
XCO file found: blkmem2kb.xco
XMDF file found: blkmem2kb_xmdf.tcl
Adding
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/blkmem2kb.asy -view all -origin_type imported
Adding
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/blkmem2kb.ngc -view all -origin_type created
Checking file
"D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_
mem_gen_v7_3_0/tmp/_cg/blkmem2kb.ngc" for project device match ...
File
"D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_
mem_gen_v7_3_0/tmp/_cg/blkmem2kb.ngc" device information matches project device.
Adding
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/blkmem2kb.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/b
   lk_mem_gen_v7_3_0/tmp/_cg/blkmem2kb.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_m
em_gen_v7_3_0/tmp/_cg/blkmem2kb.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blkmem2kb"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
WARNING: [IP_Flow 19-1971] File named "summary.log" already exists in file group "xilinx_miscfiles", cannot add it again.
[Fri Oct 14 09:36:36 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:01:28 . Memory (MB): peak = 531.082 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:38:24 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:39:40 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:40:00 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:40:47 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:49:29 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:53:46 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:55:12 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:55:39 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:56:18 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:58:05 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 09:59:22 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:01:24 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
Qt: Untested Windows version 6.2 detected!
INFO:coreutil:838 - Index Map File set to
   'D:\HARDSOFTALL\Projekte\basys2\logic\eppmemory\eppmemory.srcs\sources_1\ip\c
   g_nt_index_map.xml'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Cancelled executing Tcl generator.
Saved CGP file for project 'coregen'.
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:48:29 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:48:59 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:49:31 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:50:56 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:52:27 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:53:47 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:55:06 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:57:08 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 10:58:19 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
open_rtl_design -name rtl_1
Design is defaulting to project part: xc3s100ecp132-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "d:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/blkmem2kb.vhd" into library work
Parsing VHDL file "D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/new/eppctrl.vhd" into library work
Parsing VHDL file "D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/sources_1/new/top.vhd" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design blkmem2kb.ngc ...
WARNING:NetListWriters:298 - No output is written to blkmem2kb.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file blkmem2kb.edif ...
ngc2edif: Total memory usage is 80336 kilobytes

Reading core file 'd:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.srcs/sources_1/ip/blk_mem_gen_v7_3_0/blkmem2kb.ngc' for (cell view 'blkmem2kb', library 'work', file 'blkmem2kb.vhd')
Parsing EDIF File [./.Xil/PlanAhead-5096-DESKTOP-2LOGPOB/ngc2edif/blkmem2kb.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-5096-DESKTOP-2LOGPOB/ngc2edif/blkmem2kb.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/constrs_1/new/basys2.ucf]
Finished Parsing UCF File [D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.src/constrs_1/new/basys2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4ef989e0
open_rtl_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 543.508 ; gain = 12.426
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:01:29 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
close_design
CRITICAL WARNING: [Designutils 20-684] DesignGraph is not up-to-date after updating graph.  Forcing the graph to be in an updated state.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:13:20 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:13:43 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:14:05 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:16:17 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:16:42 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:21:08 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:22:33 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:23:26 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:24:07 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:24:51 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:25:22 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:26:19 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:26:43 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:27:41 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:28:00 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:29:42 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Oct 14 11:30:05 2016] Launched synth_1...
Run output will be captured here: D:/HARDSOFTALL/Projekte/basys2/logic/eppmemory/eppmemory.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting PlanAhead at Fri Oct 14 11:30:56 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
