# Compile of 4b_load_up_count.v was successful.
# Compile of tb_4b_load_up_counter.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.tb_counter_4bit_load_up
# vsim work.tb_counter_4bit_load_up 
# Start time: 23:00:12 on Oct 16,2020
# Loading work.tb_counter_4bit_load_up
# Loading work.counter_4bit_load_up
add wave -position insertpoint sim:/tb_counter_4bit_load_up/*
run -all
# clock=0 reset=0 load=0 data_in=xxxx count=xxxx
# clock=1 reset=0 load=0 data_in=xxxx count=xxxx
# clock=0 reset=1 load=0 data_in=xxxx count=xxxx
# clock=1 reset=1 load=0 data_in=xxxx count=0000
# clock=0 reset=0 load=0 data_in=xxxx count=0000
# clock=1 reset=0 load=0 data_in=xxxx count=0001
# clock=0 reset=0 load=0 data_in=xxxx count=0001
# clock=1 reset=0 load=0 data_in=xxxx count=0010
# clock=0 reset=0 load=0 data_in=xxxx count=0010
# clock=1 reset=0 load=0 data_in=xxxx count=0011
# clock=0 reset=0 load=0 data_in=xxxx count=0011
# clock=1 reset=0 load=0 data_in=xxxx count=0100
# clock=0 reset=0 load=0 data_in=xxxx count=0100
# clock=1 reset=0 load=0 data_in=xxxx count=0101
# clock=0 reset=0 load=0 data_in=xxxx count=0101
# clock=1 reset=0 load=0 data_in=xxxx count=0110
# clock=0 reset=0 load=0 data_in=xxxx count=0110
# clock=1 reset=0 load=0 data_in=xxxx count=0111
# clock=0 reset=0 load=0 data_in=xxxx count=0111
# clock=1 reset=0 load=0 data_in=xxxx count=1000
# clock=0 reset=0 load=0 data_in=xxxx count=1000
# clock=1 reset=0 load=0 data_in=xxxx count=1001
# clock=0 reset=0 load=0 data_in=xxxx count=1001
# clock=1 reset=0 load=0 data_in=xxxx count=1010
# clock=0 reset=0 load=0 data_in=xxxx count=1010
# clock=1 reset=0 load=0 data_in=xxxx count=1011
# clock=0 reset=0 load=0 data_in=xxxx count=1011
# clock=1 reset=0 load=0 data_in=xxxx count=1100
# clock=0 reset=0 load=0 data_in=xxxx count=1100
# clock=1 reset=0 load=0 data_in=xxxx count=1101
# clock=0 reset=0 load=0 data_in=xxxx count=1101
# clock=1 reset=0 load=0 data_in=xxxx count=1110
# clock=0 reset=0 load=0 data_in=xxxx count=1110
# clock=1 reset=0 load=0 data_in=xxxx count=1111
# clock=0 reset=0 load=0 data_in=xxxx count=1111
# clock=1 reset=0 load=0 data_in=xxxx count=0000
# clock=0 reset=0 load=0 data_in=xxxx count=0000
# clock=1 reset=0 load=0 data_in=xxxx count=0001
# clock=0 reset=0 load=0 data_in=xxxx count=0001
# clock=1 reset=0 load=0 data_in=xxxx count=0010
# clock=0 reset=0 load=0 data_in=xxxx count=0010
# clock=1 reset=0 load=0 data_in=xxxx count=0011
# clock=0 reset=0 load=0 data_in=0000 count=0011
# clock=1 reset=0 load=0 data_in=0000 count=0100
# clock=0 reset=0 load=0 data_in=0000 count=0100
# clock=1 reset=0 load=0 data_in=0000 count=0101
# clock=0 reset=0 load=0 data_in=0000 count=0101
# clock=1 reset=0 load=0 data_in=0000 count=0110
# clock=0 reset=0 load=0 data_in=0000 count=0110
# clock=1 reset=0 load=0 data_in=0000 count=0111
# clock=0 reset=0 load=0 data_in=0000 count=0111
# clock=1 reset=0 load=1 data_in=0001 count=0001
# clock=0 reset=0 load=0 data_in=0001 count=0001
# clock=1 reset=0 load=0 data_in=0001 count=0010
# clock=0 reset=0 load=0 data_in=0001 count=0010
# clock=1 reset=0 load=0 data_in=0001 count=0011
# clock=0 reset=0 load=0 data_in=0001 count=0011
# clock=1 reset=0 load=0 data_in=0001 count=0100
# clock=0 reset=0 load=0 data_in=0001 count=0100
# clock=1 reset=0 load=0 data_in=0001 count=0101
# clock=0 reset=0 load=0 data_in=0001 count=0101
# clock=1 reset=0 load=1 data_in=0010 count=0010
# clock=0 reset=0 load=0 data_in=0010 count=0010
# clock=1 reset=0 load=0 data_in=0010 count=0011
# clock=0 reset=0 load=0 data_in=0010 count=0011
# clock=1 reset=0 load=0 data_in=0010 count=0100
# clock=0 reset=0 load=0 data_in=0010 count=0100
# clock=1 reset=0 load=0 data_in=0010 count=0101
# clock=0 reset=0 load=0 data_in=0010 count=0101
# clock=1 reset=0 load=0 data_in=0010 count=0110
# clock=0 reset=0 load=0 data_in=0010 count=0110
# clock=1 reset=0 load=1 data_in=0011 count=0011
# clock=0 reset=0 load=0 data_in=0011 count=0011
# clock=1 reset=0 load=0 data_in=0011 count=0100
# clock=0 reset=0 load=0 data_in=0011 count=0100
# clock=1 reset=0 load=0 data_in=0011 count=0101
# clock=0 reset=0 load=0 data_in=0011 count=0101
# clock=1 reset=0 load=0 data_in=0011 count=0110
# clock=0 reset=0 load=0 data_in=0011 count=0110
# clock=1 reset=0 load=0 data_in=0011 count=0111
# clock=0 reset=0 load=0 data_in=0011 count=0111
# clock=1 reset=0 load=1 data_in=0100 count=0100
# clock=0 reset=0 load=0 data_in=0100 count=0100
# clock=1 reset=0 load=0 data_in=0100 count=0101
# clock=0 reset=0 load=0 data_in=0100 count=0101
# clock=1 reset=0 load=0 data_in=0100 count=0110
# clock=0 reset=0 load=0 data_in=0100 count=0110
# clock=1 reset=0 load=0 data_in=0100 count=0111
# clock=0 reset=0 load=0 data_in=0100 count=0111
# clock=1 reset=0 load=0 data_in=0100 count=1000
# clock=0 reset=0 load=0 data_in=0100 count=1000
# clock=1 reset=0 load=1 data_in=0101 count=0101
# clock=0 reset=0 load=0 data_in=0101 count=0101
# clock=1 reset=0 load=0 data_in=0101 count=0110
# clock=0 reset=0 load=0 data_in=0101 count=0110
# clock=1 reset=0 load=0 data_in=0101 count=0111
# clock=0 reset=0 load=0 data_in=0101 count=0111
# clock=1 reset=0 load=0 data_in=0101 count=1000
# clock=0 reset=0 load=0 data_in=0101 count=1000
# clock=1 reset=0 load=0 data_in=0101 count=1001
# clock=0 reset=0 load=0 data_in=0101 count=1001
# clock=1 reset=0 load=1 data_in=0110 count=0110
# clock=0 reset=0 load=0 data_in=0110 count=0110
# clock=1 reset=0 load=0 data_in=0110 count=0111
# clock=0 reset=0 load=0 data_in=0110 count=0111
# clock=1 reset=0 load=0 data_in=0110 count=1000
# clock=0 reset=0 load=0 data_in=0110 count=1000
# clock=1 reset=0 load=0 data_in=0110 count=1001
# clock=0 reset=0 load=0 data_in=0110 count=1001
# clock=1 reset=0 load=0 data_in=0110 count=1010
# clock=0 reset=0 load=0 data_in=0110 count=1010
# clock=1 reset=0 load=1 data_in=0111 count=0111
# clock=0 reset=0 load=0 data_in=0111 count=0111
# clock=1 reset=0 load=0 data_in=0111 count=1000
# clock=0 reset=0 load=0 data_in=0111 count=1000
# clock=1 reset=0 load=0 data_in=0111 count=1001
# clock=0 reset=0 load=0 data_in=0111 count=1001
# clock=1 reset=0 load=0 data_in=0111 count=1010
# clock=0 reset=0 load=0 data_in=0111 count=1010
# clock=1 reset=0 load=0 data_in=0111 count=1011
# clock=0 reset=0 load=0 data_in=0111 count=1011
# clock=1 reset=0 load=1 data_in=1000 count=1000
# clock=0 reset=0 load=0 data_in=1000 count=1000
# clock=1 reset=0 load=0 data_in=1000 count=1001
# clock=0 reset=0 load=0 data_in=1000 count=1001
# clock=1 reset=0 load=0 data_in=1000 count=1010
# clock=0 reset=0 load=0 data_in=1000 count=1010
# clock=1 reset=0 load=0 data_in=1000 count=1011
# clock=0 reset=0 load=0 data_in=1000 count=1011
# clock=1 reset=0 load=0 data_in=1000 count=1100
# clock=0 reset=0 load=0 data_in=1000 count=1100
# clock=1 reset=0 load=1 data_in=1001 count=1001
# clock=0 reset=0 load=0 data_in=1001 count=1001
# clock=1 reset=0 load=0 data_in=1001 count=1010
# clock=0 reset=0 load=0 data_in=1001 count=1010
# clock=1 reset=0 load=0 data_in=1001 count=1011
# clock=0 reset=0 load=0 data_in=1001 count=1011
# clock=1 reset=0 load=0 data_in=1001 count=1100
# clock=0 reset=0 load=0 data_in=1001 count=1100
# clock=1 reset=0 load=0 data_in=1001 count=1101
# clock=0 reset=0 load=0 data_in=1001 count=1101
# clock=1 reset=0 load=1 data_in=1010 count=1010
# clock=0 reset=0 load=0 data_in=1010 count=1010
# clock=1 reset=0 load=0 data_in=1010 count=1011
# clock=0 reset=0 load=0 data_in=1010 count=1011
# clock=1 reset=0 load=0 data_in=1010 count=1100
# clock=0 reset=0 load=0 data_in=1010 count=1100
# clock=1 reset=0 load=0 data_in=1010 count=1101
# clock=0 reset=0 load=0 data_in=1010 count=1101
# clock=1 reset=0 load=0 data_in=1010 count=1110
# clock=0 reset=0 load=0 data_in=1010 count=1110
# clock=1 reset=0 load=1 data_in=1011 count=1011
# clock=0 reset=0 load=0 data_in=1011 count=1011
# clock=1 reset=0 load=0 data_in=1011 count=1100
# clock=0 reset=0 load=0 data_in=1011 count=1100
# clock=1 reset=0 load=0 data_in=1011 count=1101
# clock=0 reset=0 load=0 data_in=1011 count=1101
# clock=1 reset=0 load=0 data_in=1011 count=1110
# clock=0 reset=0 load=0 data_in=1011 count=1110
# clock=1 reset=0 load=0 data_in=1011 count=1111
# clock=0 reset=0 load=0 data_in=1011 count=1111
# clock=1 reset=0 load=1 data_in=1100 count=1100
# clock=0 reset=0 load=0 data_in=1100 count=1100
# clock=1 reset=0 load=0 data_in=1100 count=1101
# clock=0 reset=0 load=0 data_in=1100 count=1101
# clock=1 reset=0 load=0 data_in=1100 count=1110
# clock=0 reset=0 load=0 data_in=1100 count=1110
# clock=1 reset=0 load=0 data_in=1100 count=1111
# clock=0 reset=0 load=0 data_in=1100 count=1111
# clock=1 reset=0 load=0 data_in=1100 count=0000
# clock=0 reset=0 load=0 data_in=1100 count=0000
# clock=1 reset=0 load=1 data_in=1101 count=1101
# clock=0 reset=0 load=0 data_in=1101 count=1101
# clock=1 reset=0 load=0 data_in=1101 count=1110
# clock=0 reset=0 load=0 data_in=1101 count=1110
# clock=1 reset=0 load=0 data_in=1101 count=1111
# clock=0 reset=0 load=0 data_in=1101 count=1111
# clock=1 reset=0 load=0 data_in=1101 count=0000
# clock=0 reset=0 load=0 data_in=1101 count=0000
# clock=1 reset=0 load=0 data_in=1101 count=0001
# clock=0 reset=0 load=0 data_in=1101 count=0001
# clock=1 reset=0 load=1 data_in=1110 count=1110
# clock=0 reset=0 load=0 data_in=1110 count=1110
# clock=1 reset=0 load=0 data_in=1110 count=1111
# clock=0 reset=0 load=0 data_in=1110 count=1111
# clock=1 reset=0 load=0 data_in=1110 count=0000
# clock=0 reset=0 load=0 data_in=1110 count=0000
# clock=1 reset=0 load=0 data_in=1110 count=0001
# clock=0 reset=0 load=0 data_in=1110 count=0001
# clock=1 reset=0 load=0 data_in=1110 count=0010
# clock=0 reset=0 load=0 data_in=1110 count=0010
# clock=1 reset=0 load=1 data_in=1111 count=1111
# clock=0 reset=0 load=0 data_in=1111 count=1111
# clock=1 reset=0 load=0 data_in=1111 count=0000
# clock=0 reset=0 load=0 data_in=1111 count=0000
# clock=1 reset=0 load=0 data_in=1111 count=0001
# clock=0 reset=0 load=0 data_in=1111 count=0001
# clock=1 reset=0 load=0 data_in=1111 count=0010
# clock=0 reset=0 load=0 data_in=1111 count=0010
# clock=1 reset=0 load=0 data_in=1111 count=0011
# clock=0 reset=0 load=0 data_in=1111 count=0011
# clock=1 reset=0 load=0 data_in=1111 count=0100
# clock=0 reset=0 load=0 data_in=1111 count=0100
# clock=1 reset=0 load=0 data_in=1111 count=0101
# clock=0 reset=1 load=0 data_in=1111 count=0101
# clock=1 reset=1 load=0 data_in=1111 count=0000
# clock=0 reset=0 load=0 data_in=1111 count=0000
# clock=1 reset=0 load=0 data_in=1111 count=0001
# clock=0 reset=0 load=0 data_in=1111 count=0001
# clock=1 reset=0 load=0 data_in=1111 count=0010
# ** Note: $finish    : F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_up_4bit_loadable/tb/tb_4b_load_up_counter.v(53)
#    Time: 1050 ps  Iteration: 1  Instance: /tb_counter_4bit_load_up
# 1
# Break in Module tb_counter_4bit_load_up at F:/Maven_Training/Verilog/Verilog_labs/lab4/counter_up_4bit_loadable/tb/tb_4b_load_up_counter.v line 53
quit -sim
# End time: 23:04:15 on Oct 16,2020, Elapsed time: 0:04:03
# Errors: 0, Warnings: 2
