# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/Add_Sub_4.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/Adder_3.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Mux_2_to_1.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Mux_3_2_to_1.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Mux_4_2_to_1.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Mux_4_8_to_1.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Nano_Processor.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Nano_Processor_7_seg.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/Program_Counter.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Program_Rom.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/new/RCA_4.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Reg_4.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Reg_Bank.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../project_1.srcs/Final/imports/lab9ak.sim/TB_Nano_Processor_7_Seg.vhd" \

# Do not sort compile order
nosort
