###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug  2 11:32:02 2016
#  Design:            vin_spc
#  Command:           timeDesign -postRoute -expandedViews
###############################################################
Path 1: MET Setup Check with Pin CapSel_reg[3]/CP 
Endpoint:   CapSel_reg[3]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[19]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.764
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.455
- Arrival Time                  0.450
= Slack Time                  130.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 |  130.005 | 
     | out_reg[19]/CP  |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |  130.010 | 
     | out_reg[19]/Q   |   ^   | out[19] | DFCX1_HV | 0.445 |   0.450 |  130.455 | 
     | CapSel_reg[3]/D |   ^   | out[19] | DFCX6_HV | 0.000 |   0.450 |  130.455 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |   -5.005 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.001 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.310 | 
     | CapSel_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.319 |    1.314 | 
     +---------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.762
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.457
- Arrival Time                  0.440
= Slack Time                  130.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  130.018 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  130.022 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.435 |   0.439 |  130.457 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX6_HV | 0.000 |   0.440 |  130.457 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.018 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.014 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.298 | 
     | GD_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.319 |    1.301 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin EnHF_reg/CP 
Endpoint:   EnHF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[30]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.762
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.458
- Arrival Time                  0.440
= Slack Time                  130.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.018 | 
     | out_reg[30]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.022 | 
     | out_reg[30]/Q  |   ^   | out[30] | DFCX1_HV | 0.436 |   0.440 |  130.458 | 
     | EnHF_reg/D     |   ^   | out[30] | DFCX6_HV | 0.000 |   0.440 |  130.458 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -5.018 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.014 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.298 | 
     | EnHF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.320 |    1.302 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.761
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.457
- Arrival Time                  0.438
= Slack Time                  130.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  130.019 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  130.023 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.433 |   0.438 |  130.457 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX6_HV | 0.000 |   0.438 |  130.457 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.019 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.015 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.296 | 
     | GS_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.318 |    1.299 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.761
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.458
- Arrival Time                  0.435
= Slack Time                  130.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  130.022 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  130.027 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.431 |   0.435 |  130.457 | 
     | NS_reg/D      |   ^   | out[5] | DFCX6_HV | 0.000 |   0.435 |  130.458 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -5.022 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.019 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.293 | 
     | NS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.318 |    1.296 | 
     +--------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.760
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.459
- Arrival Time                  0.429
= Slack Time                  130.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  130.030 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  130.035 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.424 |   0.429 |  130.459 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX6_HV | 0.000 |   0.429 |  130.459 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.030 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.026 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.285 | 
     | GD_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.319 |    1.289 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.758
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.460
- Arrival Time                  0.422
= Slack Time                  130.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  130.039 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  130.044 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.417 |   0.422 |  130.460 | 
     | FS_reg/D      |   ^   | out[1] | DFCX6_HV | 0.000 |   0.422 |  130.460 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -5.039 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.035 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.277 | 
     | FS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.319 |    1.280 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin CapSel_reg[0]/CP 
Endpoint:   CapSel_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[16]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.758
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.461
- Arrival Time                  0.422
= Slack Time                  130.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 |  130.039 | 
     | out_reg[16]/CP  |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.043 | 
     | out_reg[16]/Q   |   ^   | out[16] | DFCX1_HV | 0.418 |   0.422 |  130.461 | 
     | CapSel_reg[0]/D |   ^   | out[16] | DFCX6_HV | 0.000 |   0.422 |  130.461 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |   -5.039 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.035 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.277 | 
     | CapSel_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.319 |    1.281 | 
     +---------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.758
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.461
- Arrival Time                  0.420
= Slack Time                  130.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  130.040 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  130.045 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.415 |   0.420 |  130.461 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX6_HV | 0.000 |   0.420 |  130.461 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.040 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.036 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.275 | 
     | GD_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.319 |    1.278 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin EnRdegHF_reg[1]/CP 
Endpoint:   EnRdegHF_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[23]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.758
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.462
- Arrival Time                  0.421
= Slack Time                  130.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  130.041 | 
     | out_reg[23]/CP    |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.046 | 
     | out_reg[23]/Q     |   ^   | out[23] | DFCX1_HV | 0.416 |   0.421 |  130.462 | 
     | EnRdegHF_reg[1]/D |   ^   | out[23] | DFCX6_HV | 0.000 |   0.421 |  130.462 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |   -5.041 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.037 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.274 | 
     | EnRdegHF_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.320 |    1.279 | 
     +-----------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin EnLF_reg/CP 
Endpoint:   EnLF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[32]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.758
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.462
- Arrival Time                  0.419
= Slack Time                  130.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  130.043 | 
     | out_reg[32]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |  130.044 | 
     | out_reg[32]/Q  |   ^   | out[32] | DFCX1_HV | 0.417 |   0.419 |  130.461 | 
     | EnLF_reg/D     |   ^   | out[32] | DFCX6_HV | 0.000 |   0.419 |  130.462 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -5.043 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.039 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.273 | 
     | EnLF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.320 |    1.277 | 
     +----------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin EnRdegHF_reg[0]/CP 
Endpoint:   EnRdegHF_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[22]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.758
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.463
- Arrival Time                  0.418
= Slack Time                  130.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  130.045 | 
     | out_reg[22]/CP    |   ^   | Clk     | DFCX1_HV | 0.004 |   0.005 |  130.049 | 
     | out_reg[22]/Q     |   ^   | out[22] | DFCX1_HV | 0.413 |   0.418 |  130.462 | 
     | EnRdegHF_reg[0]/D |   ^   | out[22] | DFCX6_HV | 0.000 |   0.418 |  130.463 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |   -5.045 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.041 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.271 | 
     | EnRdegHF_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.320 |    1.275 | 
     +-----------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.757
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.461
- Arrival Time                  0.415
= Slack Time                  130.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  130.046 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.049 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1_HV | 0.411 |   0.415 |  130.461 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX6_HV | 0.000 |   0.415 |  130.461 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.046 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.042 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.270 | 
     | GS_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.318 |    1.273 | 
     +-----------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin CapSel_reg[1]/CP 
Endpoint:   CapSel_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[17]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.757
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.462
- Arrival Time                  0.415
= Slack Time                  130.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 |  130.048 | 
     | out_reg[17]/CP  |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |  130.052 | 
     | out_reg[17]/Q   |   ^   | out[17] | DFCX1_HV | 0.410 |   0.415 |  130.462 | 
     | CapSel_reg[1]/D |   ^   | out[17] | DFCX6_HV | 0.000 |   0.415 |  130.462 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |   -5.048 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.044 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.268 | 
     | CapSel_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.319 |    1.272 | 
     +---------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin DN_reg[0]/CP 
Endpoint:   DN_reg[0]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[28]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.757
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.463
- Arrival Time                  0.415
= Slack Time                  130.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  130.048 | 
     | out_reg[28]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.052 | 
     | out_reg[28]/Q  |   ^   | out[28] | DFCX1_HV | 0.410 |   0.415 |  130.462 | 
     | DN_reg[0]/D    |   ^   | out[28] | DFCX6_HV | 0.000 |   0.415 |  130.463 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.048 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.044 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.268 | 
     | DN_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.320 |    1.272 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.757
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.461
- Arrival Time                  0.413
= Slack Time                  130.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  130.048 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  130.052 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1_HV | 0.409 |   0.413 |  130.461 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX6_HV | 0.000 |   0.413 |  130.461 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.048 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.044 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.267 | 
     | GS_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.318 |    1.270 | 
     +-----------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin EnRdeg_reg/CP 
Endpoint:   EnRdeg_reg/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[24]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.757
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.463
- Arrival Time                  0.411
= Slack Time                  130.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.053 | 
     | out_reg[24]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.057 | 
     | out_reg[24]/Q  |   ^   | out[24] | DFCX1_HV | 0.406 |   0.411 |  130.463 | 
     | EnRdeg_reg/D   |   ^   | out[24] | DFCX6_HV | 0.000 |   0.411 |  130.463 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |               |       |       |           |       |  Time   |   Time   | 
     |---------------+-------+-------+-----------+-------+---------+----------| 
     | Clk           |   v   | Clk   |           |       | 125.000 |   -5.053 | 
     | g135/A        |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.049 | 
     | g135/Q        |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.263 | 
     | EnRdeg_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.320 |    1.267 | 
     +------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.462
- Arrival Time                  0.409
= Slack Time                  130.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.053 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.058 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1_HV | 0.405 |   0.409 |  130.462 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX6_HV | 0.000 |   0.409 |  130.462 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -5.053 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.050 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.262 | 
     | F_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.319 |    1.265 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.316
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.460
- Arrival Time                  0.406
= Slack Time                  130.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  130.054 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  130.057 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1_HV | 0.403 |   0.406 |  130.460 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX6_HV | 0.000 |   0.406 |  130.460 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -5.054 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.050 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.261 | 
     | F_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.001 | 131.316 |    1.262 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.462
- Arrival Time                  0.407
= Slack Time                  130.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  130.055 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  130.059 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1_HV | 0.403 |   0.406 |  130.462 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX6_HV | 0.000 |   0.407 |  130.462 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -5.055 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.052 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.260 | 
     | IQ_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.318 |    1.263 | 
     +--------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.462
- Arrival Time                  0.406
= Slack Time                  130.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.056 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  130.059 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1_HV | 0.402 |   0.406 |  130.461 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX6_HV | 0.000 |   0.406 |  130.462 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -5.056 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.052 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.260 | 
     | F_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.002 | 131.318 |    1.262 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin DN_reg[1]/CP 
Endpoint:   DN_reg[1]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[29]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.464
- Arrival Time                  0.407
= Slack Time                  130.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.057 | 
     | out_reg[29]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.061 | 
     | out_reg[29]/Q  |   ^   | out[29] | DFCX1_HV | 0.403 |   0.407 |  130.464 | 
     | DN_reg[1]/D    |   ^   | out[29] | DFCX6_HV | 0.000 |   0.407 |  130.464 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.057 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.053 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.259 | 
     | DN_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.320 |    1.263 | 
     +-----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin DP_reg[0]/CP 
Endpoint:   DP_reg[0]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[25]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.464
- Arrival Time                  0.407
= Slack Time                  130.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  130.057 | 
     | out_reg[25]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.061 | 
     | out_reg[25]/Q  |   ^   | out[25] | DFCX1_HV | 0.403 |   0.407 |  130.464 | 
     | DP_reg[0]/D    |   ^   | out[25] | DFCX6_HV | 0.000 |   0.407 |  130.464 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.057 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.053 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.258 | 
     | DP_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.320 |    1.263 | 
     +-----------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CcompSel_reg[1]/CP 
Endpoint:   CcompSel_reg[1]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[21]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.464
- Arrival Time                  0.407
= Slack Time                  130.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  130.057 | 
     | out_reg[21]/CP    |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |  130.062 | 
     | out_reg[21]/Q     |   ^   | out[21] | DFCX1_HV | 0.402 |   0.407 |  130.464 | 
     | CcompSel_reg[1]/D |   ^   | out[21] | DFCX6_HV | 0.000 |   0.407 |  130.464 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |   -5.057 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.053 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.258 | 
     | CcompSel_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.320 |    1.263 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin DP_reg[1]/CP 
Endpoint:   DP_reg[1]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[26]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.464
- Arrival Time                  0.406
= Slack Time                  130.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.058 | 
     | out_reg[26]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.062 | 
     | out_reg[26]/Q  |   ^   | out[26] | DFCX1_HV | 0.401 |   0.406 |  130.464 | 
     | DP_reg[1]/D    |   ^   | out[26] | DFCX6_HV | 0.000 |   0.406 |  130.464 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.058 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.054 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.257 | 
     | DP_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.320 |    1.262 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin DP_reg[2]/CP 
Endpoint:   DP_reg[2]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[27]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.464
- Arrival Time                  0.406
= Slack Time                  130.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.058 | 
     | out_reg[27]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  130.063 | 
     | out_reg[27]/Q  |   ^   | out[27] | DFCX1_HV | 0.401 |   0.405 |  130.464 | 
     | DP_reg[2]/D    |   ^   | out[27] | DFCX6_HV | 0.000 |   0.406 |  130.464 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.058 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.055 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.257 | 
     | DP_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.320 |    1.261 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin CapSel_reg[2]/CP 
Endpoint:   CapSel_reg[2]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[18]/Q   (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.756
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.464
- Arrival Time                  0.405
= Slack Time                  130.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |  -0.000 |  130.058 | 
     | out_reg[18]/CP  |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |  130.063 | 
     | out_reg[18]/Q   |   ^   | out[18] | DFCX1_HV | 0.400 |   0.405 |  130.464 | 
     | CapSel_reg[2]/D |   ^   | out[18] | DFCX6_HV | 0.000 |   0.405 |  130.464 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |   -5.058 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.055 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.257 | 
     | CapSel_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.319 |    1.261 | 
     +---------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.319
- Setup                         0.755
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.464
- Arrival Time                  0.401
= Slack Time                  130.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.063 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  130.067 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1_HV | 0.397 |   0.401 |  130.464 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX6_HV | 0.000 |   0.401 |  130.464 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -5.063 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.059 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.252 | 
     | F_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.319 |    1.256 | 
     +----------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.755
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.463
- Arrival Time                  0.399
= Slack Time                  130.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  130.065 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  130.069 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1_HV | 0.394 |   0.399 |  130.463 | 
     | CE_reg/D      |   ^   | out[6] | DFCX6_HV | 0.000 |   0.399 |  130.463 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -5.065 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.061 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.251 | 
     | CE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.318 |    1.254 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin EnMF_reg/CP 
Endpoint:   EnMF_reg/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[31]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.755
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.465
- Arrival Time                  0.398
= Slack Time                  130.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  130.067 | 
     | out_reg[31]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |  130.070 | 
     | out_reg[31]/Q  |   ^   | out[31] | DFCX1_HV | 0.395 |   0.398 |  130.465 | 
     | EnMF_reg/D     |   ^   | out[31] | DFCX6_HV | 0.000 |   0.398 |  130.465 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |   -5.067 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.063 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.249 | 
     | EnMF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 131.320 |    1.253 | 
     +----------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin CcompSel_reg[0]/CP 
Endpoint:   CcompSel_reg[0]/D (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[20]/Q     (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.320
- Setup                         0.755
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.466
- Arrival Time                  0.396
= Slack Time                  130.070
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 |  130.070 | 
     | out_reg[20]/CP    |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |  130.074 | 
     | out_reg[20]/Q     |   ^   | out[20] | DFCX1_HV | 0.391 |   0.396 |  130.466 | 
     | CcompSel_reg[0]/D |   ^   | out[20] | DFCX6_HV | 0.000 |   0.396 |  130.466 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |   -5.070 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.066 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.246 | 
     | CcompSel_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 131.320 |    1.250 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.754
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.464
- Arrival Time                  0.391
= Slack Time                  130.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  130.074 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  130.078 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1_HV | 0.387 |   0.391 |  130.464 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX6_HV | 0.000 |   0.391 |  130.464 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |   -5.074 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.070 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.242 | 
     | GS_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.318 |    1.245 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time        131.318
- Setup                         0.752
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               130.467
- Arrival Time                  0.376
= Slack Time                  130.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  130.091 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  130.096 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1_HV | 0.370 |   0.376 |  130.467 | 
     | RE_reg/D      |   ^   | out[0] | DFCX6_HV | 0.000 |   0.376 |  130.467 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |   -5.091 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |   -5.087 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 6.312 | 131.315 |    1.224 | 
     | RE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 131.318 |    1.227 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin count_reg[5]/CP 
Endpoint:   count_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.250
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.654
- Arrival Time                  2.316
= Slack Time                  247.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |  -0.000 |  247.338 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.002 |   0.002 |  247.340 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.420 |   0.422 |  247.760 | 
     | g139/A          |   v   | count[1] | NOR2XL_HV  | 0.000 |   0.422 |  247.760 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.884 |   1.307 |  248.644 | 
     | g144/B          |   ^   | n_47     | NAND2XL_HV | 0.000 |   1.307 |  248.644 | 
     | g144/Q          |   v   | n_1      | NAND2XL_HV | 0.169 |   1.476 |  248.814 | 
     | g138/A          |   v   | n_1      | NOR2XL_HV  | 0.000 |   1.476 |  248.814 | 
     | g138/Q          |   ^   | n_5      | NOR2XL_HV  | 0.596 |   2.072 |  249.410 | 
     | g131/B          |   ^   | n_5      | XOR2X1_HV  | 0.000 |   2.072 |  249.410 | 
     | g131/Q          |   ^   | n_8      | XOR2X1_HV  | 0.244 |   2.316 |  249.654 | 
     | count_reg[5]/D  |   ^   | n_8      | DFPX3_HV   | 0.000 |   2.316 |  249.654 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.338 | 
     | count_reg[5]/CP |   ^   | Clk   | DFPX3_HV | 0.004 |   0.004 | -247.333 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.004
- Setup                         0.217
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.687
- Arrival Time                  2.261
= Slack Time                  247.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |  -0.000 |  247.426 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.002 |   0.002 |  247.428 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.420 |   0.422 |  247.848 | 
     | g139/A          |   v   | count[1] | NOR2XL_HV  | 0.000 |   0.422 |  247.848 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.884 |   1.307 |  248.733 | 
     | g144/B          |   ^   | n_47     | NAND2XL_HV | 0.000 |   1.307 |  248.733 | 
     | g144/Q          |   v   | n_1      | NAND2XL_HV | 0.169 |   1.476 |  248.902 | 
     | g138/A          |   v   | n_1      | NOR2XL_HV  | 0.000 |   1.476 |  248.902 | 
     | g138/Q          |   ^   | n_5      | NOR2XL_HV  | 0.596 |   2.072 |  249.498 | 
     | g136/B1         |   ^   | n_5      | AO21X3_HV  | 0.000 |   2.072 |  249.498 | 
     | g136/Q          |   ^   | n_7      | AO21X3_HV  | 0.189 |   2.261 |  249.687 | 
     | count_reg[4]/D  |   ^   | n_7      | DFCX1_HV   | 0.000 |   2.261 |  249.687 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.426 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -247.422 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.001
- Setup                         0.241
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.660
- Arrival Time                  1.702
= Slack Time                  247.958
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |  -0.000 |  247.958 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.002 |   0.002 |  247.960 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV   | 0.420 |   0.422 |  248.380 | 
     | g139/A          |   v   | count[1] | NOR2XL_HV  | 0.000 |   0.422 |  248.380 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV  | 0.884 |   1.307 |  249.264 | 
     | g143/A          |   ^   | n_47     | NAND2XL_HV | 0.000 |   1.307 |  249.265 | 
     | g143/Q          |   v   | n_2      | NAND2XL_HV | 0.210 |   1.517 |  249.475 | 
     | g140/A          |   v   | n_2      | XNOR2X2_HV | 0.000 |   1.517 |  249.475 | 
     | g140/Q          |   ^   | n_6      | XNOR2X2_HV | 0.185 |   1.702 |  249.660 | 
     | count_reg[3]/D  |   ^   | n_6      | DFCX1_HV   | 0.000 |   1.702 |  249.660 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -247.958 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 | -247.956 | 
     +-------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.001
- Setup                         0.245
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.656
- Arrival Time                  1.538
= Slack Time                  248.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |  -0.000 |  248.118 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.002 |  248.121 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1_HV  | 0.420 |   0.422 |  248.541 | 
     | g139/A          |   v   | count[1] | NOR2XL_HV | 0.000 |   0.422 |  248.541 | 
     | g139/Q          |   ^   | n_47     | NOR2XL_HV | 0.884 |   1.307 |  249.425 | 
     | g142/B          |   ^   | n_47     | XOR2X1_HV | 0.000 |   1.307 |  249.425 | 
     | g142/Q          |   ^   | n_3      | XOR2X1_HV | 0.231 |   1.538 |  249.656 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1_HV  | 0.000 |   1.538 |  249.656 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -248.118 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 | -248.117 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.002
- Setup                         0.232
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.670
- Arrival Time                  0.613
= Slack Time                  249.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |  -0.000 |  249.057 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV   | 0.002 |   0.002 |  249.059 | 
     | count_reg[1]/Q  |   ^   | count[1] | DFCX1_HV   | 0.451 |   0.453 |  249.510 | 
     | g141/B          |   ^   | count[1] | XNOR2X2_HV | 0.000 |   0.453 |  249.510 | 
     | g141/Q          |   ^   | n_4      | XNOR2X2_HV | 0.160 |   0.613 |  249.670 | 
     | count_reg[1]/D  |   ^   | n_4      | DFCX1_HV   | 0.000 |   0.613 |  249.670 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -249.057 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 | -249.054 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.002
- Setup                         0.228
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.674
- Arrival Time                  0.556
= Slack Time                  249.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  249.118 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.002 |   0.003 |  249.120 | 
     | count_reg[0]/QN |   ^   | n_0   | DFPX3_HV | 0.554 |   0.556 |  249.674 | 
     | count_reg[0]/D  |   ^   | n_0   | DFPX3_HV | 0.000 |   0.556 |  249.674 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 | -249.118 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.002 |   0.003 | -249.115 | 
     +-------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin out_reg[18]/CP 
Endpoint:   out_reg[18]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[19]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.250
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.655
- Arrival Time                  0.450
= Slack Time                  249.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.205 | 
     | out_reg[19]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |  249.210 | 
     | out_reg[19]/Q  |   ^   | out[19] | DFCX1_HV | 0.445 |   0.450 |  249.655 | 
     | out_reg[18]/D  |   ^   | out[19] | DFCX1_HV | 0.000 |   0.450 |  249.655 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.205 | 
     | out_reg[18]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.200 | 
     +------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin out_reg[29]/CP 
Endpoint:   out_reg[29]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[30]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.248
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.656
- Arrival Time                  0.440
= Slack Time                  249.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.216 | 
     | out_reg[30]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  249.220 | 
     | out_reg[30]/Q  |   ^   | out[30] | DFCX1_HV | 0.436 |   0.440 |  249.656 | 
     | out_reg[29]/D  |   ^   | out[30] | DFCX1_HV | 0.000 |   0.440 |  249.656 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.216 | 
     | out_reg[29]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -249.212 | 
     +------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.247
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.657
- Arrival Time                  0.440
= Slack Time                  249.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.218 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.223 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1_HV | 0.435 |   0.439 |  249.657 | 
     | out_reg[3]/D  |   ^   | out[4] | DFCX1_HV | 0.000 |   0.440 |  249.657 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.218 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.213 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.247
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.657
- Arrival Time                  0.438
= Slack Time                  249.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.219 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.004 |  249.224 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1_HV | 0.433 |   0.438 |  249.657 | 
     | out_reg[7]/D  |   ^   | out[8] | DFCX1_HV | 0.000 |   0.438 |  249.657 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.219 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -249.215 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.247
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.658
- Arrival Time                  0.435
= Slack Time                  249.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.223 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.228 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1_HV | 0.431 |   0.435 |  249.658 | 
     | out_reg[4]/D  |   ^   | out[5] | DFCX1_HV | 0.000 |   0.435 |  249.658 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.223 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.218 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.245
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.660
- Arrival Time                  0.429
= Slack Time                  249.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.231 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.236 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1_HV | 0.424 |   0.429 |  249.660 | 
     | out_reg[1]/D  |   ^   | out[2] | DFCX1_HV | 0.000 |   0.429 |  249.660 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.231 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.226 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[16]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.660
- Arrival Time                  0.422
= Slack Time                  249.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.238 | 
     | out_reg[16]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  249.242 | 
     | out_reg[16]/Q  |   ^   | out[16] | DFCX1_HV | 0.418 |   0.422 |  249.660 | 
     | out_reg[15]/D  |   ^   | out[16] | DFCX1_HV | 0.000 |   0.422 |  249.660 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.238 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 | -249.234 | 
     +------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.661
- Arrival Time                  0.422
= Slack Time                  249.239
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |  249.239 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.244 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1_HV | 0.417 |   0.422 |  249.661 | 
     | out_reg[0]/D  |   ^   | out[1] | DFCX1_HV | 0.000 |   0.422 |  249.661 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.239 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.234 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin out_reg[31]/CP 
Endpoint:   out_reg[31]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[32]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.003
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.659
- Arrival Time                  0.419
= Slack Time                  249.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |  -0.000 |  249.240 | 
     | out_reg[32]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |  249.242 | 
     | out_reg[32]/Q  |   ^   | out[32] | DFCX1_HV | 0.417 |   0.419 |  249.659 | 
     | out_reg[31]/D  |   ^   | out[32] | DFCX1_HV | 0.000 |   0.419 |  249.659 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.240 | 
     | out_reg[31]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 | -249.237 | 
     +------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin out_reg[22]/CP 
Endpoint:   out_reg[22]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[23]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.004
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.661
- Arrival Time                  0.421
= Slack Time                  249.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |  249.240 | 
     | out_reg[23]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |  249.244 | 
     | out_reg[23]/Q  |   ^   | out[23] | DFCX1_HV | 0.416 |   0.421 |  249.661 | 
     | out_reg[22]/D  |   ^   | out[23] | DFCX1_HV | 0.000 |   0.421 |  249.661 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 | -249.240 | 
     | out_reg[22]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.005 | -249.235 | 
     +------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_max
Other End Arrival Time          0.005
- Setup                         0.244
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.661
- Arrival Time                  0.420
= Slack Time                  249.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |  -0.000 |  249.241 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |  249.246 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1_HV | 0.415 |   0.420 |  249.661 | 
     | out_reg[2]/D  |   ^   | out[3] | DFCX1_HV | 0.000 |   0.420 |  249.661 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 | -249.241 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 | -249.236 | 
     +-----------------------------------------------------------------------+ 

