VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN iiitb_icg ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 43265 53985 ) ;
ROW ROW_0 unithd 5520 10880 N DO 70 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 5520 13600 FS DO 70 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 5520 16320 N DO 70 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 5520 19040 FS DO 70 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 5520 21760 N DO 70 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 5520 24480 FS DO 70 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 5520 27200 N DO 70 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 5520 29920 FS DO 70 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 5520 32640 N DO 70 BY 1 STEP 460 0 ;
ROW ROW_9 unithd 5520 35360 FS DO 70 BY 1 STEP 460 0 ;
ROW ROW_10 unithd 5520 38080 N DO 70 BY 1 STEP 460 0 ;
TRACKS X 230 DO 94 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 159 STEP 340 LAYER li1 ;
TRACKS X 170 DO 127 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 159 STEP 340 LAYER met1 ;
TRACKS X 230 DO 94 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 117 STEP 460 LAYER met2 ;
TRACKS X 340 DO 64 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 79 STEP 680 LAYER met3 ;
TRACKS X 460 DO 47 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 59 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 13 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 16 STEP 3400 LAYER met5 ;
COMPONENTS 8 ;
    - _2_ sky130_fd_sc_hd__and2_2 ;
    - _3_ sky130_fd_sc_hd__buf_1 ;
    - _4_ sky130_vsdinv ;
    - _5_ sky130_vsdinv ;
    - _6_ sky130_fd_sc_hd__dfxtp_2 ;
    - _7_ sky130_fd_sc_hd__dfxtp_2 ;
    - _8_ sky130_fd_sc_hd__dfxtp_2 ;
    - _9_ sky130_fd_sc_hd__dfxtp_2 ;
END COMPONENTS
PINS 6 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL ;
    - d0 + NET d0 + DIRECTION INPUT + USE SIGNAL ;
    - d1 + NET d1 + DIRECTION INPUT + USE SIGNAL ;
    - in + NET in + DIRECTION INPUT + USE SIGNAL ;
    - q0 + NET q0 + DIRECTION OUTPUT + USE SIGNAL ;
    - q1 + NET q1 + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
NETS 12 ;
    - _0_ ( _9_ CLK ) ( _5_ Y ) + USE SIGNAL ;
    - _1_ ( _3_ A ) ( _2_ X ) + USE SIGNAL ;
    - cgclk ( _7_ CLK ) ( _6_ CLK ) ( _3_ X ) + USE SIGNAL ;
    - clk ( PIN clk ) ( _8_ CLK ) ( _5_ A ) ( _2_ B ) + USE SIGNAL ;
    - d0 ( PIN d0 ) ( _7_ D ) + USE SIGNAL ;
    - d1 ( PIN d1 ) ( _6_ D ) + USE SIGNAL ;
    - dff1.q ( _8_ Q ) ( _4_ A ) + USE SIGNAL ;
    - dff2.d ( _9_ D ) ( _4_ Y ) + USE SIGNAL ;
    - dff2.q ( _9_ Q ) ( _2_ A ) + USE SIGNAL ;
    - in ( PIN in ) ( _8_ D ) + USE SIGNAL ;
    - q0 ( PIN q0 ) ( _7_ Q ) + USE SIGNAL ;
    - q1 ( PIN q1 ) ( _6_ Q ) + USE SIGNAL ;
END NETS
END DESIGN
