#ifndef RES_R04_00_H
#define RES_R04_00_H

enum dRes_INDEX_R04_00 {
    /* BMDR */
    dRes_INDEX_R04_00_BMD_MODEL_e=0x7,
    dRes_INDEX_R04_00_BMD_MODEL1_e=0x8,
    dRes_INDEX_R04_00_BMD_MODEL2_e=0x9,
    dRes_INDEX_R04_00_BMD_MODEL3_e=0xA,
    /* BTK  */
    dRes_INDEX_R04_00_BTK_MODEL2_e=0xD,
    /* DZR  */
    dRes_INDEX_R04_00_DZR_ROOM_e=0x10,
    /* KCL  */
    dRes_INDEX_R04_00_KCL_ROOM_e=0x13,
    /* PLC  */
    dRes_INDEX_R04_00_PLC_ROOM_e=0x16,
};

enum dRes_ID_R04_00 {
    /* BMDR */
    dRes_ID_R04_00_BMD_MODEL_e=0x7,
    dRes_ID_R04_00_BMD_MODEL1_e=0x8,
    dRes_ID_R04_00_BMD_MODEL2_e=0x9,
    dRes_ID_R04_00_BMD_MODEL3_e=0xA,
    /* BTK  */
    dRes_ID_R04_00_BTK_MODEL2_e=0xD,
    /* DZR  */
    dRes_ID_R04_00_DZR_ROOM_e=0x10,
    /* KCL  */
    dRes_ID_R04_00_KCL_ROOM_e=0x13,
    /* PLC  */
    dRes_ID_R04_00_PLC_ROOM_e=0x16,
};

#endif /* !RES_R04_00_H */