Timing Analyzer report for Block1
Sun Jan 01 05:28:30 2006
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK_IN'
  6. Clock Setup: 'ST_CH'
  7. Clock Setup: 'DOWNIN'
  8. Clock Setup: 'UPIN'
  9. Clock Hold: 'CLK_IN'
 10. Clock Hold: 'ST_CH'
 11. Clock Hold: 'DOWNIN'
 12. Clock Hold: 'UPIN'
 13. tsu
 14. tco
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 8.320 ns                         ; RUN_STOP             ; Vhdl1:inst|LIFTOR[0] ; --         ; CLK_IN   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.020 ns                        ; Vhdl1:inst|DIR[0]    ; DIRECT[3]            ; ST_CH      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 9.682 ns                         ; ST_CH                ; Vhdl1:inst|DR[3]     ; --         ; ST_CH    ; 0            ;
; Clock Setup: 'CLK_IN'        ; N/A                                      ; None          ; 25.63 MHz ( period = 39.014 ns ) ; Vhdl1:inst|LADD[0]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; 0            ;
; Clock Setup: 'ST_CH'         ; N/A                                      ; None          ; 59.48 MHz ( period = 16.813 ns ) ; Vhdl1:inst|LADD[0]   ; Vhdl1:inst|LADD[0]   ; ST_CH      ; ST_CH    ; 0            ;
; Clock Setup: 'UPIN'          ; N/A                                      ; None          ; 97.24 MHz ( period = 10.284 ns ) ; Vhdl1:inst|LADD[0]   ; Vhdl1:inst|LADD[0]   ; UPIN       ; UPIN     ; 0            ;
; Clock Setup: 'DOWNIN'        ; N/A                                      ; None          ; 107.19 MHz ( period = 9.329 ns ) ; Vhdl1:inst|LADD[0]   ; Vhdl1:inst|LADD[0]   ; DOWNIN     ; DOWNIN   ; 0            ;
; Clock Hold: 'CLK_IN'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|LADD[0]   ; CLK_IN     ; CLK_IN   ; 165          ;
; Clock Hold: 'ST_CH'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Vhdl1:inst|UR[14]    ; Vhdl1:inst|LADD[0]   ; ST_CH      ; ST_CH    ; 161          ;
; Clock Hold: 'UPIN'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Vhdl1:inst|UR[10]    ; Vhdl1:inst|LADD[0]   ; UPIN       ; UPIN     ; 17           ;
; Clock Hold: 'DOWNIN'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Vhdl1:inst|DR[16]    ; Vhdl1:inst|LADD[0]   ; DOWNIN     ; DOWNIN   ; 17           ;
; Total number of failed paths ;                                          ;               ;                                  ;                      ;                      ;            ;          ; 360          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_IN          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ST_CH           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; DOWNIN          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; UPIN            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_IN'                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+--------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From               ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 25.63 MHz ( period = 39.014 ns )                    ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 25.87 MHz ( period = 38.648 ns )                    ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; 26.22 MHz ( period = 38.138 ns )                    ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; 26.92 MHz ( period = 37.154 ns )                    ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.177 ns                ;
; N/A                                     ; 26.92 MHz ( period = 37.154 ns )                    ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.744 ns                ;
; N/A                                     ; 26.92 MHz ( period = 37.154 ns )                    ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.177 ns                ;
; N/A                                     ; 26.92 MHz ( period = 37.154 ns )                    ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.744 ns                ;
; N/A                                     ; 26.92 MHz ( period = 37.154 ns )                    ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.177 ns                ;
; N/A                                     ; 26.92 MHz ( period = 37.154 ns )                    ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.744 ns                ;
; N/A                                     ; 26.95 MHz ( period = 37.100 ns )                    ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.151 ns                ;
; N/A                                     ; 26.95 MHz ( period = 37.100 ns )                    ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.718 ns                ;
; N/A                                     ; 27.04 MHz ( period = 36.988 ns )                    ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.490 ns                ;
; N/A                                     ; 27.04 MHz ( period = 36.988 ns )                    ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.057 ns                ;
; N/A                                     ; 27.04 MHz ( period = 36.980 ns )                    ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.486 ns                ;
; N/A                                     ; 27.04 MHz ( period = 36.980 ns )                    ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.053 ns                ;
; N/A                                     ; 27.08 MHz ( period = 36.932 ns )                    ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 27.08 MHz ( period = 36.932 ns )                    ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 27.08 MHz ( period = 36.932 ns )                    ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 27.09 MHz ( period = 36.920 ns )                    ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 27.09 MHz ( period = 36.920 ns )                    ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.023 ns                ;
; N/A                                     ; 27.09 MHz ( period = 36.918 ns )                    ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 27.09 MHz ( period = 36.918 ns )                    ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.022 ns                ;
; N/A                                     ; 27.12 MHz ( period = 36.878 ns )                    ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 27.20 MHz ( period = 36.766 ns )                    ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 27.20 MHz ( period = 36.758 ns )                    ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.047 ns                ;
; N/A                                     ; 27.25 MHz ( period = 36.698 ns )                    ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.017 ns                ;
; N/A                                     ; 27.25 MHz ( period = 36.696 ns )                    ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 27.39 MHz ( period = 36.506 ns )                    ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 27.39 MHz ( period = 36.506 ns )                    ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 27.39 MHz ( period = 36.506 ns )                    ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 27.43 MHz ( period = 36.452 ns )                    ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.945 ns                ;
; N/A                                     ; 27.52 MHz ( period = 36.340 ns )                    ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.284 ns                ;
; N/A                                     ; 27.52 MHz ( period = 36.332 ns )                    ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 27.57 MHz ( period = 36.274 ns )                    ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 27.57 MHz ( period = 36.274 ns )                    ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 27.57 MHz ( period = 36.274 ns )                    ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 27.57 MHz ( period = 36.272 ns )                    ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.250 ns                ;
; N/A                                     ; 27.57 MHz ( period = 36.270 ns )                    ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.249 ns                ;
; N/A                                     ; 27.61 MHz ( period = 36.220 ns )                    ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.513 ns                ;
; N/A                                     ; 27.68 MHz ( period = 36.122 ns )                    ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.145 ns                ;
; N/A                                     ; 27.68 MHz ( period = 36.122 ns )                    ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.145 ns                ;
; N/A                                     ; 27.68 MHz ( period = 36.122 ns )                    ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.145 ns                ;
; N/A                                     ; 27.69 MHz ( period = 36.108 ns )                    ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.852 ns                ;
; N/A                                     ; 27.70 MHz ( period = 36.100 ns )                    ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.848 ns                ;
; N/A                                     ; 27.73 MHz ( period = 36.068 ns )                    ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.119 ns                ;
; N/A                                     ; 27.75 MHz ( period = 36.040 ns )                    ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.818 ns                ;
; N/A                                     ; 27.75 MHz ( period = 36.038 ns )                    ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.817 ns                ;
; N/A                                     ; 27.81 MHz ( period = 35.964 ns )                    ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 27.81 MHz ( period = 35.964 ns )                    ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 27.81 MHz ( period = 35.964 ns )                    ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.234 ns                ;
; N/A                                     ; 27.81 MHz ( period = 35.956 ns )                    ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.458 ns                ;
; N/A                                     ; 27.82 MHz ( period = 35.948 ns )                    ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.454 ns                ;
; N/A                                     ; 27.85 MHz ( period = 35.910 ns )                    ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.208 ns                ;
; N/A                                     ; 27.86 MHz ( period = 35.888 ns )                    ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 27.87 MHz ( period = 35.886 ns )                    ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 27.93 MHz ( period = 35.798 ns )                    ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.547 ns                ;
; N/A                                     ; 27.94 MHz ( period = 35.790 ns )                    ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.543 ns                ;
; N/A                                     ; 27.99 MHz ( period = 35.730 ns )                    ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.513 ns                ;
; N/A                                     ; 27.99 MHz ( period = 35.728 ns )                    ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.512 ns                ;
; N/A                                     ; 28.24 MHz ( period = 35.416 ns )                    ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.639 ns                ;
; N/A                                     ; 28.24 MHz ( period = 35.416 ns )                    ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.639 ns                ;
; N/A                                     ; 28.24 MHz ( period = 35.416 ns )                    ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.639 ns                ;
; N/A                                     ; 28.28 MHz ( period = 35.362 ns )                    ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.613 ns                ;
; N/A                                     ; 28.37 MHz ( period = 35.250 ns )                    ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.952 ns                ;
; N/A                                     ; 28.38 MHz ( period = 35.242 ns )                    ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 28.39 MHz ( period = 35.228 ns )                    ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.210 ns                ;
; N/A                                     ; 28.39 MHz ( period = 35.228 ns )                    ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.210 ns                ;
; N/A                                     ; 28.39 MHz ( period = 35.228 ns )                    ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.210 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.200 ns )                    ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.660 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.200 ns )                    ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.660 ns                ;
; N/A                                     ; 28.41 MHz ( period = 35.200 ns )                    ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.660 ns                ;
; N/A                                     ; 28.42 MHz ( period = 35.182 ns )                    ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 28.43 MHz ( period = 35.180 ns )                    ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 28.43 MHz ( period = 35.174 ns )                    ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.184 ns                ;
; N/A                                     ; 28.45 MHz ( period = 35.146 ns )                    ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.634 ns                ;
; N/A                                     ; 28.52 MHz ( period = 35.062 ns )                    ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 28.53 MHz ( period = 35.054 ns )                    ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.519 ns                ;
; N/A                                     ; 28.54 MHz ( period = 35.034 ns )                    ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.973 ns                ;
; N/A                                     ; 28.55 MHz ( period = 35.026 ns )                    ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.969 ns                ;
; N/A                                     ; 28.58 MHz ( period = 34.994 ns )                    ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.489 ns                ;
; N/A                                     ; 28.58 MHz ( period = 34.992 ns )                    ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 28.60 MHz ( period = 34.966 ns )                    ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 28.60 MHz ( period = 34.964 ns )                    ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.938 ns                ;
; N/A                                     ; 29.15 MHz ( period = 34.300 ns )                    ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.970 ns                ;
; N/A                                     ; 29.15 MHz ( period = 34.300 ns )                    ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.970 ns                ;
; N/A                                     ; 29.15 MHz ( period = 34.300 ns )                    ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.970 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.290 ns )                    ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.976 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.290 ns )                    ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.976 ns                ;
; N/A                                     ; 29.16 MHz ( period = 34.290 ns )                    ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.976 ns                ;
; N/A                                     ; 29.20 MHz ( period = 34.246 ns )                    ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.944 ns                ;
; N/A                                     ; 29.21 MHz ( period = 34.236 ns )                    ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 29.26 MHz ( period = 34.176 ns )                    ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.148 ns                ;
; N/A                                     ; 29.26 MHz ( period = 34.176 ns )                    ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.148 ns                ;
; N/A                                     ; 29.26 MHz ( period = 34.176 ns )                    ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.148 ns                ;
; N/A                                     ; 29.30 MHz ( period = 34.134 ns )                    ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.283 ns                ;
; N/A                                     ; 29.30 MHz ( period = 34.126 ns )                    ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.279 ns                ;
; N/A                                     ; 29.30 MHz ( period = 34.124 ns )                    ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.289 ns                ;
; N/A                                     ; 29.31 MHz ( period = 34.122 ns )                    ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.122 ns                ;
; N/A                                     ; 29.31 MHz ( period = 34.116 ns )                    ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.285 ns                ;
; N/A                                     ; 29.35 MHz ( period = 34.066 ns )                    ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.249 ns                ;
; N/A                                     ; 29.36 MHz ( period = 34.064 ns )                    ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.248 ns                ;
; N/A                                     ; 29.36 MHz ( period = 34.056 ns )                    ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.255 ns                ;
; N/A                                     ; 29.37 MHz ( period = 34.054 ns )                    ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.254 ns                ;
; N/A                                     ; 29.38 MHz ( period = 34.038 ns )                    ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.359 ns                ;
; N/A                                     ; 29.38 MHz ( period = 34.038 ns )                    ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.359 ns                ;
; N/A                                     ; 29.38 MHz ( period = 34.038 ns )                    ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.359 ns                ;
; N/A                                     ; 29.40 MHz ( period = 34.010 ns )                    ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.461 ns                ;
; N/A                                     ; 29.41 MHz ( period = 34.002 ns )                    ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 29.43 MHz ( period = 33.984 ns )                    ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.333 ns                ;
; N/A                                     ; 29.46 MHz ( period = 33.942 ns )                    ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.427 ns                ;
; N/A                                     ; 29.46 MHz ( period = 33.940 ns )                    ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.426 ns                ;
; N/A                                     ; 29.48 MHz ( period = 33.924 ns )                    ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.966 ns                ;
; N/A                                     ; 29.48 MHz ( period = 33.924 ns )                    ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.966 ns                ;
; N/A                                     ; 29.48 MHz ( period = 33.924 ns )                    ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.966 ns                ;
; N/A                                     ; 29.52 MHz ( period = 33.872 ns )                    ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.672 ns                ;
; N/A                                     ; 29.52 MHz ( period = 33.870 ns )                    ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.940 ns                ;
; N/A                                     ; 29.53 MHz ( period = 33.864 ns )                    ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.668 ns                ;
; N/A                                     ; 29.58 MHz ( period = 33.804 ns )                    ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.638 ns                ;
; N/A                                     ; 29.58 MHz ( period = 33.802 ns )                    ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.637 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.762 ns )                    ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.762 ns )                    ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.762 ns )                    ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.605 ns                ;
; N/A                                     ; 29.62 MHz ( period = 33.758 ns )                    ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.279 ns                ;
; N/A                                     ; 29.63 MHz ( period = 33.750 ns )                    ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.275 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.716 ns )                    ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.716 ns )                    ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 29.66 MHz ( period = 33.716 ns )                    ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 29.67 MHz ( period = 33.708 ns )                    ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.579 ns                ;
; N/A                                     ; 29.68 MHz ( period = 33.690 ns )                    ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.245 ns                ;
; N/A                                     ; 29.68 MHz ( period = 33.688 ns )                    ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.244 ns                ;
; N/A                                     ; 29.71 MHz ( period = 33.662 ns )                    ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.153 ns                ;
; N/A                                     ; 29.71 MHz ( period = 33.660 ns )                    ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.312 ns                ;
; N/A                                     ; 29.71 MHz ( period = 33.660 ns )                    ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.312 ns                ;
; N/A                                     ; 29.71 MHz ( period = 33.660 ns )                    ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.312 ns                ;
; N/A                                     ; 29.76 MHz ( period = 33.606 ns )                    ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.286 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.596 ns )                    ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.594 ns )                    ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.594 ns )                    ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.594 ns )                    ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.615 ns                ;
; N/A                                     ; 29.77 MHz ( period = 33.588 ns )                    ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.914 ns                ;
; N/A                                     ; 29.78 MHz ( period = 33.580 ns )                    ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.103 ns                ;
; N/A                                     ; 29.78 MHz ( period = 33.580 ns )                    ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.103 ns                ;
; N/A                                     ; 29.78 MHz ( period = 33.580 ns )                    ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.103 ns                ;
; N/A                                     ; 29.81 MHz ( period = 33.550 ns )                    ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 29.81 MHz ( period = 33.542 ns )                    ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.488 ns                ;
; N/A                                     ; 29.82 MHz ( period = 33.540 ns )                    ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.589 ns                ;
; N/A                                     ; 29.83 MHz ( period = 33.528 ns )                    ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.884 ns                ;
; N/A                                     ; 29.83 MHz ( period = 33.526 ns )                    ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.883 ns                ;
; N/A                                     ; 29.83 MHz ( period = 33.526 ns )                    ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.077 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.498 ns )                    ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.498 ns )                    ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 29.85 MHz ( period = 33.498 ns )                    ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 29.86 MHz ( period = 33.494 ns )                    ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.625 ns                ;
; N/A                                     ; 29.86 MHz ( period = 33.486 ns )                    ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.621 ns                ;
; N/A                                     ; 29.87 MHz ( period = 33.482 ns )                    ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.458 ns                ;
; N/A                                     ; 29.87 MHz ( period = 33.480 ns )                    ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.457 ns                ;
; N/A                                     ; 29.90 MHz ( period = 33.444 ns )                    ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.238 ns                ;
; N/A                                     ; 29.92 MHz ( period = 33.428 ns )                    ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.928 ns                ;
; N/A                                     ; 29.92 MHz ( period = 33.426 ns )                    ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.591 ns                ;
; N/A                                     ; 29.92 MHz ( period = 33.424 ns )                    ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.590 ns                ;
; N/A                                     ; 29.92 MHz ( period = 33.420 ns )                    ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.924 ns                ;
; N/A                                     ; 29.93 MHz ( period = 33.414 ns )                    ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.416 ns                ;
; N/A                                     ; 29.93 MHz ( period = 33.406 ns )                    ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.412 ns                ;
; N/A                                     ; 29.94 MHz ( period = 33.402 ns )                    ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.731 ns                ;
; N/A                                     ; 29.94 MHz ( period = 33.402 ns )                    ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.731 ns                ;
; N/A                                     ; 29.94 MHz ( period = 33.402 ns )                    ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.731 ns                ;
; N/A                                     ; 29.98 MHz ( period = 33.360 ns )                    ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.894 ns                ;
; N/A                                     ; 29.98 MHz ( period = 33.358 ns )                    ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.893 ns                ;
; N/A                                     ; 29.99 MHz ( period = 33.348 ns )                    ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.705 ns                ;
; N/A                                     ; 29.99 MHz ( period = 33.346 ns )                    ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.382 ns                ;
; N/A                                     ; 29.99 MHz ( period = 33.344 ns )                    ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.381 ns                ;
; N/A                                     ; 30.00 MHz ( period = 33.332 ns )                    ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.577 ns                ;
; N/A                                     ; 30.01 MHz ( period = 33.324 ns )                    ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.573 ns                ;
; N/A                                     ; 30.06 MHz ( period = 33.264 ns )                    ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.543 ns                ;
; N/A                                     ; 30.06 MHz ( period = 33.262 ns )                    ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.542 ns                ;
; N/A                                     ; 30.09 MHz ( period = 33.236 ns )                    ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 30.10 MHz ( period = 33.228 ns )                    ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 9.040 ns                ;
; N/A                                     ; 30.12 MHz ( period = 33.202 ns )                    ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.105 ns                ;
; N/A                                     ; 30.12 MHz ( period = 33.202 ns )                    ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.105 ns                ;
; N/A                                     ; 30.12 MHz ( period = 33.202 ns )                    ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.105 ns                ;
; N/A                                     ; 30.15 MHz ( period = 33.168 ns )                    ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 30.15 MHz ( period = 33.166 ns )                    ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 9.009 ns                ;
; N/A                                     ; 30.17 MHz ( period = 33.148 ns )                    ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.079 ns                ;
; N/A                                     ; 30.27 MHz ( period = 33.036 ns )                    ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 30.28 MHz ( period = 33.028 ns )                    ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.414 ns                ;
; N/A                                     ; 30.33 MHz ( period = 32.968 ns )                    ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 30.33 MHz ( period = 32.966 ns )                    ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|WAI_T[3]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.383 ns                ;
; N/A                                     ; 30.39 MHz ( period = 32.904 ns )                    ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 30.39 MHz ( period = 32.904 ns )                    ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 30.39 MHz ( period = 32.904 ns )                    ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 30.43 MHz ( period = 32.860 ns )                    ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|LIFTOR[2] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 30.43 MHz ( period = 32.860 ns )                    ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|LIFTOR[1] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 30.43 MHz ( period = 32.860 ns )                    ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|LIFTOR[0] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 30.44 MHz ( period = 32.850 ns )                    ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 30.48 MHz ( period = 32.806 ns )                    ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|LIFTOR[3] ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.869 ns                ;
; N/A                                     ; 30.55 MHz ( period = 32.738 ns )                    ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.732 ns                ;
; N/A                                     ; 30.55 MHz ( period = 32.730 ns )                    ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 30.59 MHz ( period = 32.694 ns )                    ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|WAI_T[1]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.208 ns                ;
; N/A                                     ; 30.59 MHz ( period = 32.686 ns )                    ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|WAI_T[0]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 8.204 ns                ;
; N/A                                     ; 30.61 MHz ( period = 32.670 ns )                    ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|WAI_T[2]  ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 7.698 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                    ;                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ST_CH'                                                                                                                                                                                         ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 59.48 MHz ( period = 16.813 ns )               ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 3.860 ns                ;
; N/A   ; 63.75 MHz ( period = 15.686 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[14]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.491 ns                ;
; N/A   ; 64.06 MHz ( period = 15.610 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[16]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.764 ns                ;
; N/A   ; 65.54 MHz ( period = 15.259 ns )               ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.311 ns                ;
; N/A   ; 66.18 MHz ( period = 15.110 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[12]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.493 ns                ;
; N/A   ; 67.09 MHz ( period = 14.906 ns )               ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.407 ns                ;
; N/A   ; 67.85 MHz ( period = 14.738 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[14]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.072 ns                ;
; N/A   ; 68.01 MHz ( period = 14.704 ns )               ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.969 ns                ;
; N/A   ; 68.03 MHz ( period = 14.700 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[14]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.053 ns                ;
; N/A   ; 68.20 MHz ( period = 14.662 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[16]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.345 ns                ;
; N/A   ; 68.27 MHz ( period = 14.648 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[7]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.730 ns                ;
; N/A   ; 68.38 MHz ( period = 14.624 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[16]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.326 ns                ;
; N/A   ; 68.88 MHz ( period = 14.518 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[3]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.424 ns                ;
; N/A   ; 69.57 MHz ( period = 14.374 ns )               ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.792 ns                ;
; N/A   ; 69.75 MHz ( period = 14.337 ns )               ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.943 ns                ;
; N/A   ; 70.23 MHz ( period = 14.238 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[2]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.764 ns                ;
; N/A   ; 70.60 MHz ( period = 14.164 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[10]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.476 ns                ;
; N/A   ; 70.61 MHz ( period = 14.162 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[12]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.074 ns                ;
; N/A   ; 70.80 MHz ( period = 14.124 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[12]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.055 ns                ;
; N/A   ; 71.82 MHz ( period = 13.924 ns )               ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.854 ns                ;
; N/A   ; 72.71 MHz ( period = 13.754 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[16]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.570 ns                ;
; N/A   ; 72.82 MHz ( period = 13.733 ns )               ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.667 ns                ;
; N/A   ; 72.99 MHz ( period = 13.700 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[7]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.311 ns                ;
; N/A   ; 73.20 MHz ( period = 13.662 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[7]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.292 ns                ;
; N/A   ; 73.20 MHz ( period = 13.662 ns )               ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.445 ns                ;
; N/A   ; 73.49 MHz ( period = 13.607 ns )               ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.138 ns                ;
; N/A   ; 73.69 MHz ( period = 13.570 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[3]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.005 ns                ;
; N/A   ; 73.71 MHz ( period = 13.567 ns )               ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.303 ns                ;
; N/A   ; 73.77 MHz ( period = 13.555 ns )               ; Vhdl1:inst|DR[8]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.555 ns                ;
; N/A   ; 73.90 MHz ( period = 13.532 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[3]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.986 ns                ;
; N/A   ; 74.19 MHz ( period = 13.478 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[4]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.949 ns                ;
; N/A   ; 74.19 MHz ( period = 13.478 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[2]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.570 ns                ;
; N/A   ; 74.79 MHz ( period = 13.370 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[8]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.364 ns                ;
; N/A   ; 74.82 MHz ( period = 13.366 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[15]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.521 ns                ;
; N/A   ; 74.86 MHz ( period = 13.358 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[12]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.101 ns                ;
; N/A   ; 75.17 MHz ( period = 13.304 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[9]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.475 ns                ;
; N/A   ; 75.24 MHz ( period = 13.290 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[2]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.345 ns                ;
; N/A   ; 75.32 MHz ( period = 13.277 ns )               ; Vhdl1:inst|UR[7]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.305 ns                ;
; N/A   ; 75.46 MHz ( period = 13.252 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[2]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.326 ns                ;
; N/A   ; 75.60 MHz ( period = 13.228 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[1]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.144 ns                ;
; N/A   ; 75.67 MHz ( period = 13.216 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[10]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.057 ns                ;
; N/A   ; 75.88 MHz ( period = 13.178 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[10]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.038 ns                ;
; N/A   ; 76.24 MHz ( period = 13.117 ns )               ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.911 ns                ;
; N/A   ; 76.85 MHz ( period = 13.013 ns )               ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.296 ns                ;
; N/A   ; 77.04 MHz ( period = 12.980 ns )               ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.319 ns                ;
; N/A   ; 77.66 MHz ( period = 12.876 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[8]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.140 ns                ;
; N/A   ; 78.04 MHz ( period = 12.814 ns )               ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.558 ns                ;
; N/A   ; 78.14 MHz ( period = 12.798 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[9]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.397 ns                ;
; N/A   ; 78.21 MHz ( period = 12.786 ns )               ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.433 ns                ;
; N/A   ; 78.44 MHz ( period = 12.748 ns )               ; Vhdl1:inst|UR[8]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.162 ns                ;
; N/A   ; 78.60 MHz ( period = 12.723 ns )               ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.820 ns                ;
; N/A   ; 78.94 MHz ( period = 12.668 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[16]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.082 ns                ;
; N/A   ; 79.01 MHz ( period = 12.656 ns )               ; Vhdl1:inst|UR[15]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.996 ns                ;
; N/A   ; 79.26 MHz ( period = 12.616 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[16]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.056 ns                ;
; N/A   ; 79.43 MHz ( period = 12.589 ns )               ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.263 ns                ;
; N/A   ; 79.43 MHz ( period = 12.589 ns )               ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.592 ns                ;
; N/A   ; 79.54 MHz ( period = 12.572 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[1]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.978 ns                ;
; N/A   ; 79.63 MHz ( period = 12.558 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[15]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.923 ns                ;
; N/A   ; 79.81 MHz ( period = 12.530 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[4]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.530 ns                ;
; N/A   ; 80.01 MHz ( period = 12.498 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[11]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.177 ns                ;
; N/A   ; 80.05 MHz ( period = 12.492 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[4]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.511 ns                ;
; N/A   ; 80.17 MHz ( period = 12.474 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[4]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.692 ns                ;
; N/A   ; 80.53 MHz ( period = 12.418 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[15]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.102 ns                ;
; N/A   ; 80.70 MHz ( period = 12.392 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[2]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.082 ns                ;
; N/A   ; 80.78 MHz ( period = 12.380 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[15]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.083 ns                ;
; N/A   ; 80.85 MHz ( period = 12.368 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[5]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.477 ns                ;
; N/A   ; 80.95 MHz ( period = 12.354 ns )               ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.718 ns                ;
; N/A   ; 81.04 MHz ( period = 12.340 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[2]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.056 ns                ;
; N/A   ; 81.30 MHz ( period = 12.300 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[11]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.157 ns                ;
; N/A   ; 81.39 MHz ( period = 12.286 ns )               ; Vhdl1:inst|UR[16]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.478 ns                ;
; N/A   ; 81.41 MHz ( period = 12.284 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[8]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.876 ns                ;
; N/A   ; 81.43 MHz ( period = 12.280 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[1]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.725 ns                ;
; N/A   ; 81.49 MHz ( period = 12.272 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[12]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.613 ns                ;
; N/A   ; 81.69 MHz ( period = 12.242 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[1]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.706 ns                ;
; N/A   ; 81.75 MHz ( period = 12.232 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[8]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.850 ns                ;
; N/A   ; 81.83 MHz ( period = 12.220 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[12]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.587 ns                ;
; N/A   ; 81.85 MHz ( period = 12.218 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[9]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.987 ns                ;
; N/A   ; 81.94 MHz ( period = 12.204 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[14]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.101 ns                ;
; N/A   ; 82.08 MHz ( period = 12.183 ns )               ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.838 ns                ;
; N/A   ; 82.18 MHz ( period = 12.168 ns )               ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.267 ns                ;
; N/A   ; 82.20 MHz ( period = 12.166 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[9]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.961 ns                ;
; N/A   ; 82.33 MHz ( period = 12.146 ns )               ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.311 ns                ;
; N/A   ; 82.35 MHz ( period = 12.144 ns )               ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.483 ns                ;
; N/A   ; 82.64 MHz ( period = 12.100 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[14]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.698 ns                ;
; N/A   ; 83.17 MHz ( period = 12.024 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[16]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.971 ns                ;
; N/A   ; 83.84 MHz ( period = 11.928 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[8]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.721 ns                ;
; N/A   ; 84.05 MHz ( period = 11.897 ns )               ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.198 ns                ;
; N/A   ; 84.10 MHz ( period = 11.890 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[8]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.702 ns                ;
; N/A   ; 84.39 MHz ( period = 11.850 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[9]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.978 ns                ;
; N/A   ; 84.66 MHz ( period = 11.812 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[9]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.959 ns                ;
; N/A   ; 84.88 MHz ( period = 11.781 ns )               ; Vhdl1:inst|UR[12]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.368 ns                ;
; N/A   ; 85.78 MHz ( period = 11.658 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[6]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.389 ns                ;
; N/A   ; 86.24 MHz ( period = 11.595 ns )               ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.356 ns                ;
; N/A   ; 86.52 MHz ( period = 11.558 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[10]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.102 ns                ;
; N/A   ; 86.58 MHz ( period = 11.550 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[11]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.758 ns                ;
; N/A   ; 86.63 MHz ( period = 11.544 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[7]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.715 ns                ;
; N/A   ; 86.78 MHz ( period = 11.524 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[12]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.700 ns                ;
; N/A   ; 86.87 MHz ( period = 11.512 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[11]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.739 ns                ;
; N/A   ; 87.06 MHz ( period = 11.486 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[1]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.490 ns                ;
; N/A   ; 87.17 MHz ( period = 11.472 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[15]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.435 ns                ;
; N/A   ; 87.46 MHz ( period = 11.434 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[1]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.464 ns                ;
; N/A   ; 87.47 MHz ( period = 11.432 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[3]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.677 ns                ;
; N/A   ; 87.57 MHz ( period = 11.420 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[5]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.058 ns                ;
; N/A   ; 87.57 MHz ( period = 11.420 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[15]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.409 ns                ;
; N/A   ; 87.77 MHz ( period = 11.394 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[5]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.344 ns                ;
; N/A   ; 87.81 MHz ( period = 11.388 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[4]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.204 ns                ;
; N/A   ; 87.82 MHz ( period = 11.387 ns )               ; Vhdl1:inst|DR[16]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.124 ns                ;
; N/A   ; 87.86 MHz ( period = 11.382 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[5]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.039 ns                ;
; N/A   ; 88.21 MHz ( period = 11.336 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[4]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.178 ns                ;
; N/A   ; 89.17 MHz ( period = 11.214 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[11]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.669 ns                ;
; N/A   ; 89.59 MHz ( period = 11.162 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[11]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 89.91 MHz ( period = 11.122 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[6]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.430 ns                ;
; N/A   ; 89.94 MHz ( period = 11.118 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[14]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.613 ns                ;
; N/A   ; 90.37 MHz ( period = 11.066 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[14]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.587 ns                ;
; N/A   ; 90.40 MHz ( period = 11.062 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[7]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.937 ns                ;
; N/A   ; 91.47 MHz ( period = 10.932 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[3]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.631 ns                ;
; N/A   ; 93.37 MHz ( period = 10.710 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[6]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.970 ns                ;
; N/A   ; 93.65 MHz ( period = 10.678 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[13]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.007 ns                ;
; N/A   ; 93.70 MHz ( period = 10.672 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[6]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.951 ns                ;
; N/A   ; 93.88 MHz ( period = 10.652 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[2]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.971 ns                ;
; N/A   ; 94.54 MHz ( period = 10.578 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[10]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.683 ns                ;
; N/A   ; 95.49 MHz ( period = 10.472 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[10]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.614 ns                ;
; N/A   ; 95.62 MHz ( period = 10.458 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[7]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.227 ns                ;
; N/A   ; 95.97 MHz ( period = 10.420 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[10]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.588 ns                ;
; N/A   ; 96.10 MHz ( period = 10.406 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[7]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.201 ns                ;
; N/A   ; 96.12 MHz ( period = 10.404 ns )               ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[13]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.255 ns                ;
; N/A   ; 96.66 MHz ( period = 10.346 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[3]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.189 ns                ;
; N/A   ; 97.01 MHz ( period = 10.308 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[5]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.856 ns                ;
; N/A   ; 97.14 MHz ( period = 10.294 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[3]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.163 ns                ;
; N/A   ; 97.50 MHz ( period = 10.256 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[5]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.830 ns                ;
; N/A   ; 99.64 MHz ( period = 10.036 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[6]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.942 ns                ;
; N/A   ; 99.84 MHz ( period = 10.016 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[16]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; 100.16 MHz ( period = 9.984 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[6]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.916 ns                ;
; N/A   ; 101.09 MHz ( period = 9.892 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[4]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.156 ns                ;
; N/A   ; 102.25 MHz ( period = 9.780 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[15]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.728 ns                ;
; N/A   ; 102.67 MHz ( period = 9.740 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[2]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; 102.77 MHz ( period = 9.730 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[13]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.588 ns                ;
; N/A   ; 103.18 MHz ( period = 9.692 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[13]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 6.569 ns                ;
; N/A   ; 103.71 MHz ( period = 9.642 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[1]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.351 ns                ;
; N/A   ; 103.82 MHz ( period = 9.632 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[8]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.495 ns                ;
; N/A   ; 103.95 MHz ( period = 9.620 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[12]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.232 ns                ;
; N/A   ; 104.54 MHz ( period = 9.566 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[9]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.606 ns                ;
; N/A   ; 107.32 MHz ( period = 9.318 ns )               ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[13]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.767 ns                ;
; N/A   ; 107.64 MHz ( period = 9.290 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[8]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.347 ns                ;
; N/A   ; 107.92 MHz ( period = 9.266 ns )               ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[13]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.741 ns                ;
; N/A   ; 108.55 MHz ( period = 9.212 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[9]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.604 ns                ;
; N/A   ; 112.21 MHz ( period = 8.912 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[11]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.384 ns                ;
; N/A   ; 113.20 MHz ( period = 8.834 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[1]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.109 ns                ;
; N/A   ; 113.38 MHz ( period = 8.820 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[15]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.054 ns                ;
; N/A   ; 113.87 MHz ( period = 8.782 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[5]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.684 ns                ;
; N/A   ; 114.47 MHz ( period = 8.736 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[4]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 4.823 ns                ;
; N/A   ; 116.80 MHz ( period = 8.562 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[11]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.288 ns                ;
; N/A   ; 118.12 MHz ( period = 8.466 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[14]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.232 ns                ;
; N/A   ; 123.89 MHz ( period = 8.072 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[6]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.596 ns                ;
; N/A   ; 127.88 MHz ( period = 7.820 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[10]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.233 ns                ;
; N/A   ; 128.11 MHz ( period = 7.806 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[7]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.846 ns                ;
; N/A   ; 129.97 MHz ( period = 7.694 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[3]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 4.808 ns                ;
; N/A   ; 130.62 MHz ( period = 7.656 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[5]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.475 ns                ;
; N/A   ; 135.43 MHz ( period = 7.384 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[6]   ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.561 ns                ;
; N/A   ; 141.00 MHz ( period = 7.092 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[13]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 5.214 ns                ;
; N/A   ; 150.02 MHz ( period = 6.666 ns )               ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[13]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 4.386 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DIR[3]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DIR[3]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DIR[2]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DIR[3]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DIR[1]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DIR[2]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DIR[0]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DIR[3]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DIR[1]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DIR[2]  ; ST_CH      ; ST_CH    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DOWNIN'                                                                                                                                                                          ;
+-------+----------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 107.19 MHz ( period = 9.329 ns ) ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 3.860 ns                ;
; N/A   ; 131.56 MHz ( period = 7.601 ns ) ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.311 ns                ;
; N/A   ; 137.97 MHz ( period = 7.248 ns ) ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.407 ns                ;
; N/A   ; 141.92 MHz ( period = 7.046 ns ) ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.969 ns                ;
; N/A   ; 145.10 MHz ( period = 6.892 ns ) ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.433 ns                ;
; N/A   ; 147.95 MHz ( period = 6.759 ns ) ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.263 ns                ;
; N/A   ; 148.90 MHz ( period = 6.716 ns ) ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.792 ns                ;
; N/A   ; 149.72 MHz ( period = 6.679 ns ) ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.943 ns                ;
; N/A   ; 154.87 MHz ( period = 6.457 ns ) ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.718 ns                ;
; N/A   ; 157.41 MHz ( period = 6.353 ns ) ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.838 ns                ;
; N/A   ; 159.59 MHz ( period = 6.266 ns ) ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.854 ns                ;
; N/A   ; 164.61 MHz ( period = 6.075 ns ) ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.667 ns                ;
; N/A   ; 169.23 MHz ( period = 5.909 ns ) ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.303 ns                ;
; N/A   ; 174.34 MHz ( period = 5.736 ns ) ; Vhdl1:inst|DR[8]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.555 ns                ;
; N/A   ; 222.82 MHz ( period = 4.488 ns ) ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.311 ns                ;
; N/A   ; 251.83 MHz ( period = 3.971 ns ) ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.198 ns                ;
; N/A   ; 268.17 MHz ( period = 3.729 ns ) ; Vhdl1:inst|DR[16]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.124 ns                ;
+-------+----------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'UPIN'                                                                                                                                                                            ;
+-------+----------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 97.24 MHz ( period = 10.284 ns ) ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 3.860 ns                ;
; N/A   ; 128.77 MHz ( period = 7.766 ns ) ; Vhdl1:inst|UR[7]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.305 ns                ;
; N/A   ; 130.82 MHz ( period = 7.644 ns ) ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.138 ns                ;
; N/A   ; 133.30 MHz ( period = 7.502 ns ) ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.296 ns                ;
; N/A   ; 133.89 MHz ( period = 7.469 ns ) ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.319 ns                ;
; N/A   ; 138.66 MHz ( period = 7.212 ns ) ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 7.820 ns                ;
; N/A   ; 141.28 MHz ( period = 7.078 ns ) ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.592 ns                ;
; N/A   ; 143.41 MHz ( period = 6.973 ns ) ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.445 ns                ;
; N/A   ; 149.39 MHz ( period = 6.694 ns ) ; Vhdl1:inst|UR[15]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 7.996 ns                ;
; N/A   ; 155.57 MHz ( period = 6.428 ns ) ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 7.911 ns                ;
; N/A   ; 163.27 MHz ( period = 6.125 ns ) ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.558 ns                ;
; N/A   ; 164.37 MHz ( period = 6.084 ns ) ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 7.356 ns                ;
; N/A   ; 165.04 MHz ( period = 6.059 ns ) ; Vhdl1:inst|UR[8]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.162 ns                ;
; N/A   ; 178.67 MHz ( period = 5.597 ns ) ; Vhdl1:inst|UR[16]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.478 ns                ;
; N/A   ; 182.52 MHz ( period = 5.479 ns ) ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 7.267 ns                ;
; N/A   ; 183.32 MHz ( period = 5.455 ns ) ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 7.483 ns                ;
; N/A   ; 196.39 MHz ( period = 5.092 ns ) ; Vhdl1:inst|UR[12]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 7.368 ns                ;
+-------+----------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_IN'                                                                                                                                                                              ;
+------------------------------------------+----------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                 ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[14]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[10]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LADD[0]   ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[10]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[15]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[14]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[6]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[3]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[6]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[3]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[12]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[4]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[8]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[13]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[2]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[7]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[4]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[5]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[11]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[1]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[15]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[2]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[1]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[7]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[9]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[11]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[8]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[12]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[9]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[16]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[16]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[13]    ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[5]     ; Vhdl1:inst|LADD[0] ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 6.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[2]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[2]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[2]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[2]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[6]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[10]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[6]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[10]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[3]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[3]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[6]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[10]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[11]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[11]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[3]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[14]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[15]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[6]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[14]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[15]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[10]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[7]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[11]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[3]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[7]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[14]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[15]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[11]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[7]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[14]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[15]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[7]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[13]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[13]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[13]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[4]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[4]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[13]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[13]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[13]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[4]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[13]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[6]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[4]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[6]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[13]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[10]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[11]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[4]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[10]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[11]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[8]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[4]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[12]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[8]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[6]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[12]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[10]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[11]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[4]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[8]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[8]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[6]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[12]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[14]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[8]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[14]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[10]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[11]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[4]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[8]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[9]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[12]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[7]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[5]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[9]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[8]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[7]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[5]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[14]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[15]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[15]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[8]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[5]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[9]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[14]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[7]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[5]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[5]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[12]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[15]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[9]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[12]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[9]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[9]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[7]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[5]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[1]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[5]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[3]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[1]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[3]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[15]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[16]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|DR[1]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[12]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[16]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 3.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[9]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[5]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|DR[1]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[1]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[3]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[12]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[9]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[16]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[2]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|DR[1]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[1]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[2]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[3]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[16]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|DR[1]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 4.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[2]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[2]   ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[1] ; Vhdl1:inst|UR[16]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[3] ; Vhdl1:inst|UR[16]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[0] ; Vhdl1:inst|UR[16]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LIFTOR[2] ; Vhdl1:inst|UR[16]  ; CLK_IN     ; CLK_IN   ; None                       ; None                       ; 5.417 ns                 ;
+------------------------------------------+----------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ST_CH'                                                                                                                                                                             ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[16]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[16]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[7]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[12]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[15]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[8]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[8]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[2]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[3]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[11]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[15]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[6]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[10]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[7]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[14]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[2]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[13]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[6]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[10]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[13]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[3]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[11]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[14]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[15]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[11]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[4]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[7]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[2]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[6]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[10]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[4]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[9]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[7]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[5]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[8]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[12]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[15]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[6]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[10]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[8]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[14]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[5]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[3]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[1]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[9]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[3]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[11]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[13]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[4]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[14]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[15]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[13]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[1]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[7]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[2]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[12]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|DR[16]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[8]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[12]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[6]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[6]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[10]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[2]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[10]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[11]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[3]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[4]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[11]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[14]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[15]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[8]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[14]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[4]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[7]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[13]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[0]  ; Vhdl1:inst|UR[16]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[5]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[13]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[9]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[7]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[5]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[9]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[15]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[16]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|DR[1]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[12]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[8]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[1]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[12]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[3]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[13]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[6]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[10]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[11]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[4]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[2]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[4]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[13]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[8]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[5]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[14]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[9]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[6]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[9]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[7]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[5]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[3]  ; Vhdl1:inst|UR[16]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[10]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[11]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[4]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[8]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[15]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[16]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[12]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|DR[1]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[12]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[8]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[14]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[1]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[3]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[9]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[7]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[5]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[15]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[5]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[2]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[9]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[12]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[1]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[3]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[16]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|DR[1]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[2]  ; Vhdl1:inst|UR[16]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[2]   ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DIR[1]  ; Vhdl1:inst|UR[16]  ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.902 ns                 ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'DOWNIN'                                                                                                                                                                            ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[16]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[10]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 4.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[14]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[13]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[2]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[9]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[12]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[5]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[6]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 4.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[1]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[4]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[8]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[15]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[3]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[7]   ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|DR[11]  ; Vhdl1:inst|LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.421 ns                 ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'UPIN'                                                                                                                                                                              ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[10]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 4.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[14]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[6]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[16]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[5]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[3]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[7]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[12]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[15]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[1]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[9]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[4]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[13]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[8]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[2]   ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|UR[11]  ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Vhdl1:inst|LADD[0] ; Vhdl1:inst|LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 3.090 ns                 ;
+------------------------------------------+--------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+----------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+----------------------+----------+
; N/A                                     ; None                                                ; 8.320 ns   ; RUN_STOP ; Vhdl1:inst|LIFTOR[2] ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.320 ns   ; RUN_STOP ; Vhdl1:inst|LIFTOR[1] ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.320 ns   ; RUN_STOP ; Vhdl1:inst|LIFTOR[0] ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.293 ns   ; RUN_STOP ; Vhdl1:inst|LIFTOR[3] ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.237 ns   ; RUN_STOP ; Vhdl1:inst|WAI_T[1]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.233 ns   ; RUN_STOP ; Vhdl1:inst|WAI_T[0]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.203 ns   ; RUN_STOP ; Vhdl1:inst|WAI_T[2]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.202 ns   ; RUN_STOP ; Vhdl1:inst|WAI_T[3]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 7.241 ns   ; ST_CH    ; Vhdl1:inst|UR[14]    ; UPIN     ;
; N/A                                     ; None                                                ; 7.024 ns   ; ST_CH    ; Vhdl1:inst|UR[10]    ; UPIN     ;
; N/A                                     ; None                                                ; 6.953 ns   ; ST_CH    ; Vhdl1:inst|UR[12]    ; UPIN     ;
; N/A                                     ; None                                                ; 6.919 ns   ; ST_CH    ; Vhdl1:inst|DR[16]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 6.880 ns   ; UPIN     ; Vhdl1:inst|UR[14]    ; UPIN     ;
; N/A                                     ; None                                                ; 6.781 ns   ; ST_CH    ; Vhdl1:inst|DR[2]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 6.740 ns   ; ST_CH    ; Vhdl1:inst|UR[16]    ; UPIN     ;
; N/A                                     ; None                                                ; 6.717 ns   ; ST_CH    ; Vhdl1:inst|UR[14]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.679 ns   ; ST_CH    ; Vhdl1:inst|UR[16]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.663 ns   ; UPIN     ; Vhdl1:inst|UR[10]    ; UPIN     ;
; N/A                                     ; None                                                ; 6.592 ns   ; UPIN     ; Vhdl1:inst|UR[12]    ; UPIN     ;
; N/A                                     ; None                                                ; 6.429 ns   ; ST_CH    ; Vhdl1:inst|UR[12]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.379 ns   ; UPIN     ; Vhdl1:inst|UR[16]    ; UPIN     ;
; N/A                                     ; None                                                ; 6.356 ns   ; UPIN     ; Vhdl1:inst|UR[14]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.318 ns   ; UPIN     ; Vhdl1:inst|UR[16]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.231 ns   ; ST_CH    ; Vhdl1:inst|DR[8]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 6.225 ns   ; ST_CH    ; Vhdl1:inst|DR[12]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 6.144 ns   ; ST_CH    ; Vhdl1:inst|DR[14]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 6.097 ns   ; DOWNIN   ; Vhdl1:inst|DR[16]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 6.068 ns   ; UPIN     ; Vhdl1:inst|UR[12]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.054 ns   ; ST_CH    ; Vhdl1:inst|UR[2]     ; UPIN     ;
; N/A                                     ; None                                                ; 6.030 ns   ; ST_CH    ; Vhdl1:inst|DR[16]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.993 ns   ; ST_CH    ; Vhdl1:inst|UR[2]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.959 ns   ; DOWNIN   ; Vhdl1:inst|DR[2]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 5.956 ns   ; ST_CH    ; Vhdl1:inst|UR[10]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.892 ns   ; ST_CH    ; Vhdl1:inst|DR[2]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.845 ns   ; ST_CH    ; Vhdl1:inst|UR[4]     ; UPIN     ;
; N/A                                     ; None                                                ; 5.838 ns   ; ST_CH    ; Vhdl1:inst|DR[8]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.832 ns   ; ST_CH    ; Vhdl1:inst|DR[12]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.829 ns   ; ST_CH    ; Vhdl1:inst|DR[14]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.821 ns   ; ST_CH    ; Vhdl1:inst|DR[10]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 5.807 ns   ; CLOSE    ; Vhdl1:inst|WAI_T[1]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.803 ns   ; CLOSE    ; Vhdl1:inst|WAI_T[0]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.783 ns   ; ST_CH    ; Vhdl1:inst|DR[4]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 5.773 ns   ; CLOSE    ; Vhdl1:inst|WAI_T[2]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.772 ns   ; CLOSE    ; Vhdl1:inst|WAI_T[3]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.771 ns   ; ST_CH    ; Vhdl1:inst|UR[6]     ; UPIN     ;
; N/A                                     ; None                                                ; 5.693 ns   ; UPIN     ; Vhdl1:inst|UR[2]     ; UPIN     ;
; N/A                                     ; None                                                ; 5.632 ns   ; UPIN     ; Vhdl1:inst|UR[2]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.613 ns   ; ST_CH    ; Vhdl1:inst|UR[4]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.595 ns   ; UPIN     ; Vhdl1:inst|UR[10]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.516 ns   ; ST_CH    ; Vhdl1:inst|DR[12]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.484 ns   ; UPIN     ; Vhdl1:inst|UR[4]     ; UPIN     ;
; N/A                                     ; None                                                ; 5.474 ns   ; RUN_STOP ; Vhdl1:inst|LAMP      ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.457 ns   ; ST_CH    ; Vhdl1:inst|UR[2]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.449 ns   ; ST_CH    ; Vhdl1:inst|UR[8]     ; UPIN     ;
; N/A                                     ; None                                                ; 5.432 ns   ; DELAY    ; Vhdl1:inst|WAI_T[3]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.432 ns   ; DELAY    ; Vhdl1:inst|WAI_T[1]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.431 ns   ; DELAY    ; Vhdl1:inst|WAI_T[2]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.410 ns   ; UPIN     ; Vhdl1:inst|UR[6]     ; UPIN     ;
; N/A                                     ; None                                                ; 5.409 ns   ; DOWNIN   ; Vhdl1:inst|DR[8]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 5.403 ns   ; DOWNIN   ; Vhdl1:inst|DR[12]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 5.390 ns   ; ST_CH    ; Vhdl1:inst|DR[4]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.322 ns   ; DOWNIN   ; Vhdl1:inst|DR[14]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 5.312 ns   ; ST_CH    ; Vhdl1:inst|UR[8]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.255 ns   ; ST_CH    ; Vhdl1:inst|DR[14]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.252 ns   ; UPIN     ; Vhdl1:inst|UR[4]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.244 ns   ; ST_CH    ; Vhdl1:inst|DR[6]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 5.208 ns   ; DOWNIN   ; Vhdl1:inst|DR[16]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.154 ns   ; ST_CH    ; Vhdl1:inst|DR[4]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.096 ns   ; UPIN     ; Vhdl1:inst|UR[2]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.088 ns   ; UPIN     ; Vhdl1:inst|UR[8]     ; UPIN     ;
; N/A                                     ; None                                                ; 5.070 ns   ; DOWNIN   ; Vhdl1:inst|DR[2]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.022 ns   ; ST_CH    ; Vhdl1:inst|UR[14]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.016 ns   ; DOWNIN   ; Vhdl1:inst|DR[8]     ; ST_CH    ;
; N/A                                     ; None                                                ; 5.010 ns   ; DOWNIN   ; Vhdl1:inst|DR[12]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.007 ns   ; DOWNIN   ; Vhdl1:inst|DR[14]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.999 ns   ; DOWNIN   ; Vhdl1:inst|DR[10]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 4.993 ns   ; ST_CH    ; Vhdl1:inst|DR[8]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.965 ns   ; ST_CH    ; Vhdl1:inst|UR[10]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.961 ns   ; DOWNIN   ; Vhdl1:inst|DR[4]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 4.961 ns   ; ST_CH    ; Vhdl1:inst|UR[8]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.951 ns   ; UPIN     ; Vhdl1:inst|UR[8]     ; ST_CH    ;
; N/A                                     ; None                                                ; 4.932 ns   ; ST_CH    ; Vhdl1:inst|DR[10]    ; ST_CH    ;
; N/A                                     ; None                                                ; 4.852 ns   ; ST_CH    ; Vhdl1:inst|DR[6]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.825 ns   ; ST_CH    ; Vhdl1:inst|DR[10]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.714 ns   ; ST_CH    ; Vhdl1:inst|DR[6]     ; ST_CH    ;
; N/A                                     ; None                                                ; 4.703 ns   ; ST_CH    ; Vhdl1:inst|UR[6]     ; ST_CH    ;
; N/A                                     ; None                                                ; 4.694 ns   ; DOWNIN   ; Vhdl1:inst|DR[12]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.687 ns   ; ST_CH    ; Vhdl1:inst|UR[4]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.661 ns   ; UPIN     ; Vhdl1:inst|UR[14]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.604 ns   ; UPIN     ; Vhdl1:inst|UR[10]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.600 ns   ; UPIN     ; Vhdl1:inst|UR[8]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.590 ns   ; ST_CH    ; Vhdl1:inst|UR[6]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.568 ns   ; DOWNIN   ; Vhdl1:inst|DR[4]     ; ST_CH    ;
; N/A                                     ; None                                                ; 4.561 ns   ; ST_CH    ; Vhdl1:inst|UR[12]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.476 ns   ; ST_CH    ; Vhdl1:inst|DR[2]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.433 ns   ; DOWNIN   ; Vhdl1:inst|DR[14]    ; ST_CH    ;
; N/A                                     ; None                                                ; 4.422 ns   ; DOWNIN   ; Vhdl1:inst|DR[6]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 4.404 ns   ; DELAY    ; Vhdl1:inst|WAI_T[0]  ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.342 ns   ; UPIN     ; Vhdl1:inst|UR[6]     ; ST_CH    ;
; N/A                                     ; None                                                ; 4.332 ns   ; DOWNIN   ; Vhdl1:inst|DR[4]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.326 ns   ; UPIN     ; Vhdl1:inst|UR[4]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.229 ns   ; UPIN     ; Vhdl1:inst|UR[6]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.200 ns   ; UPIN     ; Vhdl1:inst|UR[12]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.171 ns   ; DOWNIN   ; Vhdl1:inst|DR[8]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.110 ns   ; DOWNIN   ; Vhdl1:inst|DR[10]    ; ST_CH    ;
; N/A                                     ; None                                                ; 4.030 ns   ; DOWNIN   ; Vhdl1:inst|DR[6]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.006 ns   ; ST_CH    ; Vhdl1:inst|UR[16]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.003 ns   ; DOWNIN   ; Vhdl1:inst|DR[10]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 3.892 ns   ; DOWNIN   ; Vhdl1:inst|DR[6]     ; ST_CH    ;
; N/A                                     ; None                                                ; 3.654 ns   ; DOWNIN   ; Vhdl1:inst|DR[2]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 3.645 ns   ; UPIN     ; Vhdl1:inst|UR[16]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.795 ns   ; ST_CH    ; Vhdl1:inst|DR[16]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.360 ns   ; ST_CH    ; Vhdl1:inst|UR[1]     ; UPIN     ;
; N/A                                     ; None                                                ; 2.216 ns   ; ST_CH    ; Vhdl1:inst|UR[7]     ; UPIN     ;
; N/A                                     ; None                                                ; 2.213 ns   ; DOWNIN   ; Vhdl1:inst|DR[9]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 2.151 ns   ; ST_CH    ; Vhdl1:inst|UR[3]     ; UPIN     ;
; N/A                                     ; None                                                ; 2.145 ns   ; ST_CH    ; Vhdl1:inst|UR[9]     ; UPIN     ;
; N/A                                     ; None                                                ; 2.080 ns   ; ST_CH    ; Vhdl1:inst|DR[9]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.973 ns   ; DOWNIN   ; Vhdl1:inst|DR[16]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.943 ns   ; UPIN     ; Vhdl1:inst|UR[1]     ; UPIN     ;
; N/A                                     ; None                                                ; 1.930 ns   ; ST_CH    ; Vhdl1:inst|UR[5]     ; UPIN     ;
; N/A                                     ; None                                                ; 1.847 ns   ; DOWNIN   ; Vhdl1:inst|DR[1]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.799 ns   ; UPIN     ; Vhdl1:inst|UR[7]     ; UPIN     ;
; N/A                                     ; None                                                ; 1.750 ns   ; ST_CH    ; Vhdl1:inst|UR[7]     ; ST_CH    ;
; N/A                                     ; None                                                ; 1.734 ns   ; UPIN     ; Vhdl1:inst|UR[3]     ; UPIN     ;
; N/A                                     ; None                                                ; 1.728 ns   ; UPIN     ; Vhdl1:inst|UR[9]     ; UPIN     ;
; N/A                                     ; None                                                ; 1.714 ns   ; ST_CH    ; Vhdl1:inst|DR[1]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.685 ns   ; ST_CH    ; Vhdl1:inst|UR[3]     ; ST_CH    ;
; N/A                                     ; None                                                ; 1.633 ns   ; ST_CH    ; Vhdl1:inst|UR[15]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.513 ns   ; UPIN     ; Vhdl1:inst|UR[5]     ; UPIN     ;
; N/A                                     ; None                                                ; 1.333 ns   ; UPIN     ; Vhdl1:inst|UR[7]     ; ST_CH    ;
; N/A                                     ; None                                                ; 1.268 ns   ; UPIN     ; Vhdl1:inst|UR[3]     ; ST_CH    ;
; N/A                                     ; None                                                ; 1.258 ns   ; DOWNIN   ; Vhdl1:inst|DR[5]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.216 ns   ; UPIN     ; Vhdl1:inst|UR[15]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.141 ns   ; ST_CH    ; Vhdl1:inst|UR[11]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.125 ns   ; ST_CH    ; Vhdl1:inst|DR[5]     ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.109 ns   ; ST_CH    ; Vhdl1:inst|UR[15]    ; ST_CH    ;
; N/A                                     ; None                                                ; 1.040 ns   ; ST_CH    ; Vhdl1:inst|UR[1]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.942 ns   ; DOWNIN   ; Vhdl1:inst|DR[9]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.870 ns   ; ST_CH    ; Vhdl1:inst|UR[3]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.860 ns   ; DOWNIN   ; Vhdl1:inst|DR[15]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.860 ns   ; ST_CH    ; Vhdl1:inst|UR[1]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.825 ns   ; ST_CH    ; Vhdl1:inst|UR[9]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.809 ns   ; ST_CH    ; Vhdl1:inst|DR[9]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.763 ns   ; DOWNIN   ; Vhdl1:inst|DR[13]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 0.727 ns   ; ST_CH    ; Vhdl1:inst|DR[15]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.724 ns   ; UPIN     ; Vhdl1:inst|UR[11]    ; UPIN     ;
; N/A                                     ; None                                                ; 0.708 ns   ; DOWNIN   ; Vhdl1:inst|DR[11]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.692 ns   ; UPIN     ; Vhdl1:inst|UR[15]    ; ST_CH    ;
; N/A                                     ; None                                                ; 0.675 ns   ; ST_CH    ; Vhdl1:inst|UR[11]    ; ST_CH    ;
; N/A                                     ; None                                                ; 0.630 ns   ; ST_CH    ; Vhdl1:inst|DR[13]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 0.623 ns   ; UPIN     ; Vhdl1:inst|UR[1]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.610 ns   ; ST_CH    ; Vhdl1:inst|UR[5]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.576 ns   ; DOWNIN   ; Vhdl1:inst|DR[1]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.575 ns   ; ST_CH    ; Vhdl1:inst|DR[11]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.569 ns   ; DOWNIN   ; Vhdl1:inst|DR[15]    ; ST_CH    ;
; N/A                                     ; None                                                ; 0.511 ns   ; DOWNIN   ; Vhdl1:inst|DR[1]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.453 ns   ; UPIN     ; Vhdl1:inst|UR[3]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.443 ns   ; UPIN     ; Vhdl1:inst|UR[1]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.443 ns   ; ST_CH    ; Vhdl1:inst|DR[1]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.440 ns   ; DOWNIN   ; Vhdl1:inst|DR[11]    ; ST_CH    ;
; N/A                                     ; None                                                ; 0.436 ns   ; DOWNIN   ; Vhdl1:inst|DR[15]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 0.436 ns   ; ST_CH    ; Vhdl1:inst|DR[15]    ; ST_CH    ;
; N/A                                     ; None                                                ; 0.408 ns   ; UPIN     ; Vhdl1:inst|UR[9]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.400 ns   ; ST_CH    ; Vhdl1:inst|UR[9]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.378 ns   ; ST_CH    ; Vhdl1:inst|DR[1]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.307 ns   ; DOWNIN   ; Vhdl1:inst|DR[11]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 0.307 ns   ; ST_CH    ; Vhdl1:inst|DR[11]    ; ST_CH    ;
; N/A                                     ; None                                                ; 0.303 ns   ; ST_CH    ; Vhdl1:inst|DR[15]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 0.292 ns   ; DOWNIN   ; Vhdl1:inst|DR[9]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.289 ns   ; ST_CH    ; Vhdl1:inst|UR[13]    ; UPIN     ;
; N/A                                     ; None                                                ; 0.258 ns   ; UPIN     ; Vhdl1:inst|UR[11]    ; ST_CH    ;
; N/A                                     ; None                                                ; 0.212 ns   ; DOWNIN   ; Vhdl1:inst|DR[3]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.193 ns   ; UPIN     ; Vhdl1:inst|UR[5]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.174 ns   ; ST_CH    ; Vhdl1:inst|DR[11]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 0.159 ns   ; ST_CH    ; Vhdl1:inst|DR[9]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.134 ns   ; ST_CH    ; Vhdl1:inst|UR[11]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.079 ns   ; ST_CH    ; Vhdl1:inst|DR[3]     ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.062 ns   ; DOWNIN   ; Vhdl1:inst|DR[7]     ; ST_CH    ;
; N/A                                     ; None                                                ; 0.006 ns   ; DOWNIN   ; Vhdl1:inst|DR[3]     ; ST_CH    ;
; N/A                                     ; None                                                ; -0.013 ns  ; DOWNIN   ; Vhdl1:inst|DR[5]     ; ST_CH    ;
; N/A                                     ; None                                                ; -0.017 ns  ; UPIN     ; Vhdl1:inst|UR[9]     ; CLK_IN   ;
; N/A                                     ; None                                                ; -0.044 ns  ; ST_CH    ; Vhdl1:inst|UR[7]     ; CLK_IN   ;
; N/A                                     ; None                                                ; -0.071 ns  ; DOWNIN   ; Vhdl1:inst|DR[7]     ; DOWNIN   ;
; N/A                                     ; None                                                ; -0.071 ns  ; ST_CH    ; Vhdl1:inst|DR[7]     ; ST_CH    ;
; N/A                                     ; None                                                ; -0.111 ns  ; DOWNIN   ; Vhdl1:inst|DR[7]     ; CLK_IN   ;
; N/A                                     ; None                                                ; -0.127 ns  ; DOWNIN   ; Vhdl1:inst|DR[3]     ; DOWNIN   ;
; N/A                                     ; None                                                ; -0.127 ns  ; ST_CH    ; Vhdl1:inst|DR[3]     ; ST_CH    ;
; N/A                                     ; None                                                ; -0.128 ns  ; UPIN     ; Vhdl1:inst|UR[13]    ; UPIN     ;
; N/A                                     ; None                                                ; -0.138 ns  ; ST_CH    ; Vhdl1:inst|UR[15]    ; CLK_IN   ;
; N/A                                     ; None                                                ; -0.146 ns  ; ST_CH    ; Vhdl1:inst|DR[5]     ; ST_CH    ;
; N/A                                     ; None                                                ; -0.204 ns  ; ST_CH    ; Vhdl1:inst|DR[7]     ; DOWNIN   ;
; N/A                                     ; None                                                ; -0.219 ns  ; ST_CH    ; Vhdl1:inst|UR[5]     ; CLK_IN   ;
; N/A                                     ; None                                                ; -0.235 ns  ; ST_CH    ; Vhdl1:inst|UR[13]    ; ST_CH    ;
; N/A                                     ; None                                                ; -0.244 ns  ; ST_CH    ; Vhdl1:inst|DR[7]     ; CLK_IN   ;
; N/A                                     ; None                                                ; -0.260 ns  ; ST_CH    ; Vhdl1:inst|DR[3]     ; DOWNIN   ;
; N/A                                     ; None                                                ; -0.283 ns  ; UPIN     ; Vhdl1:inst|UR[11]    ; CLK_IN   ;
; N/A                                     ; None                                                ; -0.461 ns  ; UPIN     ; Vhdl1:inst|UR[7]     ; CLK_IN   ;
; N/A                                     ; None                                                ; -0.508 ns  ; DOWNIN   ; Vhdl1:inst|DR[13]    ; ST_CH    ;
; N/A                                     ; None                                                ; -0.555 ns  ; UPIN     ; Vhdl1:inst|UR[15]    ; CLK_IN   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                      ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+----------------------+----------+


+-------------------------------------------------------------------------------------+
; tco                                                                                 ;
+-------+--------------+------------+----------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To          ; From Clock ;
+-------+--------------+------------+----------------------+-------------+------------+
; N/A   ; None         ; 13.020 ns  ; Vhdl1:inst|DIR[0]    ; DIRECT[3]   ; ST_CH      ;
; N/A   ; None         ; 13.001 ns  ; Vhdl1:inst|DIR[2]    ; DIRECT[3]   ; ST_CH      ;
; N/A   ; None         ; 12.887 ns  ; Vhdl1:inst|DIR[1]    ; DIRECT[2]   ; ST_CH      ;
; N/A   ; None         ; 12.643 ns  ; Vhdl1:inst|DIR[1]    ; DIRECT[3]   ; ST_CH      ;
; N/A   ; None         ; 12.626 ns  ; Vhdl1:inst|DIR[0]    ; DIRECT[2]   ; ST_CH      ;
; N/A   ; None         ; 11.910 ns  ; Vhdl1:inst|DIR[2]    ; DIRECT[2]   ; ST_CH      ;
; N/A   ; None         ; 11.824 ns  ; Vhdl1:inst|LIFTOR[2] ; ST_OUT[3]   ; CLK_IN     ;
; N/A   ; None         ; 11.701 ns  ; Vhdl1:inst|DIR[3]    ; DIRECT[3]   ; ST_CH      ;
; N/A   ; None         ; 11.640 ns  ; Vhdl1:inst|LIFTOR[0] ; ST_OUT[3]   ; CLK_IN     ;
; N/A   ; None         ; 11.498 ns  ; Vhdl1:inst|LIFTOR[3] ; ST_OUT[3]   ; CLK_IN     ;
; N/A   ; None         ; 11.427 ns  ; Vhdl1:inst|LIFTOR[1] ; ST_OUT[3]   ; CLK_IN     ;
; N/A   ; None         ; 11.171 ns  ; Vhdl1:inst|LIFTOR[1] ; ST_OUT[1]   ; CLK_IN     ;
; N/A   ; None         ; 11.109 ns  ; Vhdl1:inst|DIR[0]    ; DIRECT[1]   ; ST_CH      ;
; N/A   ; None         ; 10.953 ns  ; Vhdl1:inst|LIFTOR[0] ; ST_OUT[1]   ; CLK_IN     ;
; N/A   ; None         ; 10.840 ns  ; Vhdl1:inst|DIR[0]    ; DIRECT[0]   ; ST_CH      ;
; N/A   ; None         ; 10.754 ns  ; Vhdl1:inst|WAI_T[0]  ; RUN_WAIT[0] ; CLK_IN     ;
; N/A   ; None         ; 10.268 ns  ; Vhdl1:inst|DIR[1]    ; DIRECT[1]   ; ST_CH      ;
; N/A   ; None         ; 10.038 ns  ; Vhdl1:inst|WAI_T[1]  ; RUN_WAIT[1] ; CLK_IN     ;
; N/A   ; None         ; 9.899 ns   ; Vhdl1:inst|LIFTOR[0] ; ST_OUT[0]   ; CLK_IN     ;
; N/A   ; None         ; 9.740 ns   ; Vhdl1:inst|LIFTOR[0] ; ST_OUT[2]   ; CLK_IN     ;
; N/A   ; None         ; 9.706 ns   ; Vhdl1:inst|LAMP      ; LAMP        ; CLK_IN     ;
; N/A   ; None         ; 9.701 ns   ; Vhdl1:inst|LIFTOR[1] ; ST_OUT[2]   ; CLK_IN     ;
; N/A   ; None         ; 9.621 ns   ; Vhdl1:inst|WAI_T[2]  ; RUN_WAIT[2] ; CLK_IN     ;
; N/A   ; None         ; 9.500 ns   ; Vhdl1:inst|LIFTOR[2] ; ST_OUT[2]   ; CLK_IN     ;
; N/A   ; None         ; 9.299 ns   ; Vhdl1:inst|WAI_T[3]  ; RUN_WAIT[3] ; CLK_IN     ;
+-------+--------------+------------+----------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------+----------+
; N/A                                     ; None                                                ; 9.682 ns  ; ST_CH    ; Vhdl1:inst|DR[3]    ; ST_CH    ;
; N/A                                     ; None                                                ; 9.549 ns  ; DOWNIN   ; Vhdl1:inst|DR[3]    ; ST_CH    ;
; N/A                                     ; None                                                ; 9.530 ns  ; ST_CH    ; Vhdl1:inst|DR[11]   ; ST_CH    ;
; N/A                                     ; None                                                ; 9.440 ns  ; ST_CH    ; Vhdl1:inst|DR[15]   ; ST_CH    ;
; N/A                                     ; None                                                ; 9.397 ns  ; DOWNIN   ; Vhdl1:inst|DR[11]   ; ST_CH    ;
; N/A                                     ; None                                                ; 9.313 ns  ; ST_CH    ; Vhdl1:inst|DR[7]    ; ST_CH    ;
; N/A                                     ; None                                                ; 9.307 ns  ; DOWNIN   ; Vhdl1:inst|DR[15]   ; ST_CH    ;
; N/A                                     ; None                                                ; 9.180 ns  ; DOWNIN   ; Vhdl1:inst|DR[7]    ; ST_CH    ;
; N/A                                     ; None                                                ; 8.903 ns  ; UPIN     ; Vhdl1:inst|UR[13]   ; ST_CH    ;
; N/A                                     ; None                                                ; 8.670 ns  ; ST_CH    ; Vhdl1:inst|DR[3]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.537 ns  ; DOWNIN   ; Vhdl1:inst|DR[3]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.518 ns  ; ST_CH    ; Vhdl1:inst|DR[11]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.486 ns  ; ST_CH    ; Vhdl1:inst|UR[13]   ; ST_CH    ;
; N/A                                     ; None                                                ; 8.428 ns  ; ST_CH    ; Vhdl1:inst|DR[15]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.385 ns  ; DOWNIN   ; Vhdl1:inst|DR[11]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.364 ns  ; ST_CH    ; Vhdl1:inst|DR[13]   ; ST_CH    ;
; N/A                                     ; None                                                ; 8.301 ns  ; ST_CH    ; Vhdl1:inst|DR[7]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.295 ns  ; DOWNIN   ; Vhdl1:inst|DR[15]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.231 ns  ; DOWNIN   ; Vhdl1:inst|DR[13]   ; ST_CH    ;
; N/A                                     ; None                                                ; 8.168 ns  ; DOWNIN   ; Vhdl1:inst|DR[7]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 8.167 ns  ; UPIN     ; Vhdl1:inst|UR[11]   ; ST_CH    ;
; N/A                                     ; None                                                ; 7.836 ns  ; UPIN     ; Vhdl1:inst|UR[13]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 7.750 ns  ; ST_CH    ; Vhdl1:inst|UR[11]   ; ST_CH    ;
; N/A                                     ; None                                                ; 7.705 ns  ; UPIN     ; Vhdl1:inst|UR[9]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.683 ns  ; UPIN     ; Vhdl1:inst|UR[7]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.681 ns  ; UPIN     ; Vhdl1:inst|UR[5]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.580 ns  ; UPIN     ; Vhdl1:inst|UR[15]   ; ST_CH    ;
; N/A                                     ; None                                                ; 7.419 ns  ; ST_CH    ; Vhdl1:inst|UR[13]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 7.352 ns  ; ST_CH    ; Vhdl1:inst|DR[13]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 7.302 ns  ; ST_CH    ; Vhdl1:inst|DR[5]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.294 ns  ; UPIN     ; Vhdl1:inst|UR[1]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.288 ns  ; ST_CH    ; Vhdl1:inst|UR[9]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.266 ns  ; ST_CH    ; Vhdl1:inst|UR[7]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.264 ns  ; ST_CH    ; Vhdl1:inst|UR[5]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.256 ns  ; UPIN     ; Vhdl1:inst|UR[3]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.219 ns  ; DOWNIN   ; Vhdl1:inst|DR[13]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 7.169 ns  ; DOWNIN   ; Vhdl1:inst|DR[5]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.163 ns  ; ST_CH    ; Vhdl1:inst|DR[9]    ; ST_CH    ;
; N/A                                     ; None                                                ; 7.163 ns  ; ST_CH    ; Vhdl1:inst|UR[15]   ; ST_CH    ;
; N/A                                     ; None                                                ; 7.100 ns  ; UPIN     ; Vhdl1:inst|UR[11]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 7.030 ns  ; DOWNIN   ; Vhdl1:inst|DR[9]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.951 ns  ; ST_CH    ; Vhdl1:inst|DR[1]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.877 ns  ; ST_CH    ; Vhdl1:inst|UR[1]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.839 ns  ; ST_CH    ; Vhdl1:inst|UR[3]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.818 ns  ; DOWNIN   ; Vhdl1:inst|DR[1]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.683 ns  ; ST_CH    ; Vhdl1:inst|UR[11]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.638 ns  ; UPIN     ; Vhdl1:inst|UR[9]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.616 ns  ; UPIN     ; Vhdl1:inst|UR[7]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.614 ns  ; UPIN     ; Vhdl1:inst|UR[5]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.513 ns  ; UPIN     ; Vhdl1:inst|UR[15]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.290 ns  ; ST_CH    ; Vhdl1:inst|DR[5]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.227 ns  ; UPIN     ; Vhdl1:inst|UR[1]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.221 ns  ; ST_CH    ; Vhdl1:inst|UR[9]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.199 ns  ; ST_CH    ; Vhdl1:inst|UR[7]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.197 ns  ; ST_CH    ; Vhdl1:inst|UR[5]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.189 ns  ; UPIN     ; Vhdl1:inst|UR[3]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.157 ns  ; DOWNIN   ; Vhdl1:inst|DR[5]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.151 ns  ; ST_CH    ; Vhdl1:inst|DR[9]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.096 ns  ; ST_CH    ; Vhdl1:inst|UR[15]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 6.048 ns  ; DOWNIN   ; Vhdl1:inst|DR[2]    ; ST_CH    ;
; N/A                                     ; None                                                ; 6.018 ns  ; DOWNIN   ; Vhdl1:inst|DR[9]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.939 ns  ; ST_CH    ; Vhdl1:inst|DR[1]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.810 ns  ; ST_CH    ; Vhdl1:inst|UR[1]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.806 ns  ; DOWNIN   ; Vhdl1:inst|DR[1]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.772 ns  ; ST_CH    ; Vhdl1:inst|UR[3]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 5.637 ns  ; DOWNIN   ; Vhdl1:inst|DR[6]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.599 ns  ; DOWNIN   ; Vhdl1:inst|DR[10]   ; ST_CH    ;
; N/A                                     ; None                                                ; 5.282 ns  ; DOWNIN   ; Vhdl1:inst|DR[14]   ; ST_CH    ;
; N/A                                     ; None                                                ; 5.226 ns  ; ST_CH    ; Vhdl1:inst|DR[2]    ; ST_CH    ;
; N/A                                     ; None                                                ; 5.036 ns  ; DOWNIN   ; Vhdl1:inst|DR[2]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.815 ns  ; ST_CH    ; Vhdl1:inst|DR[6]    ; ST_CH    ;
; N/A                                     ; None                                                ; 4.777 ns  ; ST_CH    ; Vhdl1:inst|DR[10]   ; ST_CH    ;
; N/A                                     ; None                                                ; 4.625 ns  ; DOWNIN   ; Vhdl1:inst|DR[6]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.587 ns  ; DOWNIN   ; Vhdl1:inst|DR[10]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.460 ns  ; ST_CH    ; Vhdl1:inst|DR[14]   ; ST_CH    ;
; N/A                                     ; None                                                ; 4.270 ns  ; DOWNIN   ; Vhdl1:inst|DR[14]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 4.262 ns  ; DOWNIN   ; Vhdl1:inst|DR[4]    ; ST_CH    ;
; N/A                                     ; None                                                ; 4.214 ns  ; ST_CH    ; Vhdl1:inst|DR[2]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 3.803 ns  ; ST_CH    ; Vhdl1:inst|DR[6]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 3.765 ns  ; UPIN     ; Vhdl1:inst|UR[6]    ; ST_CH    ;
; N/A                                     ; None                                                ; 3.765 ns  ; ST_CH    ; Vhdl1:inst|DR[10]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 3.755 ns  ; DOWNIN   ; Vhdl1:inst|DR[8]    ; ST_CH    ;
; N/A                                     ; None                                                ; 3.717 ns  ; DOWNIN   ; Vhdl1:inst|DR[12]   ; ST_CH    ;
; N/A                                     ; None                                                ; 3.667 ns  ; UPIN     ; Vhdl1:inst|UR[10]   ; ST_CH    ;
; N/A                                     ; None                                                ; 3.649 ns  ; UPIN     ; Vhdl1:inst|UR[4]    ; ST_CH    ;
; N/A                                     ; None                                                ; 3.448 ns  ; ST_CH    ; Vhdl1:inst|DR[14]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 3.440 ns  ; ST_CH    ; Vhdl1:inst|DR[4]    ; ST_CH    ;
; N/A                                     ; None                                                ; 3.404 ns  ; ST_CH    ; Vhdl1:inst|UR[6]    ; ST_CH    ;
; N/A                                     ; None                                                ; 3.383 ns  ; UPIN     ; Vhdl1:inst|UR[8]    ; ST_CH    ;
; N/A                                     ; None                                                ; 3.347 ns  ; UPIN     ; Vhdl1:inst|UR[14]   ; ST_CH    ;
; N/A                                     ; None                                                ; 3.306 ns  ; ST_CH    ; Vhdl1:inst|UR[10]   ; ST_CH    ;
; N/A                                     ; None                                                ; 3.288 ns  ; ST_CH    ; Vhdl1:inst|UR[4]    ; ST_CH    ;
; N/A                                     ; None                                                ; 3.250 ns  ; DOWNIN   ; Vhdl1:inst|DR[4]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 3.022 ns  ; ST_CH    ; Vhdl1:inst|UR[8]    ; ST_CH    ;
; N/A                                     ; None                                                ; 2.986 ns  ; ST_CH    ; Vhdl1:inst|UR[14]   ; ST_CH    ;
; N/A                                     ; None                                                ; 2.933 ns  ; ST_CH    ; Vhdl1:inst|DR[8]    ; ST_CH    ;
; N/A                                     ; None                                                ; 2.895 ns  ; ST_CH    ; Vhdl1:inst|DR[12]   ; ST_CH    ;
; N/A                                     ; None                                                ; 2.857 ns  ; UPIN     ; Vhdl1:inst|UR[12]   ; ST_CH    ;
; N/A                                     ; None                                                ; 2.812 ns  ; DOWNIN   ; Vhdl1:inst|DR[16]   ; ST_CH    ;
; N/A                                     ; None                                                ; 2.743 ns  ; DOWNIN   ; Vhdl1:inst|DR[8]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.705 ns  ; DOWNIN   ; Vhdl1:inst|DR[12]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.698 ns  ; UPIN     ; Vhdl1:inst|UR[6]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.654 ns  ; ST_CH    ; Vhdl1:inst|DR[13]   ; DOWNIN   ;
; N/A                                     ; None                                                ; 2.600 ns  ; UPIN     ; Vhdl1:inst|UR[10]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.582 ns  ; UPIN     ; Vhdl1:inst|UR[4]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.521 ns  ; DOWNIN   ; Vhdl1:inst|DR[13]   ; DOWNIN   ;
; N/A                                     ; None                                                ; 2.496 ns  ; ST_CH    ; Vhdl1:inst|UR[12]   ; ST_CH    ;
; N/A                                     ; None                                                ; 2.460 ns  ; UPIN     ; Vhdl1:inst|UR[13]   ; UPIN     ;
; N/A                                     ; None                                                ; 2.429 ns  ; UPIN     ; Vhdl1:inst|UR[2]    ; ST_CH    ;
; N/A                                     ; None                                                ; 2.428 ns  ; ST_CH    ; Vhdl1:inst|DR[4]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.337 ns  ; ST_CH    ; Vhdl1:inst|UR[6]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.316 ns  ; UPIN     ; Vhdl1:inst|UR[8]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.280 ns  ; UPIN     ; Vhdl1:inst|UR[14]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.239 ns  ; ST_CH    ; Vhdl1:inst|UR[10]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.221 ns  ; ST_CH    ; Vhdl1:inst|UR[4]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 2.176 ns  ; UPIN     ; Vhdl1:inst|UR[11]   ; UPIN     ;
; N/A                                     ; None                                                ; 2.144 ns  ; ST_CH    ; Vhdl1:inst|DR[3]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 2.068 ns  ; ST_CH    ; Vhdl1:inst|UR[2]    ; ST_CH    ;
; N/A                                     ; None                                                ; 2.043 ns  ; ST_CH    ; Vhdl1:inst|UR[13]   ; UPIN     ;
; N/A                                     ; None                                                ; 2.011 ns  ; DOWNIN   ; Vhdl1:inst|DR[3]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.992 ns  ; ST_CH    ; Vhdl1:inst|DR[11]   ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.990 ns  ; ST_CH    ; Vhdl1:inst|DR[16]   ; ST_CH    ;
; N/A                                     ; None                                                ; 1.981 ns  ; UPIN     ; Vhdl1:inst|UR[16]   ; ST_CH    ;
; N/A                                     ; None                                                ; 1.955 ns  ; ST_CH    ; Vhdl1:inst|UR[8]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.921 ns  ; ST_CH    ; Vhdl1:inst|DR[8]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.919 ns  ; ST_CH    ; Vhdl1:inst|UR[14]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.902 ns  ; ST_CH    ; Vhdl1:inst|DR[15]   ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.883 ns  ; ST_CH    ; Vhdl1:inst|DR[12]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.859 ns  ; DOWNIN   ; Vhdl1:inst|DR[11]   ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.800 ns  ; DOWNIN   ; Vhdl1:inst|DR[16]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.790 ns  ; UPIN     ; Vhdl1:inst|UR[12]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.775 ns  ; ST_CH    ; Vhdl1:inst|DR[7]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.769 ns  ; DOWNIN   ; Vhdl1:inst|DR[15]   ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.759 ns  ; ST_CH    ; Vhdl1:inst|UR[11]   ; UPIN     ;
; N/A                                     ; None                                                ; 1.714 ns  ; UPIN     ; Vhdl1:inst|UR[9]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.692 ns  ; UPIN     ; Vhdl1:inst|UR[7]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.690 ns  ; UPIN     ; Vhdl1:inst|UR[5]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.642 ns  ; DOWNIN   ; Vhdl1:inst|DR[7]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.620 ns  ; ST_CH    ; Vhdl1:inst|UR[16]   ; ST_CH    ;
; N/A                                     ; None                                                ; 1.528 ns  ; ST_CH    ; Vhdl1:inst|DR[5]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.453 ns  ; ST_CH    ; Vhdl1:inst|DR[9]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.429 ns  ; ST_CH    ; Vhdl1:inst|UR[12]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.395 ns  ; DOWNIN   ; Vhdl1:inst|DR[5]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.362 ns  ; UPIN     ; Vhdl1:inst|UR[2]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 1.320 ns  ; DOWNIN   ; Vhdl1:inst|DR[9]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.303 ns  ; UPIN     ; Vhdl1:inst|UR[1]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.297 ns  ; ST_CH    ; Vhdl1:inst|UR[9]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.275 ns  ; ST_CH    ; Vhdl1:inst|UR[7]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.273 ns  ; ST_CH    ; Vhdl1:inst|UR[5]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.265 ns  ; UPIN     ; Vhdl1:inst|UR[3]    ; UPIN     ;
; N/A                                     ; None                                                ; 1.174 ns  ; ST_CH    ; Vhdl1:inst|DR[1]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.138 ns  ; UPIN     ; Vhdl1:inst|UR[15]   ; UPIN     ;
; N/A                                     ; None                                                ; 1.041 ns  ; DOWNIN   ; Vhdl1:inst|DR[1]    ; DOWNIN   ;
; N/A                                     ; None                                                ; 1.001 ns  ; ST_CH    ; Vhdl1:inst|UR[2]    ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.978 ns  ; ST_CH    ; Vhdl1:inst|DR[16]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.914 ns  ; UPIN     ; Vhdl1:inst|UR[16]   ; CLK_IN   ;
; N/A                                     ; None                                                ; 0.886 ns  ; ST_CH    ; Vhdl1:inst|UR[1]    ; UPIN     ;
; N/A                                     ; None                                                ; 0.848 ns  ; ST_CH    ; Vhdl1:inst|UR[3]    ; UPIN     ;
; N/A                                     ; None                                                ; 0.721 ns  ; ST_CH    ; Vhdl1:inst|UR[15]   ; UPIN     ;
; N/A                                     ; None                                                ; 0.553 ns  ; ST_CH    ; Vhdl1:inst|UR[16]   ; CLK_IN   ;
; N/A                                     ; None                                                ; -1.490 ns ; DOWNIN   ; Vhdl1:inst|DR[2]    ; DOWNIN   ;
; N/A                                     ; None                                                ; -1.901 ns ; DOWNIN   ; Vhdl1:inst|DR[6]    ; DOWNIN   ;
; N/A                                     ; None                                                ; -1.939 ns ; DOWNIN   ; Vhdl1:inst|DR[10]   ; DOWNIN   ;
; N/A                                     ; None                                                ; -2.256 ns ; DOWNIN   ; Vhdl1:inst|DR[14]   ; DOWNIN   ;
; N/A                                     ; None                                                ; -2.312 ns ; ST_CH    ; Vhdl1:inst|DR[2]    ; DOWNIN   ;
; N/A                                     ; None                                                ; -2.723 ns ; ST_CH    ; Vhdl1:inst|DR[6]    ; DOWNIN   ;
; N/A                                     ; None                                                ; -2.761 ns ; ST_CH    ; Vhdl1:inst|DR[10]   ; DOWNIN   ;
; N/A                                     ; None                                                ; -3.078 ns ; ST_CH    ; Vhdl1:inst|DR[14]   ; DOWNIN   ;
; N/A                                     ; None                                                ; -3.276 ns ; DOWNIN   ; Vhdl1:inst|DR[4]    ; DOWNIN   ;
; N/A                                     ; None                                                ; -3.404 ns ; UPIN     ; Vhdl1:inst|UR[6]    ; UPIN     ;
; N/A                                     ; None                                                ; -3.502 ns ; UPIN     ; Vhdl1:inst|UR[10]   ; UPIN     ;
; N/A                                     ; None                                                ; -3.520 ns ; UPIN     ; Vhdl1:inst|UR[4]    ; UPIN     ;
; N/A                                     ; None                                                ; -3.765 ns ; ST_CH    ; Vhdl1:inst|UR[6]    ; UPIN     ;
; N/A                                     ; None                                                ; -3.786 ns ; UPIN     ; Vhdl1:inst|UR[8]    ; UPIN     ;
; N/A                                     ; None                                                ; -3.822 ns ; UPIN     ; Vhdl1:inst|UR[14]   ; UPIN     ;
; N/A                                     ; None                                                ; -3.863 ns ; ST_CH    ; Vhdl1:inst|UR[10]   ; UPIN     ;
; N/A                                     ; None                                                ; -3.881 ns ; ST_CH    ; Vhdl1:inst|UR[4]    ; UPIN     ;
; N/A                                     ; None                                                ; -3.944 ns ; DOWNIN   ; Vhdl1:inst|DR[8]    ; DOWNIN   ;
; N/A                                     ; None                                                ; -4.089 ns ; DOWNIN   ; Vhdl1:inst|DR[12]   ; DOWNIN   ;
; N/A                                     ; None                                                ; -4.098 ns ; ST_CH    ; Vhdl1:inst|DR[4]    ; DOWNIN   ;
; N/A                                     ; None                                                ; -4.138 ns ; DELAY    ; Vhdl1:inst|WAI_T[0] ; CLK_IN   ;
; N/A                                     ; None                                                ; -4.147 ns ; ST_CH    ; Vhdl1:inst|UR[8]    ; UPIN     ;
; N/A                                     ; None                                                ; -4.183 ns ; ST_CH    ; Vhdl1:inst|UR[14]   ; UPIN     ;
; N/A                                     ; None                                                ; -4.312 ns ; UPIN     ; Vhdl1:inst|UR[12]   ; UPIN     ;
; N/A                                     ; None                                                ; -4.673 ns ; ST_CH    ; Vhdl1:inst|UR[12]   ; UPIN     ;
; N/A                                     ; None                                                ; -4.726 ns ; DOWNIN   ; Vhdl1:inst|DR[16]   ; DOWNIN   ;
; N/A                                     ; None                                                ; -4.740 ns ; UPIN     ; Vhdl1:inst|UR[2]    ; UPIN     ;
; N/A                                     ; None                                                ; -4.766 ns ; ST_CH    ; Vhdl1:inst|DR[8]    ; DOWNIN   ;
; N/A                                     ; None                                                ; -4.911 ns ; ST_CH    ; Vhdl1:inst|DR[12]   ; DOWNIN   ;
; N/A                                     ; None                                                ; -5.101 ns ; ST_CH    ; Vhdl1:inst|UR[2]    ; UPIN     ;
; N/A                                     ; None                                                ; -5.165 ns ; DELAY    ; Vhdl1:inst|WAI_T[2] ; CLK_IN   ;
; N/A                                     ; None                                                ; -5.166 ns ; DELAY    ; Vhdl1:inst|WAI_T[3] ; CLK_IN   ;
; N/A                                     ; None                                                ; -5.166 ns ; DELAY    ; Vhdl1:inst|WAI_T[1] ; CLK_IN   ;
; N/A                                     ; None                                                ; -5.188 ns ; UPIN     ; Vhdl1:inst|UR[16]   ; UPIN     ;
; N/A                                     ; None                                                ; -5.208 ns ; RUN_STOP ; Vhdl1:inst|LAMP     ; CLK_IN   ;
; N/A                                     ; None                                                ; -5.506 ns ; CLOSE    ; Vhdl1:inst|WAI_T[3] ; CLK_IN   ;
; N/A                                     ; None                                                ; -5.507 ns ; CLOSE    ; Vhdl1:inst|WAI_T[2] ; CLK_IN   ;
; N/A                                     ; None                                                ; -5.537 ns ; CLOSE    ; Vhdl1:inst|WAI_T[0] ; CLK_IN   ;
; N/A                                     ; None                                                ; -5.541 ns ; CLOSE    ; Vhdl1:inst|WAI_T[1] ; CLK_IN   ;
; N/A                                     ; None                                                ; -5.548 ns ; ST_CH    ; Vhdl1:inst|DR[16]   ; DOWNIN   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
    Info: Processing started: Sun Jan 01 05:28:30 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Vhdl1:inst|DR[3]" is a latch
    Warning: Node "Vhdl1:inst|UR[3]" is a latch
    Warning: Node "Vhdl1:inst|UR[13]" is a latch
    Warning: Node "Vhdl1:inst|DR[13]" is a latch
    Warning: Node "Vhdl1:inst|UR[4]" is a latch
    Warning: Node "Vhdl1:inst|DR[4]" is a latch
    Warning: Node "Vhdl1:inst|DR[14]" is a latch
    Warning: Node "Vhdl1:inst|UR[14]" is a latch
    Warning: Node "Vhdl1:inst|DR[1]" is a latch
    Warning: Node "Vhdl1:inst|UR[1]" is a latch
    Warning: Node "Vhdl1:inst|UR[2]" is a latch
    Warning: Node "Vhdl1:inst|DR[2]" is a latch
    Warning: Node "Vhdl1:inst|UR[9]" is a latch
    Warning: Node "Vhdl1:inst|DR[9]" is a latch
    Warning: Node "Vhdl1:inst|UR[12]" is a latch
    Warning: Node "Vhdl1:inst|DR[12]" is a latch
    Warning: Node "Vhdl1:inst|UR[6]" is a latch
    Warning: Node "Vhdl1:inst|DR[6]" is a latch
    Warning: Node "Vhdl1:inst|DR[5]" is a latch
    Warning: Node "Vhdl1:inst|UR[5]" is a latch
    Warning: Node "Vhdl1:inst|DR[8]" is a latch
    Warning: Node "Vhdl1:inst|UR[8]" is a latch
    Warning: Node "Vhdl1:inst|UR[7]" is a latch
    Warning: Node "Vhdl1:inst|DR[7]" is a latch
    Warning: Node "Vhdl1:inst|UR[16]" is a latch
    Warning: Node "Vhdl1:inst|DR[16]" is a latch
    Warning: Node "Vhdl1:inst|UR[15]" is a latch
    Warning: Node "Vhdl1:inst|DR[15]" is a latch
    Warning: Node "Vhdl1:inst|DR[11]" is a latch
    Warning: Node "Vhdl1:inst|UR[11]" is a latch
    Warning: Node "Vhdl1:inst|UR[10]" is a latch
    Warning: Node "Vhdl1:inst|DR[10]" is a latch
    Warning: Node "Vhdl1:inst|LADD[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_IN" is an undefined clock
    Info: Assuming node "ST_CH" is an undefined clock
    Info: Assuming node "DOWNIN" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "UPIN" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 155 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Vhdl1:inst|DR[10]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[10]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[11]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[11]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[15]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[15]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[16]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[16]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[7]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[7]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[8]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[8]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[5]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[5]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[6]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[6]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[12]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[12]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[9]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[9]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[2]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[2]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[1]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[1]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[14]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[14]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[4]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[4]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[13]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[13]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|UR[3]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DR[3]" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~667" as buffer
    Info: Detected gated clock "Vhdl1:inst|Add1~140" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~662" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~668" as buffer
    Info: Detected gated clock "Vhdl1:inst|Add1~139" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~887" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~886" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~852" as buffer
    Info: Detected gated clock "Vhdl1:inst|Add1~141" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~857" as buffer
    Info: Detected gated clock "Vhdl1:inst|Add0~139" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~850" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~891" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~854" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~858" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~879" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~878" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~848" as buffer
    Info: Detected ripple clock "Vhdl1:inst|WAI_T[1]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|WAI_T[0]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|WAI_T[2]" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~830" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~669" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~866" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~671" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~843" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~873" as buffer
    Info: Detected gated clock "Vhdl1:inst|Add0~138" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DIR[2]" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DIR[1]" as buffer
    Info: Detected gated clock "Vhdl1:inst|HAND~22" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~666" as buffer
    Info: Detected gated clock "Vhdl1:inst|Add1~142" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~664" as buffer
    Info: Detected gated clock "Vhdl1:inst|Add0~141" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DIR[3]" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~845" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~846" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~888" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~889" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~890" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~856" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~824" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~853" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~851" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~827" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~832" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~881" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~880" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~844" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~842" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~884" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~885" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~859" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~860" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~823" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~862" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~863" as buffer
    Info: Detected gated clock "Vhdl1:inst|Add0~140" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~869" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~870" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~874" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~875" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~833" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~837" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~835" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~834" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~836" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~839" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~840" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~68" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~31" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~70" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~4" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~37" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~34" as buffer
    Info: Detected ripple clock "Vhdl1:inst|LIFTOR[3]" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~829" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~831" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~670" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~867" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~868" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~877" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~876" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~865" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~849" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~826" as buffer
    Info: Detected gated clock "Vhdl1:inst|P2~665" as buffer
    Info: Detected ripple clock "Vhdl1:inst|DIR[0]" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~883" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~882" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~861" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~25" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~28" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~838" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~69" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~71" as buffer
    Info: Detected ripple clock "Vhdl1:inst|LIFTOR[0]" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~73" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~66" as buffer
    Info: Detected ripple clock "Vhdl1:inst|LIFTOR[1]" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~872" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~828" as buffer
    Info: Detected gated clock "Vhdl1:inst|comb~822" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~40" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~43" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~16" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~19" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~10" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~13" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux1~1192" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~22" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~72" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~74" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~67" as buffer
    Info: Detected ripple clock "Vhdl1:inst|LIFTOR[2]" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~1" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~0" as buffer
    Info: Detected gated clock "Vhdl1:inst|Equal1~62" as buffer
    Info: Detected gated clock "Vhdl1:inst|P3~7" as buffer
    Info: Detected gated clock "Vhdl1:inst|LessThan6~106" as buffer
    Info: Detected gated clock "Vhdl1:inst|Mux0~75" as buffer
    Info: Detected gated clock "Vhdl1:inst|Equal1~61" as buffer
Info: Clock "CLK_IN" has Internal fmax of 25.63 MHz between source register "Vhdl1:inst|LADD[0]" and destination register "Vhdl1:inst|LIFTOR[3]" (period= 39.014 ns)
    Info: + Longest register to register delay is 2.221 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: 2: + IC(1.184 ns) + CELL(0.370 ns) = 1.554 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~783'
        Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 2.113 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~784'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.221 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 20; REG Node = 'Vhdl1:inst|LIFTOR[3]'
        Info: Total cell delay = 0.684 ns ( 30.80 % )
        Info: Total interconnect delay = 1.537 ns ( 69.20 % )
    Info: - Smallest clock skew is -17.326 ns
        Info: + Shortest clock path from clock "CLK_IN" to destination register is 3.545 ns
            Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'
            Info: 2: + IC(1.924 ns) + CELL(0.666 ns) = 3.545 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 20; REG Node = 'Vhdl1:inst|LIFTOR[3]'
            Info: Total cell delay = 1.621 ns ( 45.73 % )
            Info: Total interconnect delay = 1.924 ns ( 54.27 % )
        Info: - Longest clock path from clock "CLK_IN" to source register is 20.871 ns
            Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'
            Info: 2: + IC(1.923 ns) + CELL(0.970 ns) = 3.848 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 23; REG Node = 'Vhdl1:inst|LIFTOR[0]'
            Info: 3: + IC(0.781 ns) + CELL(0.615 ns) = 5.244 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~662'
            Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 6.630 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~663'
            Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 7.387 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~664'
            Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 8.135 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst|P2~665'
            Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 9.677 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst|P2~666'
            Info: 8: + IC(1.480 ns) + CELL(0.370 ns) = 11.527 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~853'
            Info: 9: + IC(1.467 ns) + CELL(0.624 ns) = 13.618 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~854'
            Info: 10: + IC(0.676 ns) + CELL(0.206 ns) = 14.500 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; REG Node = 'Vhdl1:inst|DR[10]'
            Info: 11: + IC(0.375 ns) + CELL(0.206 ns) = 15.081 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst|P3~25'
            Info: 12: + IC(0.391 ns) + CELL(0.529 ns) = 16.001 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 4; COMB Node = 'Vhdl1:inst|Mux1~1192'
            Info: 13: + IC(0.381 ns) + CELL(0.206 ns) = 16.588 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst|LessThan6~106'
            Info: 14: + IC(0.721 ns) + CELL(0.615 ns) = 17.924 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|Equal1~63'
            Info: 15: + IC(1.121 ns) + CELL(0.370 ns) = 19.415 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 16: + IC(1.086 ns) + CELL(0.370 ns) = 20.871 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 7.500 ns ( 35.94 % )
            Info: Total interconnect delay = 13.371 ns ( 64.06 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Clock "ST_CH" has Internal fmax of 59.48 MHz between source register "Vhdl1:inst|LADD[0]" and destination register "Vhdl1:inst|LADD[0]" (period= 16.813 ns)
    Info: + Longest register to register delay is 3.860 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: 2: + IC(0.714 ns) + CELL(0.366 ns) = 1.080 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1201'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.652 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1204'
        Info: 4: + IC(0.700 ns) + CELL(0.370 ns) = 2.722 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1205'
        Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1213'
        Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 3.860 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: Total cell delay = 1.354 ns ( 35.08 % )
        Info: Total interconnect delay = 2.506 ns ( 64.92 % )
    Info: - Smallest clock skew is -11.523 ns
        Info: + Shortest clock path from clock "ST_CH" to destination register is 10.360 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'
            Info: 2: + IC(2.685 ns) + CELL(0.370 ns) = 3.990 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 3; COMB Node = 'Vhdl1:inst|comb~831'
            Info: 3: + IC(0.421 ns) + CELL(0.650 ns) = 5.061 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~872'
            Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 5.621 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 2; REG Node = 'Vhdl1:inst|UR[3]'
            Info: 5: + IC(1.100 ns) + CELL(0.202 ns) = 6.923 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 6; COMB Node = 'Vhdl1:inst|Equal1~61'
            Info: 6: + IC(1.775 ns) + CELL(0.206 ns) = 8.904 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 7: + IC(1.086 ns) + CELL(0.370 ns) = 10.360 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 2.939 ns ( 28.37 % )
            Info: Total interconnect delay = 7.421 ns ( 71.63 % )
        Info: - Longest clock path from clock "ST_CH" to source register is 21.883 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'
            Info: 2: + IC(2.575 ns) + CELL(0.970 ns) = 4.480 ns; Loc. = LCFF_X21_Y6_N7; Fanout = 13; REG Node = 'Vhdl1:inst|DIR[1]'
            Info: 3: + IC(1.161 ns) + CELL(0.615 ns) = 6.256 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~662'
            Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 7.642 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~663'
            Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 8.399 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~664'
            Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 9.147 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst|P2~665'
            Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 10.689 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst|P2~666'
            Info: 8: + IC(1.480 ns) + CELL(0.370 ns) = 12.539 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~853'
            Info: 9: + IC(1.467 ns) + CELL(0.624 ns) = 14.630 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~854'
            Info: 10: + IC(0.676 ns) + CELL(0.206 ns) = 15.512 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; REG Node = 'Vhdl1:inst|DR[10]'
            Info: 11: + IC(0.375 ns) + CELL(0.206 ns) = 16.093 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst|P3~25'
            Info: 12: + IC(0.391 ns) + CELL(0.529 ns) = 17.013 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 4; COMB Node = 'Vhdl1:inst|Mux1~1192'
            Info: 13: + IC(0.381 ns) + CELL(0.206 ns) = 17.600 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst|LessThan6~106'
            Info: 14: + IC(0.721 ns) + CELL(0.615 ns) = 18.936 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|Equal1~63'
            Info: 15: + IC(1.121 ns) + CELL(0.370 ns) = 20.427 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 16: + IC(1.086 ns) + CELL(0.370 ns) = 21.883 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 7.480 ns ( 34.18 % )
            Info: Total interconnect delay = 14.403 ns ( 65.82 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.430 ns
Info: Clock "DOWNIN" has Internal fmax of 107.19 MHz between source register "Vhdl1:inst|LADD[0]" and destination register "Vhdl1:inst|LADD[0]" (period= 9.329 ns)
    Info: + Longest register to register delay is 3.860 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: 2: + IC(0.714 ns) + CELL(0.366 ns) = 1.080 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1201'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.652 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1204'
        Info: 4: + IC(0.700 ns) + CELL(0.370 ns) = 2.722 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1205'
        Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1213'
        Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 3.860 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: Total cell delay = 1.354 ns ( 35.08 % )
        Info: Total interconnect delay = 2.506 ns ( 64.92 % )
    Info: - Smallest clock skew is -4.039 ns
        Info: + Shortest clock path from clock "DOWNIN" to destination register is 10.480 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'DOWNIN'
            Info: 2: + IC(2.010 ns) + CELL(0.206 ns) = 3.151 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst|P2~666'
            Info: 3: + IC(0.399 ns) + CELL(0.366 ns) = 3.916 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~888'
            Info: 4: + IC(0.369 ns) + CELL(0.370 ns) = 4.655 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; REG Node = 'Vhdl1:inst|DR[16]'
            Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.237 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 4; COMB Node = 'Vhdl1:inst|P3~43'
            Info: 6: + IC(1.102 ns) + CELL(0.623 ns) = 6.962 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~74'
            Info: 7: + IC(0.376 ns) + CELL(0.366 ns) = 7.704 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst|Mux0~75'
            Info: 8: + IC(0.696 ns) + CELL(0.624 ns) = 9.024 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 9: + IC(1.086 ns) + CELL(0.370 ns) = 10.480 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 4.066 ns ( 38.80 % )
            Info: Total interconnect delay = 6.414 ns ( 61.20 % )
        Info: - Longest clock path from clock "DOWNIN" to source register is 14.519 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'DOWNIN'
            Info: 2: + IC(2.428 ns) + CELL(0.651 ns) = 4.014 ns; Loc. = LCCOMB_X23_Y6_N0; Fanout = 10; COMB Node = 'Vhdl1:inst|comb~822'
            Info: 3: + IC(1.047 ns) + CELL(0.206 ns) = 5.267 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~835'
            Info: 4: + IC(0.389 ns) + CELL(0.624 ns) = 6.280 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~838'
            Info: 5: + IC(1.060 ns) + CELL(0.206 ns) = 7.546 ns; Loc. = LCCOMB_X23_Y6_N16; Fanout = 2; REG Node = 'Vhdl1:inst|DR[13]'
            Info: 6: + IC(0.394 ns) + CELL(0.319 ns) = 8.259 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 5; COMB Node = 'Vhdl1:inst|P3~34'
            Info: 7: + IC(1.136 ns) + CELL(0.370 ns) = 9.765 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~66'
            Info: 8: + IC(0.366 ns) + CELL(0.623 ns) = 10.754 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~67'
            Info: 9: + IC(0.365 ns) + CELL(0.624 ns) = 11.743 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst|Mux0~75'
            Info: 10: + IC(0.696 ns) + CELL(0.624 ns) = 13.063 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 11: + IC(1.086 ns) + CELL(0.370 ns) = 14.519 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 5.552 ns ( 38.24 % )
            Info: Total interconnect delay = 8.967 ns ( 61.76 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.430 ns
Info: Clock "UPIN" has Internal fmax of 97.24 MHz between source register "Vhdl1:inst|LADD[0]" and destination register "Vhdl1:inst|LADD[0]" (period= 10.284 ns)
    Info: + Longest register to register delay is 3.860 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: 2: + IC(0.714 ns) + CELL(0.366 ns) = 1.080 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1201'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.652 ns; Loc. = LCCOMB_X22_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1204'
        Info: 4: + IC(0.700 ns) + CELL(0.370 ns) = 2.722 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1205'
        Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 3.290 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1213'
        Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 3.860 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: Total cell delay = 1.354 ns ( 35.08 % )
        Info: Total interconnect delay = 2.506 ns ( 64.92 % )
    Info: - Smallest clock skew is -4.994 ns
        Info: + Shortest clock path from clock "UPIN" to destination register is 9.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 8; CLK Node = 'UPIN'
            Info: 2: + IC(2.045 ns) + CELL(0.497 ns) = 3.477 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~840'
            Info: 3: + IC(0.398 ns) + CELL(0.370 ns) = 4.245 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~883'
            Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 4.820 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 2; REG Node = 'Vhdl1:inst|UR[14]'
            Info: 5: + IC(0.686 ns) + CELL(0.529 ns) = 6.035 ns; Loc. = LCCOMB_X22_Y8_N12; Fanout = 5; COMB Node = 'Vhdl1:inst|Equal1~62'
            Info: 6: + IC(0.692 ns) + CELL(0.206 ns) = 6.933 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|Equal1~63'
            Info: 7: + IC(1.121 ns) + CELL(0.370 ns) = 8.424 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 8: + IC(1.086 ns) + CELL(0.370 ns) = 9.880 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 3.483 ns ( 35.25 % )
            Info: Total interconnect delay = 6.397 ns ( 64.75 % )
        Info: - Longest clock path from clock "UPIN" to source register is 14.874 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 8; CLK Node = 'UPIN'
            Info: 2: + IC(2.459 ns) + CELL(0.370 ns) = 3.764 ns; Loc. = LCCOMB_X23_Y6_N30; Fanout = 10; COMB Node = 'Vhdl1:inst|comb~828'
            Info: 3: + IC(1.564 ns) + CELL(0.206 ns) = 5.534 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~839'
            Info: 4: + IC(0.408 ns) + CELL(0.370 ns) = 6.312 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~875'
            Info: 5: + IC(1.082 ns) + CELL(0.206 ns) = 7.600 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 2; REG Node = 'Vhdl1:inst|UR[9]'
            Info: 6: + IC(0.416 ns) + CELL(0.651 ns) = 8.667 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 5; COMB Node = 'Vhdl1:inst|P3~22'
            Info: 7: + IC(0.403 ns) + CELL(0.647 ns) = 9.717 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~70'
            Info: 8: + IC(0.373 ns) + CELL(0.370 ns) = 10.460 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~71'
            Info: 9: + IC(0.697 ns) + CELL(0.370 ns) = 11.527 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~72'
            Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 12.098 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst|Mux0~75'
            Info: 11: + IC(0.696 ns) + CELL(0.624 ns) = 13.418 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 12: + IC(1.086 ns) + CELL(0.370 ns) = 14.874 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 5.325 ns ( 35.80 % )
            Info: Total interconnect delay = 9.549 ns ( 64.20 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.430 ns
Warning: Circuit may not operate. Detected 165 non-operational path(s) clocked by clock "CLK_IN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Vhdl1:inst|LIFTOR[2]" and destination pin or register "Vhdl1:inst|LADD[0]" for clock "CLK_IN" (Hold time is 13.106 ns)
    Info: + Largest clock skew is 17.327 ns
        Info: + Longest clock path from clock "CLK_IN" to destination register is 20.871 ns
            Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'
            Info: 2: + IC(1.923 ns) + CELL(0.970 ns) = 3.848 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 23; REG Node = 'Vhdl1:inst|LIFTOR[0]'
            Info: 3: + IC(0.781 ns) + CELL(0.615 ns) = 5.244 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~662'
            Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 6.630 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~663'
            Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 7.387 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~664'
            Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 8.135 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst|P2~665'
            Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 9.677 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst|P2~666'
            Info: 8: + IC(1.480 ns) + CELL(0.370 ns) = 11.527 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~853'
            Info: 9: + IC(1.467 ns) + CELL(0.624 ns) = 13.618 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~854'
            Info: 10: + IC(0.676 ns) + CELL(0.206 ns) = 14.500 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; REG Node = 'Vhdl1:inst|DR[10]'
            Info: 11: + IC(0.375 ns) + CELL(0.206 ns) = 15.081 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst|P3~25'
            Info: 12: + IC(0.391 ns) + CELL(0.529 ns) = 16.001 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 4; COMB Node = 'Vhdl1:inst|Mux1~1192'
            Info: 13: + IC(0.381 ns) + CELL(0.206 ns) = 16.588 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst|LessThan6~106'
            Info: 14: + IC(0.721 ns) + CELL(0.615 ns) = 17.924 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|Equal1~63'
            Info: 15: + IC(1.121 ns) + CELL(0.370 ns) = 19.415 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 16: + IC(1.086 ns) + CELL(0.370 ns) = 20.871 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 7.500 ns ( 35.94 % )
            Info: Total interconnect delay = 13.371 ns ( 64.06 % )
        Info: - Shortest clock path from clock "CLK_IN" to source register is 3.544 ns
            Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'
            Info: 2: + IC(1.923 ns) + CELL(0.666 ns) = 3.544 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 23; REG Node = 'Vhdl1:inst|LIFTOR[2]'
            Info: Total cell delay = 1.621 ns ( 45.74 % )
            Info: Total interconnect delay = 1.923 ns ( 54.26 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 3.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 23; REG Node = 'Vhdl1:inst|LIFTOR[2]'
        Info: 2: + IC(1.979 ns) + CELL(0.624 ns) = 2.603 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1196'
        Info: 3: + IC(0.374 ns) + CELL(0.370 ns) = 3.347 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1213'
        Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 3.917 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: Total cell delay = 1.200 ns ( 30.64 % )
        Info: Total interconnect delay = 2.717 ns ( 69.36 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Warning: Circuit may not operate. Detected 161 non-operational path(s) clocked by clock "ST_CH" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Vhdl1:inst|UR[14]" and destination pin or register "Vhdl1:inst|LADD[0]" for clock "ST_CH" (Hold time is 11.53 ns)
    Info: + Largest clock skew is 16.539 ns
        Info: + Longest clock path from clock "ST_CH" to destination register is 21.883 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'
            Info: 2: + IC(2.575 ns) + CELL(0.970 ns) = 4.480 ns; Loc. = LCFF_X21_Y6_N7; Fanout = 13; REG Node = 'Vhdl1:inst|DIR[1]'
            Info: 3: + IC(1.161 ns) + CELL(0.615 ns) = 6.256 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~662'
            Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 7.642 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~663'
            Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 8.399 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~664'
            Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 9.147 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst|P2~665'
            Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 10.689 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst|P2~666'
            Info: 8: + IC(1.480 ns) + CELL(0.370 ns) = 12.539 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~853'
            Info: 9: + IC(1.467 ns) + CELL(0.624 ns) = 14.630 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~854'
            Info: 10: + IC(0.676 ns) + CELL(0.206 ns) = 15.512 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; REG Node = 'Vhdl1:inst|DR[10]'
            Info: 11: + IC(0.375 ns) + CELL(0.206 ns) = 16.093 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst|P3~25'
            Info: 12: + IC(0.391 ns) + CELL(0.529 ns) = 17.013 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 4; COMB Node = 'Vhdl1:inst|Mux1~1192'
            Info: 13: + IC(0.381 ns) + CELL(0.206 ns) = 17.600 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst|LessThan6~106'
            Info: 14: + IC(0.721 ns) + CELL(0.615 ns) = 18.936 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|Equal1~63'
            Info: 15: + IC(1.121 ns) + CELL(0.370 ns) = 20.427 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 16: + IC(1.086 ns) + CELL(0.370 ns) = 21.883 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 7.480 ns ( 34.18 % )
            Info: Total interconnect delay = 14.403 ns ( 65.82 % )
        Info: - Shortest clock path from clock "ST_CH" to source register is 5.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'
            Info: 2: + IC(2.696 ns) + CELL(0.370 ns) = 4.001 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~840'
            Info: 3: + IC(0.398 ns) + CELL(0.370 ns) = 4.769 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~883'
            Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 5.344 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 2; REG Node = 'Vhdl1:inst|UR[14]'
            Info: Total cell delay = 1.881 ns ( 35.20 % )
            Info: Total interconnect delay = 3.463 ns ( 64.80 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 5.009 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 2; REG Node = 'Vhdl1:inst|UR[14]'
        Info: 2: + IC(0.389 ns) + CELL(0.624 ns) = 1.013 ns; Loc. = LCCOMB_X21_Y8_N6; Fanout = 2; COMB Node = 'Vhdl1:inst|P3~37'
        Info: 3: + IC(1.013 ns) + CELL(0.624 ns) = 2.650 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = 'Vhdl1:inst|P3~42'
        Info: 4: + IC(0.679 ns) + CELL(0.366 ns) = 3.695 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1196'
        Info: 5: + IC(0.374 ns) + CELL(0.370 ns) = 4.439 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1213'
        Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 5.009 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: Total cell delay = 2.190 ns ( 43.72 % )
        Info: Total interconnect delay = 2.819 ns ( 56.28 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "DOWNIN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Vhdl1:inst|DR[16]" and destination pin or register "Vhdl1:inst|LADD[0]" for clock "DOWNIN" (Hold time is 4.812 ns)
    Info: + Largest clock skew is 9.864 ns
        Info: + Longest clock path from clock "DOWNIN" to destination register is 14.519 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'DOWNIN'
            Info: 2: + IC(2.428 ns) + CELL(0.651 ns) = 4.014 ns; Loc. = LCCOMB_X23_Y6_N0; Fanout = 10; COMB Node = 'Vhdl1:inst|comb~822'
            Info: 3: + IC(1.047 ns) + CELL(0.206 ns) = 5.267 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~835'
            Info: 4: + IC(0.389 ns) + CELL(0.624 ns) = 6.280 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~838'
            Info: 5: + IC(1.060 ns) + CELL(0.206 ns) = 7.546 ns; Loc. = LCCOMB_X23_Y6_N16; Fanout = 2; REG Node = 'Vhdl1:inst|DR[13]'
            Info: 6: + IC(0.394 ns) + CELL(0.319 ns) = 8.259 ns; Loc. = LCCOMB_X23_Y6_N12; Fanout = 5; COMB Node = 'Vhdl1:inst|P3~34'
            Info: 7: + IC(1.136 ns) + CELL(0.370 ns) = 9.765 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~66'
            Info: 8: + IC(0.366 ns) + CELL(0.623 ns) = 10.754 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~67'
            Info: 9: + IC(0.365 ns) + CELL(0.624 ns) = 11.743 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst|Mux0~75'
            Info: 10: + IC(0.696 ns) + CELL(0.624 ns) = 13.063 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 11: + IC(1.086 ns) + CELL(0.370 ns) = 14.519 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 5.552 ns ( 38.24 % )
            Info: Total interconnect delay = 8.967 ns ( 61.76 % )
        Info: - Shortest clock path from clock "DOWNIN" to source register is 4.655 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_94; Fanout = 5; CLK Node = 'DOWNIN'
            Info: 2: + IC(2.010 ns) + CELL(0.206 ns) = 3.151 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst|P2~666'
            Info: 3: + IC(0.399 ns) + CELL(0.366 ns) = 3.916 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~888'
            Info: 4: + IC(0.369 ns) + CELL(0.370 ns) = 4.655 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; REG Node = 'Vhdl1:inst|DR[16]'
            Info: Total cell delay = 1.877 ns ( 40.32 % )
            Info: Total interconnect delay = 2.778 ns ( 59.68 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 5.052 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; REG Node = 'Vhdl1:inst|DR[16]'
        Info: 2: + IC(0.376 ns) + CELL(0.206 ns) = 0.582 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 4; COMB Node = 'Vhdl1:inst|P3~43'
        Info: 3: + IC(1.460 ns) + CELL(0.651 ns) = 2.693 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 1; COMB Node = 'Vhdl1:inst|P3~42'
        Info: 4: + IC(0.679 ns) + CELL(0.366 ns) = 3.738 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1196'
        Info: 5: + IC(0.374 ns) + CELL(0.370 ns) = 4.482 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1213'
        Info: 6: + IC(0.364 ns) + CELL(0.206 ns) = 5.052 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: Total cell delay = 1.799 ns ( 35.61 % )
        Info: Total interconnect delay = 3.253 ns ( 64.39 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "UPIN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Vhdl1:inst|UR[10]" and destination pin or register "Vhdl1:inst|LADD[0]" for clock "UPIN" (Hold time is 5.245 ns)
    Info: + Largest clock skew is 9.814 ns
        Info: + Longest clock path from clock "UPIN" to destination register is 14.874 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 8; CLK Node = 'UPIN'
            Info: 2: + IC(2.459 ns) + CELL(0.370 ns) = 3.764 ns; Loc. = LCCOMB_X23_Y6_N30; Fanout = 10; COMB Node = 'Vhdl1:inst|comb~828'
            Info: 3: + IC(1.564 ns) + CELL(0.206 ns) = 5.534 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~839'
            Info: 4: + IC(0.408 ns) + CELL(0.370 ns) = 6.312 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~875'
            Info: 5: + IC(1.082 ns) + CELL(0.206 ns) = 7.600 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 2; REG Node = 'Vhdl1:inst|UR[9]'
            Info: 6: + IC(0.416 ns) + CELL(0.651 ns) = 8.667 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 5; COMB Node = 'Vhdl1:inst|P3~22'
            Info: 7: + IC(0.403 ns) + CELL(0.647 ns) = 9.717 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~70'
            Info: 8: + IC(0.373 ns) + CELL(0.370 ns) = 10.460 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~71'
            Info: 9: + IC(0.697 ns) + CELL(0.370 ns) = 11.527 ns; Loc. = LCCOMB_X22_Y9_N30; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux0~72'
            Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 12.098 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'Vhdl1:inst|Mux0~75'
            Info: 11: + IC(0.696 ns) + CELL(0.624 ns) = 13.418 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'Vhdl1:inst|LIFTOR[3]~787'
            Info: 12: + IC(1.086 ns) + CELL(0.370 ns) = 14.874 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
            Info: Total cell delay = 5.325 ns ( 35.80 % )
            Info: Total interconnect delay = 9.549 ns ( 64.20 % )
        Info: - Shortest clock path from clock "UPIN" to source register is 5.060 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 8; CLK Node = 'UPIN'
            Info: 2: + IC(2.037 ns) + CELL(0.202 ns) = 3.174 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 2; COMB Node = 'Vhdl1:inst|comb~857'
            Info: 3: + IC(0.385 ns) + CELL(0.624 ns) = 4.183 ns; Loc. = LCCOMB_X21_Y8_N24; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~858'
            Info: 4: + IC(0.671 ns) + CELL(0.206 ns) = 5.060 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 1; REG Node = 'Vhdl1:inst|UR[10]'
            Info: Total cell delay = 1.967 ns ( 38.87 % )
            Info: Total interconnect delay = 3.093 ns ( 61.13 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 4.569 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 1; REG Node = 'Vhdl1:inst|UR[10]'
        Info: 2: + IC(0.381 ns) + CELL(0.319 ns) = 0.700 ns; Loc. = LCCOMB_X22_Y8_N0; Fanout = 4; COMB Node = 'Vhdl1:inst|P3~25'
        Info: 3: + IC(1.045 ns) + CELL(0.370 ns) = 2.115 ns; Loc. = LCCOMB_X23_Y8_N2; Fanout = 1; COMB Node = 'Vhdl1:inst|P3~1176'
        Info: 4: + IC(0.362 ns) + CELL(0.206 ns) = 2.683 ns; Loc. = LCCOMB_X23_Y8_N26; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1195'
        Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 3.255 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1196'
        Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 3.999 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 1; COMB Node = 'Vhdl1:inst|Mux1~1213'
        Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 4.569 ns; Loc. = LCCOMB_X23_Y8_N0; Fanout = 13; REG Node = 'Vhdl1:inst|LADD[0]'
        Info: Total cell delay = 1.677 ns ( 36.70 % )
        Info: Total interconnect delay = 2.892 ns ( 63.30 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Vhdl1:inst|LIFTOR[2]" (data pin = "RUN_STOP", clock pin = "CLK_IN") is 8.320 ns
    Info: + Longest pin to register delay is 11.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_112; Fanout = 34; PIN Node = 'RUN_STOP'
        Info: 2: + IC(7.863 ns) + CELL(0.580 ns) = 9.377 ns; Loc. = LCCOMB_X23_Y8_N4; Fanout = 8; COMB Node = 'Vhdl1:inst|LADD[1]~23'
        Info: 3: + IC(1.143 ns) + CELL(0.206 ns) = 10.726 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 4; COMB Node = 'Vhdl1:inst|LIFTOR[2]~781'
        Info: 4: + IC(0.323 ns) + CELL(0.855 ns) = 11.904 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 23; REG Node = 'Vhdl1:inst|LIFTOR[2]'
        Info: Total cell delay = 2.575 ns ( 21.63 % )
        Info: Total interconnect delay = 9.329 ns ( 78.37 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK_IN" to destination register is 3.544 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 9; CLK Node = 'CLK_IN'
        Info: 2: + IC(1.923 ns) + CELL(0.666 ns) = 3.544 ns; Loc. = LCFF_X22_Y6_N9; Fanout = 23; REG Node = 'Vhdl1:inst|LIFTOR[2]'
        Info: Total cell delay = 1.621 ns ( 45.74 % )
        Info: Total interconnect delay = 1.923 ns ( 54.26 % )
Info: tco from clock "ST_CH" to destination pin "DIRECT[3]" through register "Vhdl1:inst|DIR[0]" is 13.020 ns
    Info: + Longest clock path from clock "ST_CH" to source register is 4.121 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'
        Info: 2: + IC(2.520 ns) + CELL(0.666 ns) = 4.121 ns; Loc. = LCFF_X23_Y6_N9; Fanout = 19; REG Node = 'Vhdl1:inst|DIR[0]'
        Info: Total cell delay = 1.601 ns ( 38.85 % )
        Info: Total interconnect delay = 2.520 ns ( 61.15 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y6_N9; Fanout = 19; REG Node = 'Vhdl1:inst|DIR[0]'
        Info: 2: + IC(1.116 ns) + CELL(0.651 ns) = 1.767 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 12; COMB Node = 'Vhdl1:inst|Add0~138'
        Info: 3: + IC(3.772 ns) + CELL(3.056 ns) = 8.595 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DIRECT[3]'
        Info: Total cell delay = 3.707 ns ( 43.13 % )
        Info: Total interconnect delay = 4.888 ns ( 56.87 % )
Info: th for register "Vhdl1:inst|DR[3]" (data pin = "ST_CH", clock pin = "ST_CH") is 9.682 ns
    Info: + Longest clock path from clock "ST_CH" to destination register is 14.996 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'
        Info: 2: + IC(2.575 ns) + CELL(0.970 ns) = 4.480 ns; Loc. = LCFF_X21_Y6_N7; Fanout = 13; REG Node = 'Vhdl1:inst|DIR[1]'
        Info: 3: + IC(1.161 ns) + CELL(0.615 ns) = 6.256 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~662'
        Info: 4: + IC(1.020 ns) + CELL(0.366 ns) = 7.642 ns; Loc. = LCCOMB_X23_Y6_N14; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~663'
        Info: 5: + IC(0.391 ns) + CELL(0.366 ns) = 8.399 ns; Loc. = LCCOMB_X23_Y6_N20; Fanout = 1; COMB Node = 'Vhdl1:inst|P2~664'
        Info: 6: + IC(0.382 ns) + CELL(0.366 ns) = 9.147 ns; Loc. = LCCOMB_X23_Y6_N10; Fanout = 5; COMB Node = 'Vhdl1:inst|P2~665'
        Info: 7: + IC(1.176 ns) + CELL(0.366 ns) = 10.689 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 6; COMB Node = 'Vhdl1:inst|P2~666'
        Info: 8: + IC(1.513 ns) + CELL(0.499 ns) = 12.701 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 4; COMB Node = 'Vhdl1:inst|comb~826'
        Info: 9: + IC(1.070 ns) + CELL(0.650 ns) = 14.421 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 1; COMB Node = 'Vhdl1:inst|comb~871'
        Info: 10: + IC(0.369 ns) + CELL(0.206 ns) = 14.996 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; REG Node = 'Vhdl1:inst|DR[3]'
        Info: Total cell delay = 5.339 ns ( 35.60 % )
        Info: Total interconnect delay = 9.657 ns ( 64.40 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_104; Fanout = 17; CLK Node = 'ST_CH'
        Info: 2: + IC(2.576 ns) + CELL(0.370 ns) = 3.881 ns; Loc. = LCCOMB_X23_Y6_N0; Fanout = 10; COMB Node = 'Vhdl1:inst|comb~822'
        Info: 3: + IC(1.063 ns) + CELL(0.370 ns) = 5.314 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; REG Node = 'Vhdl1:inst|DR[3]'
        Info: Total cell delay = 1.675 ns ( 31.52 % )
        Info: Total interconnect delay = 3.639 ns ( 68.48 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Processing ended: Sun Jan 01 05:28:30 2006
    Info: Elapsed time: 00:00:01


