#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  4 18:07:18 2019
# Process ID: 12292
# Current directory: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15596 C:\Users\c18560\Documents\Carem\DYV\DV_GIT\UART\UART_VIVADO\UART_VIVADO.xpr
# Log file: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/vivado.log
# Journal file: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 734.188 ; gain = 154.523
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May  4 18:08:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/synth_1/runme.log
[Sat May  4 18:08:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May  4 18:11:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/synth_1/runme.log
[Sat May  4 18:11:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May  4 18:14:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/synth_1/runme.log
[Sat May  4 18:14:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/impl_1/TOP_uart.bit} [get_hw_devices xc7z020_0]
current_hw_device [get_hw_devices xc7z020_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property PROGRAM.FILE {C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/impl_1/TOP_uart.bit} [get_hw_devices xc7z020_0]
program_hw_devices [get_hw_devices xc7z020_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/impl_1/TOP_uart.bit} [get_hw_devices xc7z020_0]
current_hw_device [get_hw_devices xc7z020_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_0]
set_property PROGRAM.FILE {C:/Users/c18560/Documents/Carem/DYV/DV_GIT/UART/UART_VIVADO/UART_VIVADO.runs/impl_1/TOP_uart.bit} [get_hw_devices xc7z020_0]
program_hw_devices [get_hw_devices xc7z020_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_0] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  4 18:28:01 2019...
