#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fe5a230cb00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe5a230c7a0 .scope module, "axil_adapter_wr" "axil_adapter_wr" 3 34;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "s_axil_awaddr";
    .port_info 3 /INPUT 3 "s_axil_awprot";
    .port_info 4 /INPUT 1 "s_axil_awvalid";
    .port_info 5 /OUTPUT 1 "s_axil_awready";
    .port_info 6 /INPUT 8 "s_axil_wdata";
    .port_info 7 /INPUT 1 "s_axil_wstrb";
    .port_info 8 /INPUT 1 "s_axil_wvalid";
    .port_info 9 /OUTPUT 1 "s_axil_wready";
    .port_info 10 /OUTPUT 2 "s_axil_bresp";
    .port_info 11 /OUTPUT 1 "s_axil_bvalid";
    .port_info 12 /INPUT 1 "s_axil_bready";
    .port_info 13 /OUTPUT 32 "m_axil_awaddr";
    .port_info 14 /OUTPUT 3 "m_axil_awprot";
    .port_info 15 /OUTPUT 1 "m_axil_awvalid";
    .port_info 16 /INPUT 1 "m_axil_awready";
    .port_info 17 /OUTPUT 8 "m_axil_wdata";
    .port_info 18 /OUTPUT 1 "m_axil_wstrb";
    .port_info 19 /OUTPUT 1 "m_axil_wvalid";
    .port_info 20 /INPUT 1 "m_axil_wready";
    .port_info 21 /INPUT 2 "m_axil_bresp";
    .port_info 22 /INPUT 1 "m_axil_bvalid";
    .port_info 23 /OUTPUT 1 "m_axil_bready";
P_0x7fe5a3008200 .param/l "ADDR_WIDTH" 0 3 37, +C4<00000000000000000000000000100000>;
P_0x7fe5a3008240 .param/l "DATA_WIDTH" 1 3 93, +C4<00000000000000000000000000001000>;
P_0x7fe5a3008280 .param/l "EXPAND" 1 3 92, C4<0>;
P_0x7fe5a30082c0 .param/l "M_ADDR_BIT_OFFSET" 1 3 83, +C4<00000000000000000000000000000000>;
P_0x7fe5a3008300 .param/l "M_ADDR_MASK" 1 3 89, C4<11111111111111111111111111111111>;
P_0x7fe5a3008340 .param/l "M_DATA_WIDTH" 0 3 43, +C4<00000000000000000000000000001000>;
P_0x7fe5a3008380 .param/l "M_STRB_WIDTH" 0 3 45, +C4<00000000000000000000000000000001>;
P_0x7fe5a30083c0 .param/l "M_WORD_SIZE" 1 3 87, +C4<00000000000000000000000000001000>;
P_0x7fe5a3008400 .param/l "M_WORD_WIDTH" 1 3 85, +C4<00000000000000000000000000000001>;
P_0x7fe5a3008440 .param/l "SEGMENT_COUNT" 1 3 96, +C4<00000000000000000000000000000001>;
P_0x7fe5a3008480 .param/l "SEGMENT_COUNT_WIDTH" 1 3 97, +C4<00000000000000000000000000000001>;
P_0x7fe5a30084c0 .param/l "SEGMENT_DATA_WIDTH" 1 3 99, +C4<00000000000000000000000000001000>;
P_0x7fe5a3008500 .param/l "SEGMENT_STRB_WIDTH" 1 3 100, +C4<00000000000000000000000000000001>;
P_0x7fe5a3008540 .param/l "STATE_DATA" 1 3 132, C4<01>;
P_0x7fe5a3008580 .param/l "STATE_IDLE" 1 3 131, C4<00>;
P_0x7fe5a30085c0 .param/l "STATE_RESP" 1 3 133, C4<11>;
P_0x7fe5a3008600 .param/l "STRB_WIDTH" 1 3 94, +C4<00000000000000000000000000000001>;
P_0x7fe5a3008640 .param/l "S_ADDR_BIT_OFFSET" 1 3 82, +C4<00000000000000000000000000000000>;
P_0x7fe5a3008680 .param/l "S_ADDR_MASK" 1 3 88, C4<11111111111111111111111111111111>;
P_0x7fe5a30086c0 .param/l "S_DATA_WIDTH" 0 3 39, +C4<00000000000000000000000000001000>;
P_0x7fe5a3008700 .param/l "S_STRB_WIDTH" 0 3 41, +C4<00000000000000000000000000000001>;
P_0x7fe5a3008740 .param/l "S_WORD_SIZE" 1 3 86, +C4<00000000000000000000000000001000>;
P_0x7fe5a3008780 .param/l "S_WORD_WIDTH" 1 3 84, +C4<00000000000000000000000000000001>;
L_0x7fe5a23249e0 .functor BUFZ 1, v0x7fe5a2325d40_0, C4<0>, C4<0>, C4<0>;
L_0x7fe5a230d540 .functor BUFZ 1, v0x7fe5a23264d0_0, C4<0>, C4<0>, C4<0>;
L_0x7fe5a2326c00 .functor BUFZ 2, v0x7fe5a2326050_0, C4<00>, C4<00>, C4<00>;
L_0x7fe5a2326cd0 .functor BUFZ 1, v0x7fe5a2326240_0, C4<0>, C4<0>, C4<0>;
L_0x7fe5a2326d80 .functor BUFZ 32, v0x7fe5a23248a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe5a2326e60 .functor BUFZ 3, v0x7fe5a2324b10_0, C4<000>, C4<000>, C4<000>;
L_0x7fe5a2326ef0 .functor BUFZ 1, v0x7fe5a2324da0_0, C4<0>, C4<0>, C4<0>;
L_0x7fe5a2326fe0 .functor BUFZ 8, v0x7fe5a2325390_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fe5a2327070 .functor BUFZ 1, v0x7fe5a2325640_0, C4<0>, C4<0>, C4<0>;
L_0x7fe5a2327170 .functor BUFZ 1, v0x7fe5a2325830_0, C4<0>, C4<0>, C4<0>;
L_0x7fe5a2327200 .functor BUFZ 1, v0x7fe5a2325070_0, C4<0>, C4<0>, C4<0>;
o0x7fe5a2132008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a230d980_0 .net "clk", 0 0, o0x7fe5a2132008;  0 drivers
v0x7fe5a2324450_0 .var "current_segment_next", 0 0;
v0x7fe5a23244f0_0 .var "current_segment_reg", 0 0;
v0x7fe5a23245a0_0 .var "data_next", 7 0;
v0x7fe5a2324650_0 .var "data_reg", 7 0;
v0x7fe5a2324740_0 .net "m_axil_awaddr", 31 0, L_0x7fe5a2326d80;  1 drivers
v0x7fe5a23247f0_0 .var "m_axil_awaddr_next", 31 0;
v0x7fe5a23248a0_0 .var "m_axil_awaddr_reg", 31 0;
v0x7fe5a2324950_0 .net "m_axil_awprot", 2 0, L_0x7fe5a2326e60;  1 drivers
v0x7fe5a2324a60_0 .var "m_axil_awprot_next", 2 0;
v0x7fe5a2324b10_0 .var "m_axil_awprot_reg", 2 0;
o0x7fe5a2132218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a2324bc0_0 .net "m_axil_awready", 0 0, o0x7fe5a2132218;  0 drivers
v0x7fe5a2324c60_0 .net "m_axil_awvalid", 0 0, L_0x7fe5a2326ef0;  1 drivers
v0x7fe5a2324d00_0 .var "m_axil_awvalid_next", 0 0;
v0x7fe5a2324da0_0 .var "m_axil_awvalid_reg", 0 0;
v0x7fe5a2324e40_0 .net "m_axil_bready", 0 0, L_0x7fe5a2327200;  1 drivers
v0x7fe5a2324ee0_0 .var "m_axil_bready_next", 0 0;
v0x7fe5a2325070_0 .var "m_axil_bready_reg", 0 0;
o0x7fe5a2132368 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fe5a2325100_0 .net "m_axil_bresp", 1 0, o0x7fe5a2132368;  0 drivers
o0x7fe5a2132398 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a2325190_0 .net "m_axil_bvalid", 0 0, o0x7fe5a2132398;  0 drivers
v0x7fe5a2325230_0 .net "m_axil_wdata", 7 0, L_0x7fe5a2326fe0;  1 drivers
v0x7fe5a23252e0_0 .var "m_axil_wdata_next", 7 0;
v0x7fe5a2325390_0 .var "m_axil_wdata_reg", 7 0;
o0x7fe5a2132458 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a2325440_0 .net "m_axil_wready", 0 0, o0x7fe5a2132458;  0 drivers
v0x7fe5a23254e0_0 .net "m_axil_wstrb", 0 0, L_0x7fe5a2327070;  1 drivers
v0x7fe5a2325590_0 .var "m_axil_wstrb_next", 0 0;
v0x7fe5a2325640_0 .var "m_axil_wstrb_reg", 0 0;
v0x7fe5a23256f0_0 .net "m_axil_wvalid", 0 0, L_0x7fe5a2327170;  1 drivers
v0x7fe5a2325790_0 .var "m_axil_wvalid_next", 0 0;
v0x7fe5a2325830_0 .var "m_axil_wvalid_reg", 0 0;
o0x7fe5a21325a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a23258d0_0 .net "rst", 0 0, o0x7fe5a21325a8;  0 drivers
o0x7fe5a21325d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe5a2325970_0 .net "s_axil_awaddr", 31 0, o0x7fe5a21325d8;  0 drivers
o0x7fe5a2132608 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fe5a2325a20_0 .net "s_axil_awprot", 2 0, o0x7fe5a2132608;  0 drivers
v0x7fe5a2324f90_0 .net "s_axil_awready", 0 0, L_0x7fe5a23249e0;  1 drivers
v0x7fe5a2325cb0_0 .var "s_axil_awready_next", 0 0;
v0x7fe5a2325d40_0 .var "s_axil_awready_reg", 0 0;
o0x7fe5a21326c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a2325dd0_0 .net "s_axil_awvalid", 0 0, o0x7fe5a21326c8;  0 drivers
o0x7fe5a21326f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a2325e60_0 .net "s_axil_bready", 0 0, o0x7fe5a21326f8;  0 drivers
v0x7fe5a2325ef0_0 .net "s_axil_bresp", 1 0, L_0x7fe5a2326c00;  1 drivers
v0x7fe5a2325fa0_0 .var "s_axil_bresp_next", 1 0;
v0x7fe5a2326050_0 .var "s_axil_bresp_reg", 1 0;
v0x7fe5a2326100_0 .net "s_axil_bvalid", 0 0, L_0x7fe5a2326cd0;  1 drivers
v0x7fe5a23261a0_0 .var "s_axil_bvalid_next", 0 0;
v0x7fe5a2326240_0 .var "s_axil_bvalid_reg", 0 0;
o0x7fe5a2132848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fe5a23262e0_0 .net "s_axil_wdata", 7 0, o0x7fe5a2132848;  0 drivers
v0x7fe5a2326390_0 .net "s_axil_wready", 0 0, L_0x7fe5a230d540;  1 drivers
v0x7fe5a2326430_0 .var "s_axil_wready_next", 0 0;
v0x7fe5a23264d0_0 .var "s_axil_wready_reg", 0 0;
o0x7fe5a2132908 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a2326570_0 .net "s_axil_wstrb", 0 0, o0x7fe5a2132908;  0 drivers
o0x7fe5a2132938 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe5a2326620_0 .net "s_axil_wvalid", 0 0, o0x7fe5a2132938;  0 drivers
v0x7fe5a23266c0_0 .var "state_next", 1 0;
v0x7fe5a2326770_0 .var "state_reg", 1 0;
v0x7fe5a2326820_0 .var "strb_next", 0 0;
v0x7fe5a23268d0_0 .var "strb_reg", 0 0;
E_0x7fe5a230dbe0 .event posedge, v0x7fe5a230d980_0;
E_0x7fe5a230dc20/0 .event anyedge, v0x7fe5a2324650_0, v0x7fe5a23268d0_0, v0x7fe5a23244f0_0, v0x7fe5a2326050_0;
E_0x7fe5a230dc20/1 .event anyedge, v0x7fe5a2326240_0, v0x7fe5a2325e60_0, v0x7fe5a23248a0_0, v0x7fe5a2324b10_0;
E_0x7fe5a230dc20/2 .event anyedge, v0x7fe5a2324da0_0, v0x7fe5a2324bc0_0, v0x7fe5a2325390_0, v0x7fe5a2325640_0;
E_0x7fe5a230dc20/3 .event anyedge, v0x7fe5a2325830_0, v0x7fe5a2325440_0, v0x7fe5a2326770_0, v0x7fe5a2324c60_0;
E_0x7fe5a230dc20/4 .event anyedge, v0x7fe5a2324f90_0, v0x7fe5a2325dd0_0, v0x7fe5a2325970_0, v0x7fe5a2325a20_0;
E_0x7fe5a230dc20/5 .event anyedge, v0x7fe5a23256f0_0, v0x7fe5a2326390_0, v0x7fe5a2326620_0, v0x7fe5a23262e0_0;
E_0x7fe5a230dc20/6 .event anyedge, v0x7fe5a2326570_0, v0x7fe5a2326100_0, v0x7fe5a2324e40_0, v0x7fe5a2325190_0;
E_0x7fe5a230dc20/7 .event anyedge, v0x7fe5a2325100_0;
E_0x7fe5a230dc20 .event/or E_0x7fe5a230dc20/0, E_0x7fe5a230dc20/1, E_0x7fe5a230dc20/2, E_0x7fe5a230dc20/3, E_0x7fe5a230dc20/4, E_0x7fe5a230dc20/5, E_0x7fe5a230dc20/6, E_0x7fe5a230dc20/7;
    .scope S_0x7fe5a230c7a0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5a2326770_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe5a2324650_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a23268d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a23244f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2325d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a23264d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5a2326050_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2326240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe5a23248a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe5a2324b10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2324da0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe5a2325390_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2325640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2325830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2325070_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7fe5a230c7a0;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x7fe5a230c7a0;
T_2 ;
    %wait E_0x7fe5a230dc20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5a23266c0_0, 0, 2;
    %load/vec4 v0x7fe5a2324650_0;
    %store/vec4 v0x7fe5a23245a0_0, 0, 8;
    %load/vec4 v0x7fe5a23268d0_0;
    %store/vec4 v0x7fe5a2326820_0, 0, 1;
    %load/vec4 v0x7fe5a23244f0_0;
    %store/vec4 v0x7fe5a2324450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2325cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2326430_0, 0, 1;
    %load/vec4 v0x7fe5a2326050_0;
    %store/vec4 v0x7fe5a2325fa0_0, 0, 2;
    %load/vec4 v0x7fe5a2326240_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x7fe5a2325e60_0;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x7fe5a23261a0_0, 0, 1;
    %load/vec4 v0x7fe5a23248a0_0;
    %store/vec4 v0x7fe5a23247f0_0, 0, 32;
    %load/vec4 v0x7fe5a2324b10_0;
    %store/vec4 v0x7fe5a2324a60_0, 0, 3;
    %load/vec4 v0x7fe5a2324da0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.1, 8;
    %load/vec4 v0x7fe5a2324bc0_0;
    %nor/r;
    %and;
T_2.1;
    %store/vec4 v0x7fe5a2324d00_0, 0, 1;
    %load/vec4 v0x7fe5a2325390_0;
    %store/vec4 v0x7fe5a23252e0_0, 0, 8;
    %load/vec4 v0x7fe5a2325640_0;
    %store/vec4 v0x7fe5a2325590_0, 0, 1;
    %load/vec4 v0x7fe5a2325830_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x7fe5a2325440_0;
    %nor/r;
    %and;
T_2.2;
    %store/vec4 v0x7fe5a2325790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2324ee0_0, 0, 1;
    %load/vec4 v0x7fe5a2326770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7fe5a2324c60_0;
    %nor/r;
    %store/vec4 v0x7fe5a2325cb0_0, 0, 1;
    %load/vec4 v0x7fe5a2324f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v0x7fe5a2325dd0_0;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2325cb0_0, 0, 1;
    %load/vec4 v0x7fe5a2325970_0;
    %store/vec4 v0x7fe5a23247f0_0, 0, 32;
    %load/vec4 v0x7fe5a2325a20_0;
    %store/vec4 v0x7fe5a2324a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5a2324d00_0, 0, 1;
    %load/vec4 v0x7fe5a23256f0_0;
    %nor/r;
    %store/vec4 v0x7fe5a2326430_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe5a23266c0_0, 0, 2;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5a23266c0_0, 0, 2;
T_2.8 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7fe5a23256f0_0;
    %nor/r;
    %store/vec4 v0x7fe5a2326430_0, 0, 1;
    %load/vec4 v0x7fe5a2326390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0x7fe5a2326620_0;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2326430_0, 0, 1;
    %load/vec4 v0x7fe5a23262e0_0;
    %store/vec4 v0x7fe5a23252e0_0, 0, 8;
    %load/vec4 v0x7fe5a2326570_0;
    %store/vec4 v0x7fe5a2325590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5a2325790_0, 0, 1;
    %load/vec4 v0x7fe5a2326100_0;
    %nor/r;
    %store/vec4 v0x7fe5a2324ee0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe5a23266c0_0, 0, 2;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe5a23266c0_0, 0, 2;
T_2.11 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x7fe5a2326100_0;
    %nor/r;
    %store/vec4 v0x7fe5a2324ee0_0, 0, 1;
    %load/vec4 v0x7fe5a2324e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.15, 9;
    %load/vec4 v0x7fe5a2325190_0;
    %and;
T_2.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe5a2324ee0_0, 0, 1;
    %load/vec4 v0x7fe5a2325100_0;
    %store/vec4 v0x7fe5a2325fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe5a23261a0_0, 0, 1;
    %load/vec4 v0x7fe5a2324c60_0;
    %nor/r;
    %store/vec4 v0x7fe5a2325cb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe5a23266c0_0, 0, 2;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe5a23266c0_0, 0, 2;
T_2.14 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe5a230c7a0;
T_3 ;
    %wait E_0x7fe5a230dbe0;
    %load/vec4 v0x7fe5a23266c0_0;
    %assign/vec4 v0x7fe5a2326770_0, 0;
    %load/vec4 v0x7fe5a23245a0_0;
    %assign/vec4 v0x7fe5a2324650_0, 0;
    %load/vec4 v0x7fe5a2326820_0;
    %assign/vec4 v0x7fe5a23268d0_0, 0;
    %load/vec4 v0x7fe5a2324450_0;
    %assign/vec4 v0x7fe5a23244f0_0, 0;
    %load/vec4 v0x7fe5a2325cb0_0;
    %assign/vec4 v0x7fe5a2325d40_0, 0;
    %load/vec4 v0x7fe5a2326430_0;
    %assign/vec4 v0x7fe5a23264d0_0, 0;
    %load/vec4 v0x7fe5a2325fa0_0;
    %assign/vec4 v0x7fe5a2326050_0, 0;
    %load/vec4 v0x7fe5a23261a0_0;
    %assign/vec4 v0x7fe5a2326240_0, 0;
    %load/vec4 v0x7fe5a23247f0_0;
    %assign/vec4 v0x7fe5a23248a0_0, 0;
    %load/vec4 v0x7fe5a2324a60_0;
    %assign/vec4 v0x7fe5a2324b10_0, 0;
    %load/vec4 v0x7fe5a2324d00_0;
    %assign/vec4 v0x7fe5a2324da0_0, 0;
    %load/vec4 v0x7fe5a23252e0_0;
    %assign/vec4 v0x7fe5a2325390_0, 0;
    %load/vec4 v0x7fe5a2325590_0;
    %assign/vec4 v0x7fe5a2325640_0, 0;
    %load/vec4 v0x7fe5a2325790_0;
    %assign/vec4 v0x7fe5a2325830_0, 0;
    %load/vec4 v0x7fe5a2324ee0_0;
    %assign/vec4 v0x7fe5a2325070_0, 0;
    %load/vec4 v0x7fe5a23258d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe5a2326770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe5a2325d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe5a23264d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe5a2326240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe5a2324da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe5a2325830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe5a2325070_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/Users/fatimafarooq/Desktop/axi_LLM/responses/axil_adapter_wr.v";
