// Seed: 1908569093
module module_0 (
    output wand id_0,
    input tri id_1,
    input wire id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11
    , id_21,
    input uwire id_12,
    input uwire id_13,
    output uwire id_14
    , id_22,
    output supply0 id_15,
    input supply0 id_16,
    output supply1 id_17,
    input tri id_18,
    output wor id_19
);
  assign id_10 = id_8 - id_5;
  if (id_13) begin
    genvar id_23;
    wire id_24;
    assign id_10 = id_16;
  end
  assign id_0 = id_11;
  wire id_25;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri1 id_7
);
  assign id_7 = id_0 ^ id_0;
  module_0(
      id_7,
      id_0,
      id_4,
      id_5,
      id_6,
      id_4,
      id_1,
      id_5,
      id_3,
      id_3,
      id_7,
      id_0,
      id_6,
      id_3,
      id_7,
      id_5,
      id_0,
      id_7,
      id_3,
      id_7
  );
endmodule
