// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module e2e_system_correlator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        output_r_address1,
        output_r_ce1,
        output_r_q1,
        input_r_dout,
        input_r_empty_n,
        input_r_read
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state22 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [5:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [35:0] output_r_d0;
output  [5:0] output_r_address1;
output   output_r_ce1;
input  [35:0] output_r_q1;
input  [35:0] input_r_dout;
input   input_r_empty_n;
output   input_r_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_r_ce0;
reg output_r_we0;
reg output_r_ce1;
reg input_r_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [35:0] temp_input_V_29;
reg   [35:0] temp_input_V_28;
reg   [35:0] temp_input_V_27;
reg   [35:0] temp_input_V_26;
reg   [35:0] temp_input_V_25;
reg   [35:0] temp_input_V_24;
reg   [35:0] temp_input_V_23;
reg   [35:0] temp_input_V_22;
reg   [35:0] temp_input_V_21;
reg   [35:0] temp_input_V_20;
reg   [35:0] temp_input_V_19;
reg   [35:0] temp_input_V_18;
reg   [35:0] temp_input_V_17;
reg   [35:0] temp_input_V_16;
reg   [35:0] temp_input_V_15;
reg   [35:0] temp_input_V_14;
reg   [35:0] temp_input_V_13;
reg   [35:0] temp_input_V_12;
reg   [35:0] temp_input_V_11;
reg   [35:0] temp_input_V_10;
reg   [35:0] temp_input_V_9;
reg   [35:0] temp_input_V_8;
reg   [35:0] temp_input_V_7;
reg   [35:0] temp_input_V_6;
reg   [35:0] temp_input_V_5;
reg   [35:0] temp_input_V_4;
reg   [35:0] temp_input_V_3;
reg   [35:0] temp_input_V_2;
reg   [35:0] temp_input_V_1;
reg   [35:0] temp_input_V_0;
wire   [5:0] codebook_V_0_address0;
reg    codebook_V_0_ce0;
wire   [1:0] codebook_V_0_q0;
wire   [5:0] codebook_V_1_address0;
reg    codebook_V_1_ce0;
wire   [1:0] codebook_V_1_q0;
wire   [5:0] codebook_V_2_address0;
reg    codebook_V_2_ce0;
wire   [1:0] codebook_V_2_q0;
wire   [5:0] codebook_V_3_address0;
reg    codebook_V_3_ce0;
wire   [1:0] codebook_V_3_q0;
wire   [5:0] codebook_V_4_address0;
reg    codebook_V_4_ce0;
wire   [1:0] codebook_V_4_q0;
wire   [5:0] codebook_V_5_address0;
reg    codebook_V_5_ce0;
wire   [1:0] codebook_V_5_q0;
wire   [5:0] codebook_V_6_address0;
reg    codebook_V_6_ce0;
wire   [1:0] codebook_V_6_q0;
wire   [5:0] codebook_V_7_address0;
reg    codebook_V_7_ce0;
wire   [1:0] codebook_V_7_q0;
wire   [5:0] codebook_V_8_address0;
reg    codebook_V_8_ce0;
wire   [1:0] codebook_V_8_q0;
wire   [5:0] codebook_V_9_address0;
reg    codebook_V_9_ce0;
wire   [1:0] codebook_V_9_q0;
wire   [5:0] codebook_V_10_address0;
reg    codebook_V_10_ce0;
wire   [1:0] codebook_V_10_q0;
wire   [5:0] codebook_V_11_address0;
reg    codebook_V_11_ce0;
wire   [1:0] codebook_V_11_q0;
wire   [5:0] codebook_V_12_address0;
reg    codebook_V_12_ce0;
wire   [1:0] codebook_V_12_q0;
wire   [5:0] codebook_V_13_address0;
reg    codebook_V_13_ce0;
wire   [1:0] codebook_V_13_q0;
wire   [5:0] codebook_V_14_address0;
reg    codebook_V_14_ce0;
wire   [1:0] codebook_V_14_q0;
wire   [5:0] codebook_V_15_address0;
reg    codebook_V_15_ce0;
wire   [1:0] codebook_V_15_q0;
wire   [5:0] codebook_V_16_address0;
reg    codebook_V_16_ce0;
wire   [1:0] codebook_V_16_q0;
wire   [5:0] codebook_V_17_address0;
reg    codebook_V_17_ce0;
wire   [1:0] codebook_V_17_q0;
wire   [5:0] codebook_V_18_address0;
reg    codebook_V_18_ce0;
wire   [1:0] codebook_V_18_q0;
wire   [5:0] codebook_V_19_address0;
reg    codebook_V_19_ce0;
wire   [1:0] codebook_V_19_q0;
wire   [5:0] codebook_V_20_address0;
reg    codebook_V_20_ce0;
wire   [1:0] codebook_V_20_q0;
wire   [5:0] codebook_V_21_address0;
reg    codebook_V_21_ce0;
wire   [1:0] codebook_V_21_q0;
wire   [5:0] codebook_V_22_address0;
reg    codebook_V_22_ce0;
wire   [1:0] codebook_V_22_q0;
wire   [5:0] codebook_V_23_address0;
reg    codebook_V_23_ce0;
wire   [1:0] codebook_V_23_q0;
wire   [5:0] codebook_V_24_address0;
reg    codebook_V_24_ce0;
wire   [1:0] codebook_V_24_q0;
wire   [5:0] codebook_V_25_address0;
reg    codebook_V_25_ce0;
wire   [1:0] codebook_V_25_q0;
wire   [5:0] codebook_V_26_address0;
reg    codebook_V_26_ce0;
wire   [1:0] codebook_V_26_q0;
wire   [5:0] codebook_V_27_address0;
reg    codebook_V_27_ce0;
wire   [1:0] codebook_V_27_q0;
wire   [5:0] codebook_V_28_address0;
reg    codebook_V_28_ce0;
wire   [1:0] codebook_V_28_q0;
wire   [5:0] codebook_V_29_address0;
reg    codebook_V_29_ce0;
wire   [1:0] codebook_V_29_q0;
wire   [5:0] codebook_V_30_address0;
reg    codebook_V_30_ce0;
wire   [1:0] codebook_V_30_q0;
reg    input_r_blk_n;
reg   [5:0] i_reg_617;
wire  signed [37:0] sext_ln1116_fu_928_p1;
reg  signed [37:0] sext_ln1116_reg_2169;
reg    ap_block_state1;
wire  signed [37:0] sext_ln1116_1_fu_932_p1;
reg  signed [37:0] sext_ln1116_1_reg_2174;
wire  signed [37:0] sext_ln1116_2_fu_936_p1;
reg  signed [37:0] sext_ln1116_2_reg_2179;
wire  signed [37:0] sext_ln1116_3_fu_940_p1;
reg  signed [37:0] sext_ln1116_3_reg_2184;
wire  signed [37:0] sext_ln1116_4_fu_944_p1;
reg  signed [37:0] sext_ln1116_4_reg_2189;
wire  signed [37:0] sext_ln1116_5_fu_948_p1;
reg  signed [37:0] sext_ln1116_5_reg_2194;
wire  signed [37:0] sext_ln1116_6_fu_952_p1;
reg  signed [37:0] sext_ln1116_6_reg_2199;
wire  signed [37:0] sext_ln1116_7_fu_956_p1;
reg  signed [37:0] sext_ln1116_7_reg_2204;
wire  signed [37:0] sext_ln1116_8_fu_960_p1;
reg  signed [37:0] sext_ln1116_8_reg_2209;
wire  signed [37:0] sext_ln1116_9_fu_964_p1;
reg  signed [37:0] sext_ln1116_9_reg_2214;
wire  signed [37:0] sext_ln1116_10_fu_968_p1;
reg  signed [37:0] sext_ln1116_10_reg_2219;
wire  signed [37:0] sext_ln1116_11_fu_972_p1;
reg  signed [37:0] sext_ln1116_11_reg_2224;
wire  signed [37:0] sext_ln1116_12_fu_976_p1;
reg  signed [37:0] sext_ln1116_12_reg_2229;
wire  signed [37:0] sext_ln1116_13_fu_980_p1;
reg  signed [37:0] sext_ln1116_13_reg_2234;
wire  signed [37:0] sext_ln1116_14_fu_984_p1;
reg  signed [37:0] sext_ln1116_14_reg_2239;
wire  signed [37:0] sext_ln1116_15_fu_988_p1;
reg  signed [37:0] sext_ln1116_15_reg_2244;
wire  signed [37:0] sext_ln1116_16_fu_992_p1;
reg  signed [37:0] sext_ln1116_16_reg_2249;
wire  signed [37:0] sext_ln1116_17_fu_996_p1;
reg  signed [37:0] sext_ln1116_17_reg_2254;
wire  signed [37:0] sext_ln1116_18_fu_1000_p1;
reg  signed [37:0] sext_ln1116_18_reg_2259;
wire  signed [37:0] sext_ln1116_19_fu_1004_p1;
reg  signed [37:0] sext_ln1116_19_reg_2264;
wire  signed [37:0] sext_ln1116_20_fu_1008_p1;
reg  signed [37:0] sext_ln1116_20_reg_2269;
wire  signed [37:0] sext_ln1116_21_fu_1012_p1;
reg  signed [37:0] sext_ln1116_21_reg_2274;
wire  signed [37:0] sext_ln1116_22_fu_1016_p1;
reg  signed [37:0] sext_ln1116_22_reg_2279;
wire  signed [37:0] sext_ln1116_23_fu_1020_p1;
reg  signed [37:0] sext_ln1116_23_reg_2284;
wire  signed [37:0] sext_ln1116_24_fu_1024_p1;
reg  signed [37:0] sext_ln1116_24_reg_2289;
wire  signed [37:0] sext_ln1116_25_fu_1028_p1;
reg  signed [37:0] sext_ln1116_25_reg_2294;
wire  signed [37:0] sext_ln1116_26_fu_1032_p1;
reg  signed [37:0] sext_ln1116_26_reg_2299;
wire  signed [37:0] sext_ln1116_27_fu_1036_p1;
reg  signed [37:0] sext_ln1116_27_reg_2304;
wire  signed [37:0] sext_ln1116_28_fu_1040_p1;
reg  signed [37:0] sext_ln1116_28_reg_2309;
wire  signed [37:0] sext_ln1116_29_fu_1044_p1;
reg  signed [37:0] sext_ln1116_29_reg_2314;
wire  signed [37:0] sext_ln1116_30_fu_1048_p1;
reg  signed [37:0] sext_ln1116_30_reg_2319;
wire   [0:0] icmp_ln99_fu_1052_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] add_ln99_fu_1058_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [5:0] output_addr_reg_2488;
reg   [5:0] output_addr_reg_2488_pp0_iter1_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter2_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter3_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter4_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter5_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter6_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter7_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter8_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter9_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter10_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter11_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter12_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter13_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter14_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter15_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter16_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter17_reg;
reg   [5:0] output_addr_reg_2488_pp0_iter18_reg;
reg  signed [1:0] codebook_V_0_load_reg_2494;
reg  signed [1:0] codebook_V_1_load_reg_2499;
reg  signed [1:0] codebook_V_2_load_reg_2504;
reg   [1:0] codebook_V_3_load_reg_2509;
reg  signed [1:0] codebook_V_3_load_reg_2509_pp0_iter2_reg;
reg   [1:0] codebook_V_4_load_reg_2514;
reg  signed [1:0] codebook_V_4_load_reg_2514_pp0_iter2_reg;
reg   [1:0] codebook_V_5_load_reg_2519;
reg   [1:0] codebook_V_5_load_reg_2519_pp0_iter2_reg;
reg  signed [1:0] codebook_V_5_load_reg_2519_pp0_iter3_reg;
reg   [1:0] codebook_V_6_load_reg_2524;
reg   [1:0] codebook_V_6_load_reg_2524_pp0_iter2_reg;
reg  signed [1:0] codebook_V_6_load_reg_2524_pp0_iter3_reg;
reg   [1:0] codebook_V_7_load_reg_2529;
reg   [1:0] codebook_V_7_load_reg_2529_pp0_iter2_reg;
reg   [1:0] codebook_V_7_load_reg_2529_pp0_iter3_reg;
reg  signed [1:0] codebook_V_7_load_reg_2529_pp0_iter4_reg;
reg   [1:0] codebook_V_8_load_reg_2534;
reg   [1:0] codebook_V_8_load_reg_2534_pp0_iter2_reg;
reg   [1:0] codebook_V_8_load_reg_2534_pp0_iter3_reg;
reg  signed [1:0] codebook_V_8_load_reg_2534_pp0_iter4_reg;
reg   [1:0] codebook_V_9_load_reg_2539;
reg   [1:0] codebook_V_9_load_reg_2539_pp0_iter2_reg;
reg   [1:0] codebook_V_9_load_reg_2539_pp0_iter3_reg;
reg   [1:0] codebook_V_9_load_reg_2539_pp0_iter4_reg;
reg  signed [1:0] codebook_V_9_load_reg_2539_pp0_iter5_reg;
reg   [1:0] codebook_V_10_load_reg_2544;
reg   [1:0] codebook_V_10_load_reg_2544_pp0_iter2_reg;
reg   [1:0] codebook_V_10_load_reg_2544_pp0_iter3_reg;
reg   [1:0] codebook_V_10_load_reg_2544_pp0_iter4_reg;
reg  signed [1:0] codebook_V_10_load_reg_2544_pp0_iter5_reg;
reg   [1:0] codebook_V_11_load_reg_2549;
reg   [1:0] codebook_V_11_load_reg_2549_pp0_iter2_reg;
reg   [1:0] codebook_V_11_load_reg_2549_pp0_iter3_reg;
reg   [1:0] codebook_V_11_load_reg_2549_pp0_iter4_reg;
reg   [1:0] codebook_V_11_load_reg_2549_pp0_iter5_reg;
reg  signed [1:0] codebook_V_11_load_reg_2549_pp0_iter6_reg;
reg   [1:0] codebook_V_12_load_reg_2554;
reg   [1:0] codebook_V_12_load_reg_2554_pp0_iter2_reg;
reg   [1:0] codebook_V_12_load_reg_2554_pp0_iter3_reg;
reg   [1:0] codebook_V_12_load_reg_2554_pp0_iter4_reg;
reg   [1:0] codebook_V_12_load_reg_2554_pp0_iter5_reg;
reg  signed [1:0] codebook_V_12_load_reg_2554_pp0_iter6_reg;
reg   [1:0] codebook_V_13_load_reg_2559;
reg   [1:0] codebook_V_13_load_reg_2559_pp0_iter2_reg;
reg   [1:0] codebook_V_13_load_reg_2559_pp0_iter3_reg;
reg   [1:0] codebook_V_13_load_reg_2559_pp0_iter4_reg;
reg   [1:0] codebook_V_13_load_reg_2559_pp0_iter5_reg;
reg   [1:0] codebook_V_13_load_reg_2559_pp0_iter6_reg;
reg  signed [1:0] codebook_V_13_load_reg_2559_pp0_iter7_reg;
reg   [1:0] codebook_V_14_load_reg_2564;
reg   [1:0] codebook_V_14_load_reg_2564_pp0_iter2_reg;
reg   [1:0] codebook_V_14_load_reg_2564_pp0_iter3_reg;
reg   [1:0] codebook_V_14_load_reg_2564_pp0_iter4_reg;
reg   [1:0] codebook_V_14_load_reg_2564_pp0_iter5_reg;
reg   [1:0] codebook_V_14_load_reg_2564_pp0_iter6_reg;
reg  signed [1:0] codebook_V_14_load_reg_2564_pp0_iter7_reg;
reg   [1:0] codebook_V_15_load_reg_2569;
reg   [1:0] codebook_V_15_load_reg_2569_pp0_iter2_reg;
reg   [1:0] codebook_V_15_load_reg_2569_pp0_iter3_reg;
reg   [1:0] codebook_V_15_load_reg_2569_pp0_iter4_reg;
reg   [1:0] codebook_V_15_load_reg_2569_pp0_iter5_reg;
reg   [1:0] codebook_V_15_load_reg_2569_pp0_iter6_reg;
reg   [1:0] codebook_V_15_load_reg_2569_pp0_iter7_reg;
reg  signed [1:0] codebook_V_15_load_reg_2569_pp0_iter8_reg;
reg   [1:0] codebook_V_16_load_reg_2574;
reg   [1:0] codebook_V_16_load_reg_2574_pp0_iter2_reg;
reg   [1:0] codebook_V_16_load_reg_2574_pp0_iter3_reg;
reg   [1:0] codebook_V_16_load_reg_2574_pp0_iter4_reg;
reg   [1:0] codebook_V_16_load_reg_2574_pp0_iter5_reg;
reg   [1:0] codebook_V_16_load_reg_2574_pp0_iter6_reg;
reg   [1:0] codebook_V_16_load_reg_2574_pp0_iter7_reg;
reg  signed [1:0] codebook_V_16_load_reg_2574_pp0_iter8_reg;
reg   [1:0] codebook_V_17_load_reg_2579;
reg   [1:0] codebook_V_17_load_reg_2579_pp0_iter2_reg;
reg   [1:0] codebook_V_17_load_reg_2579_pp0_iter3_reg;
reg   [1:0] codebook_V_17_load_reg_2579_pp0_iter4_reg;
reg   [1:0] codebook_V_17_load_reg_2579_pp0_iter5_reg;
reg   [1:0] codebook_V_17_load_reg_2579_pp0_iter6_reg;
reg   [1:0] codebook_V_17_load_reg_2579_pp0_iter7_reg;
reg   [1:0] codebook_V_17_load_reg_2579_pp0_iter8_reg;
reg  signed [1:0] codebook_V_17_load_reg_2579_pp0_iter9_reg;
reg   [1:0] codebook_V_18_load_reg_2584;
reg   [1:0] codebook_V_18_load_reg_2584_pp0_iter2_reg;
reg   [1:0] codebook_V_18_load_reg_2584_pp0_iter3_reg;
reg   [1:0] codebook_V_18_load_reg_2584_pp0_iter4_reg;
reg   [1:0] codebook_V_18_load_reg_2584_pp0_iter5_reg;
reg   [1:0] codebook_V_18_load_reg_2584_pp0_iter6_reg;
reg   [1:0] codebook_V_18_load_reg_2584_pp0_iter7_reg;
reg   [1:0] codebook_V_18_load_reg_2584_pp0_iter8_reg;
reg  signed [1:0] codebook_V_18_load_reg_2584_pp0_iter9_reg;
reg   [1:0] codebook_V_19_load_reg_2589;
reg   [1:0] codebook_V_19_load_reg_2589_pp0_iter2_reg;
reg   [1:0] codebook_V_19_load_reg_2589_pp0_iter3_reg;
reg   [1:0] codebook_V_19_load_reg_2589_pp0_iter4_reg;
reg   [1:0] codebook_V_19_load_reg_2589_pp0_iter5_reg;
reg   [1:0] codebook_V_19_load_reg_2589_pp0_iter6_reg;
reg   [1:0] codebook_V_19_load_reg_2589_pp0_iter7_reg;
reg   [1:0] codebook_V_19_load_reg_2589_pp0_iter8_reg;
reg   [1:0] codebook_V_19_load_reg_2589_pp0_iter9_reg;
reg  signed [1:0] codebook_V_19_load_reg_2589_pp0_iter10_reg;
reg   [1:0] codebook_V_20_load_reg_2594;
reg   [1:0] codebook_V_20_load_reg_2594_pp0_iter2_reg;
reg   [1:0] codebook_V_20_load_reg_2594_pp0_iter3_reg;
reg   [1:0] codebook_V_20_load_reg_2594_pp0_iter4_reg;
reg   [1:0] codebook_V_20_load_reg_2594_pp0_iter5_reg;
reg   [1:0] codebook_V_20_load_reg_2594_pp0_iter6_reg;
reg   [1:0] codebook_V_20_load_reg_2594_pp0_iter7_reg;
reg   [1:0] codebook_V_20_load_reg_2594_pp0_iter8_reg;
reg   [1:0] codebook_V_20_load_reg_2594_pp0_iter9_reg;
reg  signed [1:0] codebook_V_20_load_reg_2594_pp0_iter10_reg;
reg   [1:0] codebook_V_21_load_reg_2599;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter2_reg;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter3_reg;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter4_reg;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter5_reg;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter6_reg;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter7_reg;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter8_reg;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter9_reg;
reg   [1:0] codebook_V_21_load_reg_2599_pp0_iter10_reg;
reg  signed [1:0] codebook_V_21_load_reg_2599_pp0_iter11_reg;
reg   [1:0] codebook_V_22_load_reg_2604;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter2_reg;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter3_reg;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter4_reg;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter5_reg;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter6_reg;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter7_reg;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter8_reg;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter9_reg;
reg   [1:0] codebook_V_22_load_reg_2604_pp0_iter10_reg;
reg  signed [1:0] codebook_V_22_load_reg_2604_pp0_iter11_reg;
reg   [1:0] codebook_V_23_load_reg_2609;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter2_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter3_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter4_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter5_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter6_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter7_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter8_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter9_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter10_reg;
reg   [1:0] codebook_V_23_load_reg_2609_pp0_iter11_reg;
reg  signed [1:0] codebook_V_23_load_reg_2609_pp0_iter12_reg;
reg   [1:0] codebook_V_24_load_reg_2614;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter2_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter3_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter4_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter5_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter6_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter7_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter8_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter9_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter10_reg;
reg   [1:0] codebook_V_24_load_reg_2614_pp0_iter11_reg;
reg  signed [1:0] codebook_V_24_load_reg_2614_pp0_iter12_reg;
reg   [1:0] codebook_V_25_load_reg_2619;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter2_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter3_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter4_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter5_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter6_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter7_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter8_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter9_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter10_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter11_reg;
reg   [1:0] codebook_V_25_load_reg_2619_pp0_iter12_reg;
reg  signed [1:0] codebook_V_25_load_reg_2619_pp0_iter13_reg;
reg   [1:0] codebook_V_26_load_reg_2624;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter2_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter3_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter4_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter5_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter6_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter7_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter8_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter9_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter10_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter11_reg;
reg   [1:0] codebook_V_26_load_reg_2624_pp0_iter12_reg;
reg  signed [1:0] codebook_V_26_load_reg_2624_pp0_iter13_reg;
reg   [1:0] codebook_V_27_load_reg_2629;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter2_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter3_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter4_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter5_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter6_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter7_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter8_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter9_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter10_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter11_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter12_reg;
reg   [1:0] codebook_V_27_load_reg_2629_pp0_iter13_reg;
reg  signed [1:0] codebook_V_27_load_reg_2629_pp0_iter14_reg;
reg   [1:0] codebook_V_28_load_reg_2634;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter2_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter3_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter4_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter5_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter6_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter7_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter8_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter9_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter10_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter11_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter12_reg;
reg   [1:0] codebook_V_28_load_reg_2634_pp0_iter13_reg;
reg  signed [1:0] codebook_V_28_load_reg_2634_pp0_iter14_reg;
reg   [1:0] codebook_V_29_load_reg_2639;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter2_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter3_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter4_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter5_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter6_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter7_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter8_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter9_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter10_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter11_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter12_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter13_reg;
reg   [1:0] codebook_V_29_load_reg_2639_pp0_iter14_reg;
reg  signed [1:0] codebook_V_29_load_reg_2639_pp0_iter15_reg;
reg   [1:0] codebook_V_30_load_reg_2644;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter2_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter3_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter4_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter5_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter6_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter7_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter8_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter9_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter10_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter11_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter12_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter13_reg;
reg   [1:0] codebook_V_30_load_reg_2644_pp0_iter14_reg;
reg  signed [1:0] codebook_V_30_load_reg_2644_pp0_iter15_reg;
reg   [32:0] tmp_reg_2664;
wire   [37:0] grp_fu_1111_p2;
reg   [37:0] mul_ln1118_12_reg_2669;
wire   [37:0] grp_fu_1119_p2;
reg   [37:0] mul_ln1118_13_reg_2674;
reg   [34:0] tmp_40_reg_2689;
wire   [37:0] grp_fu_1137_p2;
reg   [37:0] mul_ln1118_14_reg_2694;
wire   [37:0] grp_fu_1145_p2;
reg   [37:0] mul_ln1118_15_reg_2699;
reg   [35:0] tmp_2_reg_2714;
wire   [37:0] grp_fu_1214_p2;
reg   [37:0] mul_ln1118_16_reg_2719;
wire   [37:0] grp_fu_1222_p2;
reg   [37:0] mul_ln1118_17_reg_2724;
reg   [35:0] tmp_4_reg_2739;
wire   [37:0] grp_fu_1287_p2;
reg   [37:0] mul_ln1118_18_reg_2744;
wire   [37:0] grp_fu_1295_p2;
reg   [37:0] mul_ln1118_19_reg_2749;
reg   [35:0] tmp_6_reg_2764;
wire   [37:0] grp_fu_1356_p2;
reg   [37:0] mul_ln1118_20_reg_2769;
wire   [37:0] grp_fu_1364_p2;
reg   [37:0] mul_ln1118_21_reg_2774;
reg   [35:0] tmp_8_reg_2789;
wire   [37:0] grp_fu_1425_p2;
reg   [37:0] mul_ln1118_22_reg_2794;
wire   [37:0] grp_fu_1433_p2;
reg   [37:0] mul_ln1118_23_reg_2799;
reg   [35:0] tmp_10_reg_2814;
wire   [37:0] grp_fu_1494_p2;
reg   [37:0] mul_ln1118_24_reg_2819;
wire   [37:0] grp_fu_1502_p2;
reg   [37:0] mul_ln1118_25_reg_2824;
reg   [35:0] tmp_12_reg_2839;
wire   [37:0] grp_fu_1563_p2;
reg   [37:0] mul_ln1118_26_reg_2844;
wire   [37:0] grp_fu_1571_p2;
reg   [37:0] mul_ln1118_27_reg_2849;
reg   [35:0] tmp_14_reg_2864;
wire   [37:0] grp_fu_1632_p2;
reg   [37:0] mul_ln1118_28_reg_2869;
wire   [37:0] grp_fu_1640_p2;
reg   [37:0] mul_ln1118_29_reg_2874;
reg   [35:0] tmp_16_reg_2889;
wire   [37:0] grp_fu_1701_p2;
reg   [37:0] mul_ln1118_30_reg_2894;
wire   [37:0] grp_fu_1709_p2;
reg   [37:0] mul_ln1118_31_reg_2899;
reg   [35:0] tmp_18_reg_2914;
wire   [37:0] grp_fu_1770_p2;
reg   [37:0] mul_ln1118_32_reg_2919;
wire   [37:0] grp_fu_1778_p2;
reg   [37:0] mul_ln1118_33_reg_2924;
reg   [35:0] tmp_20_reg_2939;
wire   [37:0] grp_fu_1839_p2;
reg   [37:0] mul_ln1118_34_reg_2944;
wire   [37:0] grp_fu_1847_p2;
reg   [37:0] mul_ln1118_35_reg_2949;
reg   [35:0] tmp_22_reg_2964;
wire   [37:0] grp_fu_1908_p2;
reg   [37:0] mul_ln1118_36_reg_2969;
wire   [37:0] grp_fu_1916_p2;
reg   [37:0] mul_ln1118_37_reg_2974;
reg   [35:0] tmp_24_reg_2989;
wire   [37:0] grp_fu_1977_p2;
reg   [37:0] mul_ln1118_38_reg_2994;
wire   [37:0] grp_fu_1985_p2;
reg   [37:0] mul_ln1118_39_reg_2999;
reg   [35:0] tmp_26_reg_3014;
wire   [37:0] grp_fu_2046_p2;
reg   [37:0] mul_ln1118_40_reg_3019;
wire   [37:0] grp_fu_2054_p2;
reg   [37:0] mul_ln1118_41_reg_3024;
reg   [35:0] trunc_ln708_2_reg_3029;
reg   [35:0] output_load_reg_3035;
reg    ap_enable_reg_pp0_iter18;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter19;
wire   [63:0] i_cast_i_fu_1064_p1;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln1494_fu_2165_p2;
wire  signed [35:0] sext_ln1116_fu_928_p0;
wire  signed [35:0] sext_ln1116_1_fu_932_p0;
wire  signed [35:0] sext_ln1116_2_fu_936_p0;
wire  signed [35:0] sext_ln1116_3_fu_940_p0;
wire  signed [35:0] sext_ln1116_4_fu_944_p0;
wire  signed [35:0] sext_ln1116_5_fu_948_p0;
wire  signed [35:0] sext_ln1116_6_fu_952_p0;
wire  signed [35:0] sext_ln1116_7_fu_956_p0;
wire  signed [35:0] sext_ln1116_8_fu_960_p0;
wire  signed [35:0] sext_ln1116_9_fu_964_p0;
wire  signed [35:0] sext_ln1116_10_fu_968_p0;
wire  signed [35:0] sext_ln1116_11_fu_972_p0;
wire  signed [35:0] sext_ln1116_12_fu_976_p0;
wire  signed [35:0] sext_ln1116_13_fu_980_p0;
wire  signed [35:0] sext_ln1116_14_fu_984_p0;
wire  signed [35:0] sext_ln1116_15_fu_988_p0;
wire  signed [35:0] sext_ln1116_16_fu_992_p0;
wire  signed [35:0] sext_ln1116_17_fu_996_p0;
wire  signed [35:0] sext_ln1116_18_fu_1000_p0;
wire  signed [35:0] sext_ln1116_19_fu_1004_p0;
wire  signed [35:0] sext_ln1116_20_fu_1008_p0;
wire  signed [35:0] sext_ln1116_21_fu_1012_p0;
wire  signed [35:0] sext_ln1116_22_fu_1016_p0;
wire  signed [35:0] sext_ln1116_23_fu_1020_p0;
wire  signed [35:0] sext_ln1116_24_fu_1024_p0;
wire  signed [35:0] sext_ln1116_25_fu_1028_p0;
wire  signed [35:0] sext_ln1116_26_fu_1032_p0;
wire  signed [35:0] sext_ln1116_27_fu_1036_p0;
wire  signed [35:0] sext_ln1116_28_fu_1040_p0;
wire  signed [35:0] sext_ln1116_29_fu_1044_p0;
wire  signed [35:0] sext_ln1116_30_fu_1048_p0;
wire  signed [35:0] grp_fu_1103_p0;
wire  signed [35:0] grp_fu_1111_p0;
wire  signed [35:0] grp_fu_1119_p0;
wire   [37:0] grp_fu_1103_p2;
wire  signed [35:0] grp_fu_1137_p0;
wire  signed [35:0] grp_fu_1145_p0;
wire   [37:0] and_ln_fu_1150_p3;
wire  signed [38:0] sext_ln703_fu_1157_p1;
wire  signed [38:0] sext_ln1192_fu_1161_p1;
wire   [38:0] add_ln1192_fu_1164_p2;
wire   [33:0] trunc_ln_fu_1170_p4;
wire   [38:0] tmp_s_fu_1180_p3;
wire  signed [39:0] sext_ln1192_1_fu_1188_p1;
wire  signed [39:0] sext_ln1192_30_fu_1192_p1;
wire   [39:0] add_ln1192_11_fu_1195_p2;
wire  signed [35:0] grp_fu_1214_p0;
wire  signed [35:0] grp_fu_1222_p0;
wire   [39:0] tmp_41_fu_1227_p3;
wire  signed [40:0] sext_ln728_fu_1234_p1;
wire  signed [40:0] sext_ln1192_2_fu_1238_p1;
wire   [40:0] add_ln1192_12_fu_1241_p2;
wire   [35:0] tmp_1_fu_1247_p4;
wire   [40:0] and_ln728_1_fu_1257_p3;
wire  signed [40:0] sext_ln1192_3_fu_1265_p1;
wire   [40:0] add_ln1192_13_fu_1268_p2;
wire  signed [35:0] grp_fu_1287_p0;
wire  signed [35:0] grp_fu_1295_p0;
wire   [40:0] and_ln728_2_fu_1300_p3;
wire  signed [40:0] sext_ln1192_4_fu_1307_p1;
wire   [40:0] add_ln1192_14_fu_1310_p2;
wire   [35:0] tmp_3_fu_1316_p4;
wire   [40:0] and_ln728_3_fu_1326_p3;
wire  signed [40:0] sext_ln1192_5_fu_1334_p1;
wire   [40:0] add_ln1192_15_fu_1337_p2;
wire  signed [35:0] grp_fu_1356_p0;
wire  signed [35:0] grp_fu_1364_p0;
wire   [40:0] and_ln728_4_fu_1369_p3;
wire  signed [40:0] sext_ln1192_6_fu_1376_p1;
wire   [40:0] add_ln1192_16_fu_1379_p2;
wire   [35:0] tmp_5_fu_1385_p4;
wire   [40:0] and_ln728_5_fu_1395_p3;
wire  signed [40:0] sext_ln1192_7_fu_1403_p1;
wire   [40:0] add_ln1192_17_fu_1406_p2;
wire  signed [35:0] grp_fu_1425_p0;
wire  signed [35:0] grp_fu_1433_p0;
wire   [40:0] and_ln728_6_fu_1438_p3;
wire  signed [40:0] sext_ln1192_8_fu_1445_p1;
wire   [40:0] add_ln1192_18_fu_1448_p2;
wire   [35:0] tmp_7_fu_1454_p4;
wire   [40:0] and_ln728_7_fu_1464_p3;
wire  signed [40:0] sext_ln1192_9_fu_1472_p1;
wire   [40:0] add_ln1192_19_fu_1475_p2;
wire  signed [35:0] grp_fu_1494_p0;
wire  signed [35:0] grp_fu_1502_p0;
wire   [40:0] and_ln728_8_fu_1507_p3;
wire  signed [40:0] sext_ln1192_10_fu_1514_p1;
wire   [40:0] add_ln1192_20_fu_1517_p2;
wire   [35:0] tmp_9_fu_1523_p4;
wire   [40:0] and_ln728_9_fu_1533_p3;
wire  signed [40:0] sext_ln1192_11_fu_1541_p1;
wire   [40:0] add_ln1192_21_fu_1544_p2;
wire  signed [35:0] grp_fu_1563_p0;
wire  signed [35:0] grp_fu_1571_p0;
wire   [40:0] and_ln728_s_fu_1576_p3;
wire  signed [40:0] sext_ln1192_12_fu_1583_p1;
wire   [40:0] add_ln1192_22_fu_1586_p2;
wire   [35:0] tmp_11_fu_1592_p4;
wire   [40:0] and_ln728_10_fu_1602_p3;
wire  signed [40:0] sext_ln1192_13_fu_1610_p1;
wire   [40:0] add_ln1192_23_fu_1613_p2;
wire  signed [35:0] grp_fu_1632_p0;
wire  signed [35:0] grp_fu_1640_p0;
wire   [40:0] and_ln728_11_fu_1645_p3;
wire  signed [40:0] sext_ln1192_14_fu_1652_p1;
wire   [40:0] add_ln1192_24_fu_1655_p2;
wire   [35:0] tmp_13_fu_1661_p4;
wire   [40:0] and_ln728_12_fu_1671_p3;
wire  signed [40:0] sext_ln1192_15_fu_1679_p1;
wire   [40:0] add_ln1192_25_fu_1682_p2;
wire  signed [35:0] grp_fu_1701_p0;
wire  signed [35:0] grp_fu_1709_p0;
wire   [40:0] and_ln728_13_fu_1714_p3;
wire  signed [40:0] sext_ln1192_16_fu_1721_p1;
wire   [40:0] add_ln1192_26_fu_1724_p2;
wire   [35:0] tmp_15_fu_1730_p4;
wire   [40:0] and_ln728_14_fu_1740_p3;
wire  signed [40:0] sext_ln1192_17_fu_1748_p1;
wire   [40:0] add_ln1192_27_fu_1751_p2;
wire  signed [35:0] grp_fu_1770_p0;
wire  signed [35:0] grp_fu_1778_p0;
wire   [40:0] and_ln728_15_fu_1783_p3;
wire  signed [40:0] sext_ln1192_18_fu_1790_p1;
wire   [40:0] add_ln1192_28_fu_1793_p2;
wire   [35:0] tmp_17_fu_1799_p4;
wire   [40:0] and_ln728_16_fu_1809_p3;
wire  signed [40:0] sext_ln1192_19_fu_1817_p1;
wire   [40:0] add_ln1192_29_fu_1820_p2;
wire  signed [35:0] grp_fu_1839_p0;
wire  signed [35:0] grp_fu_1847_p0;
wire   [40:0] and_ln728_17_fu_1852_p3;
wire  signed [40:0] sext_ln1192_20_fu_1859_p1;
wire   [40:0] add_ln1192_30_fu_1862_p2;
wire   [35:0] tmp_19_fu_1868_p4;
wire   [40:0] and_ln728_18_fu_1878_p3;
wire  signed [40:0] sext_ln1192_21_fu_1886_p1;
wire   [40:0] add_ln1192_31_fu_1889_p2;
wire  signed [35:0] grp_fu_1908_p0;
wire  signed [35:0] grp_fu_1916_p0;
wire   [40:0] and_ln728_19_fu_1921_p3;
wire  signed [40:0] sext_ln1192_22_fu_1928_p1;
wire   [40:0] add_ln1192_32_fu_1931_p2;
wire   [35:0] tmp_21_fu_1937_p4;
wire   [40:0] and_ln728_20_fu_1947_p3;
wire  signed [40:0] sext_ln1192_23_fu_1955_p1;
wire   [40:0] add_ln1192_33_fu_1958_p2;
wire  signed [35:0] grp_fu_1977_p0;
wire  signed [35:0] grp_fu_1985_p0;
wire   [40:0] and_ln728_21_fu_1990_p3;
wire  signed [40:0] sext_ln1192_24_fu_1997_p1;
wire   [40:0] add_ln1192_34_fu_2000_p2;
wire   [35:0] tmp_23_fu_2006_p4;
wire   [40:0] and_ln728_22_fu_2016_p3;
wire  signed [40:0] sext_ln1192_25_fu_2024_p1;
wire   [40:0] add_ln1192_35_fu_2027_p2;
wire  signed [35:0] grp_fu_2046_p0;
wire  signed [35:0] grp_fu_2054_p0;
wire   [40:0] and_ln728_23_fu_2059_p3;
wire  signed [40:0] sext_ln1192_26_fu_2066_p1;
wire   [40:0] add_ln1192_36_fu_2069_p2;
wire   [35:0] tmp_25_fu_2075_p4;
wire   [40:0] and_ln728_24_fu_2085_p3;
wire  signed [40:0] sext_ln1192_27_fu_2093_p1;
wire   [40:0] add_ln1192_37_fu_2096_p2;
wire   [40:0] and_ln728_25_fu_2112_p3;
wire  signed [40:0] sext_ln1192_28_fu_2119_p1;
wire   [40:0] add_ln1192_38_fu_2122_p2;
wire   [35:0] tmp_27_fu_2128_p4;
wire   [40:0] and_ln728_26_fu_2138_p3;
wire  signed [40:0] sext_ln1192_29_fu_2146_p1;
wire   [40:0] add_ln1192_39_fu_2149_p2;
wire    ap_CS_fsm_state22;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 temp_input_V_29 = 36'd0;
#0 temp_input_V_28 = 36'd0;
#0 temp_input_V_27 = 36'd0;
#0 temp_input_V_26 = 36'd0;
#0 temp_input_V_25 = 36'd0;
#0 temp_input_V_24 = 36'd0;
#0 temp_input_V_23 = 36'd0;
#0 temp_input_V_22 = 36'd0;
#0 temp_input_V_21 = 36'd0;
#0 temp_input_V_20 = 36'd0;
#0 temp_input_V_19 = 36'd0;
#0 temp_input_V_18 = 36'd0;
#0 temp_input_V_17 = 36'd0;
#0 temp_input_V_16 = 36'd0;
#0 temp_input_V_15 = 36'd0;
#0 temp_input_V_14 = 36'd0;
#0 temp_input_V_13 = 36'd0;
#0 temp_input_V_12 = 36'd0;
#0 temp_input_V_11 = 36'd0;
#0 temp_input_V_10 = 36'd0;
#0 temp_input_V_9 = 36'd0;
#0 temp_input_V_8 = 36'd0;
#0 temp_input_V_7 = 36'd0;
#0 temp_input_V_6 = 36'd0;
#0 temp_input_V_5 = 36'd0;
#0 temp_input_V_4 = 36'd0;
#0 temp_input_V_3 = 36'd0;
#0 temp_input_V_2 = 36'd0;
#0 temp_input_V_1 = 36'd0;
#0 temp_input_V_0 = 36'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
end

e2e_system_correlator_codebook_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_0_address0),
    .ce0(codebook_V_0_ce0),
    .q0(codebook_V_0_q0)
);

e2e_system_correlator_codebook_V_1 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_1_address0),
    .ce0(codebook_V_1_ce0),
    .q0(codebook_V_1_q0)
);

e2e_system_correlator_codebook_V_2 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_2_address0),
    .ce0(codebook_V_2_ce0),
    .q0(codebook_V_2_q0)
);

e2e_system_correlator_codebook_V_3 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_3_address0),
    .ce0(codebook_V_3_ce0),
    .q0(codebook_V_3_q0)
);

e2e_system_correlator_codebook_V_4 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_4_address0),
    .ce0(codebook_V_4_ce0),
    .q0(codebook_V_4_q0)
);

e2e_system_correlator_codebook_V_5 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_5_address0),
    .ce0(codebook_V_5_ce0),
    .q0(codebook_V_5_q0)
);

e2e_system_correlator_codebook_V_6 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_6_address0),
    .ce0(codebook_V_6_ce0),
    .q0(codebook_V_6_q0)
);

e2e_system_correlator_codebook_V_7 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_7_address0),
    .ce0(codebook_V_7_ce0),
    .q0(codebook_V_7_q0)
);

e2e_system_correlator_codebook_V_8 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_8_address0),
    .ce0(codebook_V_8_ce0),
    .q0(codebook_V_8_q0)
);

e2e_system_correlator_codebook_V_9 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_9_address0),
    .ce0(codebook_V_9_ce0),
    .q0(codebook_V_9_q0)
);

e2e_system_correlator_codebook_V_10 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_10_address0),
    .ce0(codebook_V_10_ce0),
    .q0(codebook_V_10_q0)
);

e2e_system_correlator_codebook_V_11 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_11_address0),
    .ce0(codebook_V_11_ce0),
    .q0(codebook_V_11_q0)
);

e2e_system_correlator_codebook_V_12 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_12_address0),
    .ce0(codebook_V_12_ce0),
    .q0(codebook_V_12_q0)
);

e2e_system_correlator_codebook_V_13 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_13_address0),
    .ce0(codebook_V_13_ce0),
    .q0(codebook_V_13_q0)
);

e2e_system_correlator_codebook_V_14 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_14_address0),
    .ce0(codebook_V_14_ce0),
    .q0(codebook_V_14_q0)
);

e2e_system_correlator_codebook_V_15 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_15_address0),
    .ce0(codebook_V_15_ce0),
    .q0(codebook_V_15_q0)
);

e2e_system_correlator_codebook_V_16 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_16_address0),
    .ce0(codebook_V_16_ce0),
    .q0(codebook_V_16_q0)
);

e2e_system_correlator_codebook_V_17 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_17_address0),
    .ce0(codebook_V_17_ce0),
    .q0(codebook_V_17_q0)
);

e2e_system_correlator_codebook_V_18 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_18_address0),
    .ce0(codebook_V_18_ce0),
    .q0(codebook_V_18_q0)
);

e2e_system_correlator_codebook_V_19 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_19_address0),
    .ce0(codebook_V_19_ce0),
    .q0(codebook_V_19_q0)
);

e2e_system_correlator_codebook_V_20 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_20_address0),
    .ce0(codebook_V_20_ce0),
    .q0(codebook_V_20_q0)
);

e2e_system_correlator_codebook_V_21 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_21_address0),
    .ce0(codebook_V_21_ce0),
    .q0(codebook_V_21_q0)
);

e2e_system_correlator_codebook_V_22 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_22_address0),
    .ce0(codebook_V_22_ce0),
    .q0(codebook_V_22_q0)
);

e2e_system_correlator_codebook_V_23 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_23_address0),
    .ce0(codebook_V_23_ce0),
    .q0(codebook_V_23_q0)
);

e2e_system_correlator_codebook_V_24 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_24_address0),
    .ce0(codebook_V_24_ce0),
    .q0(codebook_V_24_q0)
);

e2e_system_correlator_codebook_V_25 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_25_address0),
    .ce0(codebook_V_25_ce0),
    .q0(codebook_V_25_q0)
);

e2e_system_correlator_codebook_V_26 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_26_address0),
    .ce0(codebook_V_26_ce0),
    .q0(codebook_V_26_q0)
);

e2e_system_correlator_codebook_V_27 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_27_address0),
    .ce0(codebook_V_27_ce0),
    .q0(codebook_V_27_q0)
);

e2e_system_correlator_codebook_V_28 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_28_address0),
    .ce0(codebook_V_28_ce0),
    .q0(codebook_V_28_q0)
);

e2e_system_correlator_codebook_V_29 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_29_address0),
    .ce0(codebook_V_29_ce0),
    .q0(codebook_V_29_q0)
);

e2e_system_correlator_codebook_V_30 #(
    .DataWidth( 2 ),
    .AddressRange( 33 ),
    .AddressWidth( 6 ))
codebook_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_30_address0),
    .ce0(codebook_V_30_ce0),
    .q0(codebook_V_30_q0)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1103_p0),
    .din1(codebook_V_0_load_reg_2494),
    .ce(1'b1),
    .dout(grp_fu_1103_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1111_p0),
    .din1(codebook_V_1_load_reg_2499),
    .ce(1'b1),
    .dout(grp_fu_1111_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1119_p0),
    .din1(codebook_V_2_load_reg_2504),
    .ce(1'b1),
    .dout(grp_fu_1119_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1137_p0),
    .din1(codebook_V_3_load_reg_2509_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_1137_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1145_p0),
    .din1(codebook_V_4_load_reg_2514_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_1145_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1214_p0),
    .din1(codebook_V_5_load_reg_2519_pp0_iter3_reg),
    .ce(1'b1),
    .dout(grp_fu_1214_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1222_p0),
    .din1(codebook_V_6_load_reg_2524_pp0_iter3_reg),
    .ce(1'b1),
    .dout(grp_fu_1222_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1287_p0),
    .din1(codebook_V_7_load_reg_2529_pp0_iter4_reg),
    .ce(1'b1),
    .dout(grp_fu_1287_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1295_p0),
    .din1(codebook_V_8_load_reg_2534_pp0_iter4_reg),
    .ce(1'b1),
    .dout(grp_fu_1295_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1356_p0),
    .din1(codebook_V_9_load_reg_2539_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1356_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1364_p0),
    .din1(codebook_V_10_load_reg_2544_pp0_iter5_reg),
    .ce(1'b1),
    .dout(grp_fu_1364_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1425_p0),
    .din1(codebook_V_11_load_reg_2549_pp0_iter6_reg),
    .ce(1'b1),
    .dout(grp_fu_1425_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1433_p0),
    .din1(codebook_V_12_load_reg_2554_pp0_iter6_reg),
    .ce(1'b1),
    .dout(grp_fu_1433_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1494_p0),
    .din1(codebook_V_13_load_reg_2559_pp0_iter7_reg),
    .ce(1'b1),
    .dout(grp_fu_1494_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1502_p0),
    .din1(codebook_V_14_load_reg_2564_pp0_iter7_reg),
    .ce(1'b1),
    .dout(grp_fu_1502_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1563_p0),
    .din1(codebook_V_15_load_reg_2569_pp0_iter8_reg),
    .ce(1'b1),
    .dout(grp_fu_1563_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1571_p0),
    .din1(codebook_V_16_load_reg_2574_pp0_iter8_reg),
    .ce(1'b1),
    .dout(grp_fu_1571_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1632_p0),
    .din1(codebook_V_17_load_reg_2579_pp0_iter9_reg),
    .ce(1'b1),
    .dout(grp_fu_1632_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1640_p0),
    .din1(codebook_V_18_load_reg_2584_pp0_iter9_reg),
    .ce(1'b1),
    .dout(grp_fu_1640_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1701_p0),
    .din1(codebook_V_19_load_reg_2589_pp0_iter10_reg),
    .ce(1'b1),
    .dout(grp_fu_1701_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1709_p0),
    .din1(codebook_V_20_load_reg_2594_pp0_iter10_reg),
    .ce(1'b1),
    .dout(grp_fu_1709_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1770_p0),
    .din1(codebook_V_21_load_reg_2599_pp0_iter11_reg),
    .ce(1'b1),
    .dout(grp_fu_1770_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1778_p0),
    .din1(codebook_V_22_load_reg_2604_pp0_iter11_reg),
    .ce(1'b1),
    .dout(grp_fu_1778_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1839_p0),
    .din1(codebook_V_23_load_reg_2609_pp0_iter12_reg),
    .ce(1'b1),
    .dout(grp_fu_1839_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1847_p0),
    .din1(codebook_V_24_load_reg_2614_pp0_iter12_reg),
    .ce(1'b1),
    .dout(grp_fu_1847_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1908_p0),
    .din1(codebook_V_25_load_reg_2619_pp0_iter13_reg),
    .ce(1'b1),
    .dout(grp_fu_1908_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1916_p0),
    .din1(codebook_V_26_load_reg_2624_pp0_iter13_reg),
    .ce(1'b1),
    .dout(grp_fu_1916_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1977_p0),
    .din1(codebook_V_27_load_reg_2629_pp0_iter14_reg),
    .ce(1'b1),
    .dout(grp_fu_1977_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1985_p0),
    .din1(codebook_V_28_load_reg_2634_pp0_iter14_reg),
    .ce(1'b1),
    .dout(grp_fu_1985_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2046_p0),
    .din1(codebook_V_29_load_reg_2639_pp0_iter15_reg),
    .ce(1'b1),
    .dout(grp_fu_2046_p2)
);

e2e_system_mul_36s_2s_38_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 38 ))
mul_36s_2s_38_2_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2054_p0),
    .din1(codebook_V_30_load_reg_2644_pp0_iter15_reg),
    .ce(1'b1),
    .dout(grp_fu_2054_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (input_r_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end else if ((~((ap_start == 1'b0) | (input_r_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter19 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln99_fu_1052_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_617 <= add_ln99_fu_1058_p2;
    end else if ((~((ap_start == 1'b0) | (input_r_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_617 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_0_load_reg_2494 <= codebook_V_0_q0;
        codebook_V_10_load_reg_2544 <= codebook_V_10_q0;
        codebook_V_11_load_reg_2549 <= codebook_V_11_q0;
        codebook_V_12_load_reg_2554 <= codebook_V_12_q0;
        codebook_V_13_load_reg_2559 <= codebook_V_13_q0;
        codebook_V_14_load_reg_2564 <= codebook_V_14_q0;
        codebook_V_15_load_reg_2569 <= codebook_V_15_q0;
        codebook_V_16_load_reg_2574 <= codebook_V_16_q0;
        codebook_V_17_load_reg_2579 <= codebook_V_17_q0;
        codebook_V_18_load_reg_2584 <= codebook_V_18_q0;
        codebook_V_19_load_reg_2589 <= codebook_V_19_q0;
        codebook_V_1_load_reg_2499 <= codebook_V_1_q0;
        codebook_V_20_load_reg_2594 <= codebook_V_20_q0;
        codebook_V_21_load_reg_2599 <= codebook_V_21_q0;
        codebook_V_22_load_reg_2604 <= codebook_V_22_q0;
        codebook_V_23_load_reg_2609 <= codebook_V_23_q0;
        codebook_V_24_load_reg_2614 <= codebook_V_24_q0;
        codebook_V_25_load_reg_2619 <= codebook_V_25_q0;
        codebook_V_26_load_reg_2624 <= codebook_V_26_q0;
        codebook_V_27_load_reg_2629 <= codebook_V_27_q0;
        codebook_V_28_load_reg_2634 <= codebook_V_28_q0;
        codebook_V_29_load_reg_2639 <= codebook_V_29_q0;
        codebook_V_2_load_reg_2504 <= codebook_V_2_q0;
        codebook_V_30_load_reg_2644 <= codebook_V_30_q0;
        codebook_V_3_load_reg_2509 <= codebook_V_3_q0;
        codebook_V_4_load_reg_2514 <= codebook_V_4_q0;
        codebook_V_5_load_reg_2519 <= codebook_V_5_q0;
        codebook_V_6_load_reg_2524 <= codebook_V_6_q0;
        codebook_V_7_load_reg_2529 <= codebook_V_7_q0;
        codebook_V_8_load_reg_2534 <= codebook_V_8_q0;
        codebook_V_9_load_reg_2539 <= codebook_V_9_q0;
        output_addr_reg_2488_pp0_iter1_reg <= output_addr_reg_2488;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        codebook_V_10_load_reg_2544_pp0_iter2_reg <= codebook_V_10_load_reg_2544;
        codebook_V_10_load_reg_2544_pp0_iter3_reg <= codebook_V_10_load_reg_2544_pp0_iter2_reg;
        codebook_V_10_load_reg_2544_pp0_iter4_reg <= codebook_V_10_load_reg_2544_pp0_iter3_reg;
        codebook_V_10_load_reg_2544_pp0_iter5_reg <= codebook_V_10_load_reg_2544_pp0_iter4_reg;
        codebook_V_11_load_reg_2549_pp0_iter2_reg <= codebook_V_11_load_reg_2549;
        codebook_V_11_load_reg_2549_pp0_iter3_reg <= codebook_V_11_load_reg_2549_pp0_iter2_reg;
        codebook_V_11_load_reg_2549_pp0_iter4_reg <= codebook_V_11_load_reg_2549_pp0_iter3_reg;
        codebook_V_11_load_reg_2549_pp0_iter5_reg <= codebook_V_11_load_reg_2549_pp0_iter4_reg;
        codebook_V_11_load_reg_2549_pp0_iter6_reg <= codebook_V_11_load_reg_2549_pp0_iter5_reg;
        codebook_V_12_load_reg_2554_pp0_iter2_reg <= codebook_V_12_load_reg_2554;
        codebook_V_12_load_reg_2554_pp0_iter3_reg <= codebook_V_12_load_reg_2554_pp0_iter2_reg;
        codebook_V_12_load_reg_2554_pp0_iter4_reg <= codebook_V_12_load_reg_2554_pp0_iter3_reg;
        codebook_V_12_load_reg_2554_pp0_iter5_reg <= codebook_V_12_load_reg_2554_pp0_iter4_reg;
        codebook_V_12_load_reg_2554_pp0_iter6_reg <= codebook_V_12_load_reg_2554_pp0_iter5_reg;
        codebook_V_13_load_reg_2559_pp0_iter2_reg <= codebook_V_13_load_reg_2559;
        codebook_V_13_load_reg_2559_pp0_iter3_reg <= codebook_V_13_load_reg_2559_pp0_iter2_reg;
        codebook_V_13_load_reg_2559_pp0_iter4_reg <= codebook_V_13_load_reg_2559_pp0_iter3_reg;
        codebook_V_13_load_reg_2559_pp0_iter5_reg <= codebook_V_13_load_reg_2559_pp0_iter4_reg;
        codebook_V_13_load_reg_2559_pp0_iter6_reg <= codebook_V_13_load_reg_2559_pp0_iter5_reg;
        codebook_V_13_load_reg_2559_pp0_iter7_reg <= codebook_V_13_load_reg_2559_pp0_iter6_reg;
        codebook_V_14_load_reg_2564_pp0_iter2_reg <= codebook_V_14_load_reg_2564;
        codebook_V_14_load_reg_2564_pp0_iter3_reg <= codebook_V_14_load_reg_2564_pp0_iter2_reg;
        codebook_V_14_load_reg_2564_pp0_iter4_reg <= codebook_V_14_load_reg_2564_pp0_iter3_reg;
        codebook_V_14_load_reg_2564_pp0_iter5_reg <= codebook_V_14_load_reg_2564_pp0_iter4_reg;
        codebook_V_14_load_reg_2564_pp0_iter6_reg <= codebook_V_14_load_reg_2564_pp0_iter5_reg;
        codebook_V_14_load_reg_2564_pp0_iter7_reg <= codebook_V_14_load_reg_2564_pp0_iter6_reg;
        codebook_V_15_load_reg_2569_pp0_iter2_reg <= codebook_V_15_load_reg_2569;
        codebook_V_15_load_reg_2569_pp0_iter3_reg <= codebook_V_15_load_reg_2569_pp0_iter2_reg;
        codebook_V_15_load_reg_2569_pp0_iter4_reg <= codebook_V_15_load_reg_2569_pp0_iter3_reg;
        codebook_V_15_load_reg_2569_pp0_iter5_reg <= codebook_V_15_load_reg_2569_pp0_iter4_reg;
        codebook_V_15_load_reg_2569_pp0_iter6_reg <= codebook_V_15_load_reg_2569_pp0_iter5_reg;
        codebook_V_15_load_reg_2569_pp0_iter7_reg <= codebook_V_15_load_reg_2569_pp0_iter6_reg;
        codebook_V_15_load_reg_2569_pp0_iter8_reg <= codebook_V_15_load_reg_2569_pp0_iter7_reg;
        codebook_V_16_load_reg_2574_pp0_iter2_reg <= codebook_V_16_load_reg_2574;
        codebook_V_16_load_reg_2574_pp0_iter3_reg <= codebook_V_16_load_reg_2574_pp0_iter2_reg;
        codebook_V_16_load_reg_2574_pp0_iter4_reg <= codebook_V_16_load_reg_2574_pp0_iter3_reg;
        codebook_V_16_load_reg_2574_pp0_iter5_reg <= codebook_V_16_load_reg_2574_pp0_iter4_reg;
        codebook_V_16_load_reg_2574_pp0_iter6_reg <= codebook_V_16_load_reg_2574_pp0_iter5_reg;
        codebook_V_16_load_reg_2574_pp0_iter7_reg <= codebook_V_16_load_reg_2574_pp0_iter6_reg;
        codebook_V_16_load_reg_2574_pp0_iter8_reg <= codebook_V_16_load_reg_2574_pp0_iter7_reg;
        codebook_V_17_load_reg_2579_pp0_iter2_reg <= codebook_V_17_load_reg_2579;
        codebook_V_17_load_reg_2579_pp0_iter3_reg <= codebook_V_17_load_reg_2579_pp0_iter2_reg;
        codebook_V_17_load_reg_2579_pp0_iter4_reg <= codebook_V_17_load_reg_2579_pp0_iter3_reg;
        codebook_V_17_load_reg_2579_pp0_iter5_reg <= codebook_V_17_load_reg_2579_pp0_iter4_reg;
        codebook_V_17_load_reg_2579_pp0_iter6_reg <= codebook_V_17_load_reg_2579_pp0_iter5_reg;
        codebook_V_17_load_reg_2579_pp0_iter7_reg <= codebook_V_17_load_reg_2579_pp0_iter6_reg;
        codebook_V_17_load_reg_2579_pp0_iter8_reg <= codebook_V_17_load_reg_2579_pp0_iter7_reg;
        codebook_V_17_load_reg_2579_pp0_iter9_reg <= codebook_V_17_load_reg_2579_pp0_iter8_reg;
        codebook_V_18_load_reg_2584_pp0_iter2_reg <= codebook_V_18_load_reg_2584;
        codebook_V_18_load_reg_2584_pp0_iter3_reg <= codebook_V_18_load_reg_2584_pp0_iter2_reg;
        codebook_V_18_load_reg_2584_pp0_iter4_reg <= codebook_V_18_load_reg_2584_pp0_iter3_reg;
        codebook_V_18_load_reg_2584_pp0_iter5_reg <= codebook_V_18_load_reg_2584_pp0_iter4_reg;
        codebook_V_18_load_reg_2584_pp0_iter6_reg <= codebook_V_18_load_reg_2584_pp0_iter5_reg;
        codebook_V_18_load_reg_2584_pp0_iter7_reg <= codebook_V_18_load_reg_2584_pp0_iter6_reg;
        codebook_V_18_load_reg_2584_pp0_iter8_reg <= codebook_V_18_load_reg_2584_pp0_iter7_reg;
        codebook_V_18_load_reg_2584_pp0_iter9_reg <= codebook_V_18_load_reg_2584_pp0_iter8_reg;
        codebook_V_19_load_reg_2589_pp0_iter10_reg <= codebook_V_19_load_reg_2589_pp0_iter9_reg;
        codebook_V_19_load_reg_2589_pp0_iter2_reg <= codebook_V_19_load_reg_2589;
        codebook_V_19_load_reg_2589_pp0_iter3_reg <= codebook_V_19_load_reg_2589_pp0_iter2_reg;
        codebook_V_19_load_reg_2589_pp0_iter4_reg <= codebook_V_19_load_reg_2589_pp0_iter3_reg;
        codebook_V_19_load_reg_2589_pp0_iter5_reg <= codebook_V_19_load_reg_2589_pp0_iter4_reg;
        codebook_V_19_load_reg_2589_pp0_iter6_reg <= codebook_V_19_load_reg_2589_pp0_iter5_reg;
        codebook_V_19_load_reg_2589_pp0_iter7_reg <= codebook_V_19_load_reg_2589_pp0_iter6_reg;
        codebook_V_19_load_reg_2589_pp0_iter8_reg <= codebook_V_19_load_reg_2589_pp0_iter7_reg;
        codebook_V_19_load_reg_2589_pp0_iter9_reg <= codebook_V_19_load_reg_2589_pp0_iter8_reg;
        codebook_V_20_load_reg_2594_pp0_iter10_reg <= codebook_V_20_load_reg_2594_pp0_iter9_reg;
        codebook_V_20_load_reg_2594_pp0_iter2_reg <= codebook_V_20_load_reg_2594;
        codebook_V_20_load_reg_2594_pp0_iter3_reg <= codebook_V_20_load_reg_2594_pp0_iter2_reg;
        codebook_V_20_load_reg_2594_pp0_iter4_reg <= codebook_V_20_load_reg_2594_pp0_iter3_reg;
        codebook_V_20_load_reg_2594_pp0_iter5_reg <= codebook_V_20_load_reg_2594_pp0_iter4_reg;
        codebook_V_20_load_reg_2594_pp0_iter6_reg <= codebook_V_20_load_reg_2594_pp0_iter5_reg;
        codebook_V_20_load_reg_2594_pp0_iter7_reg <= codebook_V_20_load_reg_2594_pp0_iter6_reg;
        codebook_V_20_load_reg_2594_pp0_iter8_reg <= codebook_V_20_load_reg_2594_pp0_iter7_reg;
        codebook_V_20_load_reg_2594_pp0_iter9_reg <= codebook_V_20_load_reg_2594_pp0_iter8_reg;
        codebook_V_21_load_reg_2599_pp0_iter10_reg <= codebook_V_21_load_reg_2599_pp0_iter9_reg;
        codebook_V_21_load_reg_2599_pp0_iter11_reg <= codebook_V_21_load_reg_2599_pp0_iter10_reg;
        codebook_V_21_load_reg_2599_pp0_iter2_reg <= codebook_V_21_load_reg_2599;
        codebook_V_21_load_reg_2599_pp0_iter3_reg <= codebook_V_21_load_reg_2599_pp0_iter2_reg;
        codebook_V_21_load_reg_2599_pp0_iter4_reg <= codebook_V_21_load_reg_2599_pp0_iter3_reg;
        codebook_V_21_load_reg_2599_pp0_iter5_reg <= codebook_V_21_load_reg_2599_pp0_iter4_reg;
        codebook_V_21_load_reg_2599_pp0_iter6_reg <= codebook_V_21_load_reg_2599_pp0_iter5_reg;
        codebook_V_21_load_reg_2599_pp0_iter7_reg <= codebook_V_21_load_reg_2599_pp0_iter6_reg;
        codebook_V_21_load_reg_2599_pp0_iter8_reg <= codebook_V_21_load_reg_2599_pp0_iter7_reg;
        codebook_V_21_load_reg_2599_pp0_iter9_reg <= codebook_V_21_load_reg_2599_pp0_iter8_reg;
        codebook_V_22_load_reg_2604_pp0_iter10_reg <= codebook_V_22_load_reg_2604_pp0_iter9_reg;
        codebook_V_22_load_reg_2604_pp0_iter11_reg <= codebook_V_22_load_reg_2604_pp0_iter10_reg;
        codebook_V_22_load_reg_2604_pp0_iter2_reg <= codebook_V_22_load_reg_2604;
        codebook_V_22_load_reg_2604_pp0_iter3_reg <= codebook_V_22_load_reg_2604_pp0_iter2_reg;
        codebook_V_22_load_reg_2604_pp0_iter4_reg <= codebook_V_22_load_reg_2604_pp0_iter3_reg;
        codebook_V_22_load_reg_2604_pp0_iter5_reg <= codebook_V_22_load_reg_2604_pp0_iter4_reg;
        codebook_V_22_load_reg_2604_pp0_iter6_reg <= codebook_V_22_load_reg_2604_pp0_iter5_reg;
        codebook_V_22_load_reg_2604_pp0_iter7_reg <= codebook_V_22_load_reg_2604_pp0_iter6_reg;
        codebook_V_22_load_reg_2604_pp0_iter8_reg <= codebook_V_22_load_reg_2604_pp0_iter7_reg;
        codebook_V_22_load_reg_2604_pp0_iter9_reg <= codebook_V_22_load_reg_2604_pp0_iter8_reg;
        codebook_V_23_load_reg_2609_pp0_iter10_reg <= codebook_V_23_load_reg_2609_pp0_iter9_reg;
        codebook_V_23_load_reg_2609_pp0_iter11_reg <= codebook_V_23_load_reg_2609_pp0_iter10_reg;
        codebook_V_23_load_reg_2609_pp0_iter12_reg <= codebook_V_23_load_reg_2609_pp0_iter11_reg;
        codebook_V_23_load_reg_2609_pp0_iter2_reg <= codebook_V_23_load_reg_2609;
        codebook_V_23_load_reg_2609_pp0_iter3_reg <= codebook_V_23_load_reg_2609_pp0_iter2_reg;
        codebook_V_23_load_reg_2609_pp0_iter4_reg <= codebook_V_23_load_reg_2609_pp0_iter3_reg;
        codebook_V_23_load_reg_2609_pp0_iter5_reg <= codebook_V_23_load_reg_2609_pp0_iter4_reg;
        codebook_V_23_load_reg_2609_pp0_iter6_reg <= codebook_V_23_load_reg_2609_pp0_iter5_reg;
        codebook_V_23_load_reg_2609_pp0_iter7_reg <= codebook_V_23_load_reg_2609_pp0_iter6_reg;
        codebook_V_23_load_reg_2609_pp0_iter8_reg <= codebook_V_23_load_reg_2609_pp0_iter7_reg;
        codebook_V_23_load_reg_2609_pp0_iter9_reg <= codebook_V_23_load_reg_2609_pp0_iter8_reg;
        codebook_V_24_load_reg_2614_pp0_iter10_reg <= codebook_V_24_load_reg_2614_pp0_iter9_reg;
        codebook_V_24_load_reg_2614_pp0_iter11_reg <= codebook_V_24_load_reg_2614_pp0_iter10_reg;
        codebook_V_24_load_reg_2614_pp0_iter12_reg <= codebook_V_24_load_reg_2614_pp0_iter11_reg;
        codebook_V_24_load_reg_2614_pp0_iter2_reg <= codebook_V_24_load_reg_2614;
        codebook_V_24_load_reg_2614_pp0_iter3_reg <= codebook_V_24_load_reg_2614_pp0_iter2_reg;
        codebook_V_24_load_reg_2614_pp0_iter4_reg <= codebook_V_24_load_reg_2614_pp0_iter3_reg;
        codebook_V_24_load_reg_2614_pp0_iter5_reg <= codebook_V_24_load_reg_2614_pp0_iter4_reg;
        codebook_V_24_load_reg_2614_pp0_iter6_reg <= codebook_V_24_load_reg_2614_pp0_iter5_reg;
        codebook_V_24_load_reg_2614_pp0_iter7_reg <= codebook_V_24_load_reg_2614_pp0_iter6_reg;
        codebook_V_24_load_reg_2614_pp0_iter8_reg <= codebook_V_24_load_reg_2614_pp0_iter7_reg;
        codebook_V_24_load_reg_2614_pp0_iter9_reg <= codebook_V_24_load_reg_2614_pp0_iter8_reg;
        codebook_V_25_load_reg_2619_pp0_iter10_reg <= codebook_V_25_load_reg_2619_pp0_iter9_reg;
        codebook_V_25_load_reg_2619_pp0_iter11_reg <= codebook_V_25_load_reg_2619_pp0_iter10_reg;
        codebook_V_25_load_reg_2619_pp0_iter12_reg <= codebook_V_25_load_reg_2619_pp0_iter11_reg;
        codebook_V_25_load_reg_2619_pp0_iter13_reg <= codebook_V_25_load_reg_2619_pp0_iter12_reg;
        codebook_V_25_load_reg_2619_pp0_iter2_reg <= codebook_V_25_load_reg_2619;
        codebook_V_25_load_reg_2619_pp0_iter3_reg <= codebook_V_25_load_reg_2619_pp0_iter2_reg;
        codebook_V_25_load_reg_2619_pp0_iter4_reg <= codebook_V_25_load_reg_2619_pp0_iter3_reg;
        codebook_V_25_load_reg_2619_pp0_iter5_reg <= codebook_V_25_load_reg_2619_pp0_iter4_reg;
        codebook_V_25_load_reg_2619_pp0_iter6_reg <= codebook_V_25_load_reg_2619_pp0_iter5_reg;
        codebook_V_25_load_reg_2619_pp0_iter7_reg <= codebook_V_25_load_reg_2619_pp0_iter6_reg;
        codebook_V_25_load_reg_2619_pp0_iter8_reg <= codebook_V_25_load_reg_2619_pp0_iter7_reg;
        codebook_V_25_load_reg_2619_pp0_iter9_reg <= codebook_V_25_load_reg_2619_pp0_iter8_reg;
        codebook_V_26_load_reg_2624_pp0_iter10_reg <= codebook_V_26_load_reg_2624_pp0_iter9_reg;
        codebook_V_26_load_reg_2624_pp0_iter11_reg <= codebook_V_26_load_reg_2624_pp0_iter10_reg;
        codebook_V_26_load_reg_2624_pp0_iter12_reg <= codebook_V_26_load_reg_2624_pp0_iter11_reg;
        codebook_V_26_load_reg_2624_pp0_iter13_reg <= codebook_V_26_load_reg_2624_pp0_iter12_reg;
        codebook_V_26_load_reg_2624_pp0_iter2_reg <= codebook_V_26_load_reg_2624;
        codebook_V_26_load_reg_2624_pp0_iter3_reg <= codebook_V_26_load_reg_2624_pp0_iter2_reg;
        codebook_V_26_load_reg_2624_pp0_iter4_reg <= codebook_V_26_load_reg_2624_pp0_iter3_reg;
        codebook_V_26_load_reg_2624_pp0_iter5_reg <= codebook_V_26_load_reg_2624_pp0_iter4_reg;
        codebook_V_26_load_reg_2624_pp0_iter6_reg <= codebook_V_26_load_reg_2624_pp0_iter5_reg;
        codebook_V_26_load_reg_2624_pp0_iter7_reg <= codebook_V_26_load_reg_2624_pp0_iter6_reg;
        codebook_V_26_load_reg_2624_pp0_iter8_reg <= codebook_V_26_load_reg_2624_pp0_iter7_reg;
        codebook_V_26_load_reg_2624_pp0_iter9_reg <= codebook_V_26_load_reg_2624_pp0_iter8_reg;
        codebook_V_27_load_reg_2629_pp0_iter10_reg <= codebook_V_27_load_reg_2629_pp0_iter9_reg;
        codebook_V_27_load_reg_2629_pp0_iter11_reg <= codebook_V_27_load_reg_2629_pp0_iter10_reg;
        codebook_V_27_load_reg_2629_pp0_iter12_reg <= codebook_V_27_load_reg_2629_pp0_iter11_reg;
        codebook_V_27_load_reg_2629_pp0_iter13_reg <= codebook_V_27_load_reg_2629_pp0_iter12_reg;
        codebook_V_27_load_reg_2629_pp0_iter14_reg <= codebook_V_27_load_reg_2629_pp0_iter13_reg;
        codebook_V_27_load_reg_2629_pp0_iter2_reg <= codebook_V_27_load_reg_2629;
        codebook_V_27_load_reg_2629_pp0_iter3_reg <= codebook_V_27_load_reg_2629_pp0_iter2_reg;
        codebook_V_27_load_reg_2629_pp0_iter4_reg <= codebook_V_27_load_reg_2629_pp0_iter3_reg;
        codebook_V_27_load_reg_2629_pp0_iter5_reg <= codebook_V_27_load_reg_2629_pp0_iter4_reg;
        codebook_V_27_load_reg_2629_pp0_iter6_reg <= codebook_V_27_load_reg_2629_pp0_iter5_reg;
        codebook_V_27_load_reg_2629_pp0_iter7_reg <= codebook_V_27_load_reg_2629_pp0_iter6_reg;
        codebook_V_27_load_reg_2629_pp0_iter8_reg <= codebook_V_27_load_reg_2629_pp0_iter7_reg;
        codebook_V_27_load_reg_2629_pp0_iter9_reg <= codebook_V_27_load_reg_2629_pp0_iter8_reg;
        codebook_V_28_load_reg_2634_pp0_iter10_reg <= codebook_V_28_load_reg_2634_pp0_iter9_reg;
        codebook_V_28_load_reg_2634_pp0_iter11_reg <= codebook_V_28_load_reg_2634_pp0_iter10_reg;
        codebook_V_28_load_reg_2634_pp0_iter12_reg <= codebook_V_28_load_reg_2634_pp0_iter11_reg;
        codebook_V_28_load_reg_2634_pp0_iter13_reg <= codebook_V_28_load_reg_2634_pp0_iter12_reg;
        codebook_V_28_load_reg_2634_pp0_iter14_reg <= codebook_V_28_load_reg_2634_pp0_iter13_reg;
        codebook_V_28_load_reg_2634_pp0_iter2_reg <= codebook_V_28_load_reg_2634;
        codebook_V_28_load_reg_2634_pp0_iter3_reg <= codebook_V_28_load_reg_2634_pp0_iter2_reg;
        codebook_V_28_load_reg_2634_pp0_iter4_reg <= codebook_V_28_load_reg_2634_pp0_iter3_reg;
        codebook_V_28_load_reg_2634_pp0_iter5_reg <= codebook_V_28_load_reg_2634_pp0_iter4_reg;
        codebook_V_28_load_reg_2634_pp0_iter6_reg <= codebook_V_28_load_reg_2634_pp0_iter5_reg;
        codebook_V_28_load_reg_2634_pp0_iter7_reg <= codebook_V_28_load_reg_2634_pp0_iter6_reg;
        codebook_V_28_load_reg_2634_pp0_iter8_reg <= codebook_V_28_load_reg_2634_pp0_iter7_reg;
        codebook_V_28_load_reg_2634_pp0_iter9_reg <= codebook_V_28_load_reg_2634_pp0_iter8_reg;
        codebook_V_29_load_reg_2639_pp0_iter10_reg <= codebook_V_29_load_reg_2639_pp0_iter9_reg;
        codebook_V_29_load_reg_2639_pp0_iter11_reg <= codebook_V_29_load_reg_2639_pp0_iter10_reg;
        codebook_V_29_load_reg_2639_pp0_iter12_reg <= codebook_V_29_load_reg_2639_pp0_iter11_reg;
        codebook_V_29_load_reg_2639_pp0_iter13_reg <= codebook_V_29_load_reg_2639_pp0_iter12_reg;
        codebook_V_29_load_reg_2639_pp0_iter14_reg <= codebook_V_29_load_reg_2639_pp0_iter13_reg;
        codebook_V_29_load_reg_2639_pp0_iter15_reg <= codebook_V_29_load_reg_2639_pp0_iter14_reg;
        codebook_V_29_load_reg_2639_pp0_iter2_reg <= codebook_V_29_load_reg_2639;
        codebook_V_29_load_reg_2639_pp0_iter3_reg <= codebook_V_29_load_reg_2639_pp0_iter2_reg;
        codebook_V_29_load_reg_2639_pp0_iter4_reg <= codebook_V_29_load_reg_2639_pp0_iter3_reg;
        codebook_V_29_load_reg_2639_pp0_iter5_reg <= codebook_V_29_load_reg_2639_pp0_iter4_reg;
        codebook_V_29_load_reg_2639_pp0_iter6_reg <= codebook_V_29_load_reg_2639_pp0_iter5_reg;
        codebook_V_29_load_reg_2639_pp0_iter7_reg <= codebook_V_29_load_reg_2639_pp0_iter6_reg;
        codebook_V_29_load_reg_2639_pp0_iter8_reg <= codebook_V_29_load_reg_2639_pp0_iter7_reg;
        codebook_V_29_load_reg_2639_pp0_iter9_reg <= codebook_V_29_load_reg_2639_pp0_iter8_reg;
        codebook_V_30_load_reg_2644_pp0_iter10_reg <= codebook_V_30_load_reg_2644_pp0_iter9_reg;
        codebook_V_30_load_reg_2644_pp0_iter11_reg <= codebook_V_30_load_reg_2644_pp0_iter10_reg;
        codebook_V_30_load_reg_2644_pp0_iter12_reg <= codebook_V_30_load_reg_2644_pp0_iter11_reg;
        codebook_V_30_load_reg_2644_pp0_iter13_reg <= codebook_V_30_load_reg_2644_pp0_iter12_reg;
        codebook_V_30_load_reg_2644_pp0_iter14_reg <= codebook_V_30_load_reg_2644_pp0_iter13_reg;
        codebook_V_30_load_reg_2644_pp0_iter15_reg <= codebook_V_30_load_reg_2644_pp0_iter14_reg;
        codebook_V_30_load_reg_2644_pp0_iter2_reg <= codebook_V_30_load_reg_2644;
        codebook_V_30_load_reg_2644_pp0_iter3_reg <= codebook_V_30_load_reg_2644_pp0_iter2_reg;
        codebook_V_30_load_reg_2644_pp0_iter4_reg <= codebook_V_30_load_reg_2644_pp0_iter3_reg;
        codebook_V_30_load_reg_2644_pp0_iter5_reg <= codebook_V_30_load_reg_2644_pp0_iter4_reg;
        codebook_V_30_load_reg_2644_pp0_iter6_reg <= codebook_V_30_load_reg_2644_pp0_iter5_reg;
        codebook_V_30_load_reg_2644_pp0_iter7_reg <= codebook_V_30_load_reg_2644_pp0_iter6_reg;
        codebook_V_30_load_reg_2644_pp0_iter8_reg <= codebook_V_30_load_reg_2644_pp0_iter7_reg;
        codebook_V_30_load_reg_2644_pp0_iter9_reg <= codebook_V_30_load_reg_2644_pp0_iter8_reg;
        codebook_V_3_load_reg_2509_pp0_iter2_reg <= codebook_V_3_load_reg_2509;
        codebook_V_4_load_reg_2514_pp0_iter2_reg <= codebook_V_4_load_reg_2514;
        codebook_V_5_load_reg_2519_pp0_iter2_reg <= codebook_V_5_load_reg_2519;
        codebook_V_5_load_reg_2519_pp0_iter3_reg <= codebook_V_5_load_reg_2519_pp0_iter2_reg;
        codebook_V_6_load_reg_2524_pp0_iter2_reg <= codebook_V_6_load_reg_2524;
        codebook_V_6_load_reg_2524_pp0_iter3_reg <= codebook_V_6_load_reg_2524_pp0_iter2_reg;
        codebook_V_7_load_reg_2529_pp0_iter2_reg <= codebook_V_7_load_reg_2529;
        codebook_V_7_load_reg_2529_pp0_iter3_reg <= codebook_V_7_load_reg_2529_pp0_iter2_reg;
        codebook_V_7_load_reg_2529_pp0_iter4_reg <= codebook_V_7_load_reg_2529_pp0_iter3_reg;
        codebook_V_8_load_reg_2534_pp0_iter2_reg <= codebook_V_8_load_reg_2534;
        codebook_V_8_load_reg_2534_pp0_iter3_reg <= codebook_V_8_load_reg_2534_pp0_iter2_reg;
        codebook_V_8_load_reg_2534_pp0_iter4_reg <= codebook_V_8_load_reg_2534_pp0_iter3_reg;
        codebook_V_9_load_reg_2539_pp0_iter2_reg <= codebook_V_9_load_reg_2539;
        codebook_V_9_load_reg_2539_pp0_iter3_reg <= codebook_V_9_load_reg_2539_pp0_iter2_reg;
        codebook_V_9_load_reg_2539_pp0_iter4_reg <= codebook_V_9_load_reg_2539_pp0_iter3_reg;
        codebook_V_9_load_reg_2539_pp0_iter5_reg <= codebook_V_9_load_reg_2539_pp0_iter4_reg;
        mul_ln1118_12_reg_2669 <= grp_fu_1111_p2;
        mul_ln1118_13_reg_2674 <= grp_fu_1119_p2;
        mul_ln1118_14_reg_2694 <= grp_fu_1137_p2;
        mul_ln1118_15_reg_2699 <= grp_fu_1145_p2;
        mul_ln1118_16_reg_2719 <= grp_fu_1214_p2;
        mul_ln1118_17_reg_2724 <= grp_fu_1222_p2;
        mul_ln1118_18_reg_2744 <= grp_fu_1287_p2;
        mul_ln1118_19_reg_2749 <= grp_fu_1295_p2;
        mul_ln1118_20_reg_2769 <= grp_fu_1356_p2;
        mul_ln1118_21_reg_2774 <= grp_fu_1364_p2;
        mul_ln1118_22_reg_2794 <= grp_fu_1425_p2;
        mul_ln1118_23_reg_2799 <= grp_fu_1433_p2;
        mul_ln1118_24_reg_2819 <= grp_fu_1494_p2;
        mul_ln1118_25_reg_2824 <= grp_fu_1502_p2;
        mul_ln1118_26_reg_2844 <= grp_fu_1563_p2;
        mul_ln1118_27_reg_2849 <= grp_fu_1571_p2;
        mul_ln1118_28_reg_2869 <= grp_fu_1632_p2;
        mul_ln1118_29_reg_2874 <= grp_fu_1640_p2;
        mul_ln1118_30_reg_2894 <= grp_fu_1701_p2;
        mul_ln1118_31_reg_2899 <= grp_fu_1709_p2;
        mul_ln1118_32_reg_2919 <= grp_fu_1770_p2;
        mul_ln1118_33_reg_2924 <= grp_fu_1778_p2;
        mul_ln1118_34_reg_2944 <= grp_fu_1839_p2;
        mul_ln1118_35_reg_2949 <= grp_fu_1847_p2;
        mul_ln1118_36_reg_2969 <= grp_fu_1908_p2;
        mul_ln1118_37_reg_2974 <= grp_fu_1916_p2;
        mul_ln1118_38_reg_2994 <= grp_fu_1977_p2;
        mul_ln1118_39_reg_2999 <= grp_fu_1985_p2;
        mul_ln1118_40_reg_3019 <= grp_fu_2046_p2;
        mul_ln1118_41_reg_3024 <= grp_fu_2054_p2;
        output_addr_reg_2488_pp0_iter10_reg <= output_addr_reg_2488_pp0_iter9_reg;
        output_addr_reg_2488_pp0_iter11_reg <= output_addr_reg_2488_pp0_iter10_reg;
        output_addr_reg_2488_pp0_iter12_reg <= output_addr_reg_2488_pp0_iter11_reg;
        output_addr_reg_2488_pp0_iter13_reg <= output_addr_reg_2488_pp0_iter12_reg;
        output_addr_reg_2488_pp0_iter14_reg <= output_addr_reg_2488_pp0_iter13_reg;
        output_addr_reg_2488_pp0_iter15_reg <= output_addr_reg_2488_pp0_iter14_reg;
        output_addr_reg_2488_pp0_iter16_reg <= output_addr_reg_2488_pp0_iter15_reg;
        output_addr_reg_2488_pp0_iter17_reg <= output_addr_reg_2488_pp0_iter16_reg;
        output_addr_reg_2488_pp0_iter18_reg <= output_addr_reg_2488_pp0_iter17_reg;
        output_addr_reg_2488_pp0_iter2_reg <= output_addr_reg_2488_pp0_iter1_reg;
        output_addr_reg_2488_pp0_iter3_reg <= output_addr_reg_2488_pp0_iter2_reg;
        output_addr_reg_2488_pp0_iter4_reg <= output_addr_reg_2488_pp0_iter3_reg;
        output_addr_reg_2488_pp0_iter5_reg <= output_addr_reg_2488_pp0_iter4_reg;
        output_addr_reg_2488_pp0_iter6_reg <= output_addr_reg_2488_pp0_iter5_reg;
        output_addr_reg_2488_pp0_iter7_reg <= output_addr_reg_2488_pp0_iter6_reg;
        output_addr_reg_2488_pp0_iter8_reg <= output_addr_reg_2488_pp0_iter7_reg;
        output_addr_reg_2488_pp0_iter9_reg <= output_addr_reg_2488_pp0_iter8_reg;
        tmp_10_reg_2814 <= {{add_ln1192_21_fu_1544_p2[40:5]}};
        tmp_12_reg_2839 <= {{add_ln1192_23_fu_1613_p2[40:5]}};
        tmp_14_reg_2864 <= {{add_ln1192_25_fu_1682_p2[40:5]}};
        tmp_16_reg_2889 <= {{add_ln1192_27_fu_1751_p2[40:5]}};
        tmp_18_reg_2914 <= {{add_ln1192_29_fu_1820_p2[40:5]}};
        tmp_20_reg_2939 <= {{add_ln1192_31_fu_1889_p2[40:5]}};
        tmp_22_reg_2964 <= {{add_ln1192_33_fu_1958_p2[40:5]}};
        tmp_24_reg_2989 <= {{add_ln1192_35_fu_2027_p2[40:5]}};
        tmp_26_reg_3014 <= {{add_ln1192_37_fu_2096_p2[40:5]}};
        tmp_2_reg_2714 <= {{add_ln1192_13_fu_1268_p2[40:5]}};
        tmp_40_reg_2689 <= {{add_ln1192_11_fu_1195_p2[39:5]}};
        tmp_4_reg_2739 <= {{add_ln1192_15_fu_1337_p2[40:5]}};
        tmp_6_reg_2764 <= {{add_ln1192_17_fu_1406_p2[40:5]}};
        tmp_8_reg_2789 <= {{add_ln1192_19_fu_1475_p2[40:5]}};
        tmp_reg_2664 <= {{grp_fu_1103_p2[37:5]}};
        trunc_ln708_2_reg_3029 <= {{add_ln1192_39_fu_2149_p2[40:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln99_fu_1052_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_addr_reg_2488 <= i_cast_i_fu_1064_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_load_reg_3035 <= output_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (input_r_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        sext_ln1116_10_reg_2219 <= sext_ln1116_10_fu_968_p1;
        sext_ln1116_11_reg_2224 <= sext_ln1116_11_fu_972_p1;
        sext_ln1116_12_reg_2229 <= sext_ln1116_12_fu_976_p1;
        sext_ln1116_13_reg_2234 <= sext_ln1116_13_fu_980_p1;
        sext_ln1116_14_reg_2239 <= sext_ln1116_14_fu_984_p1;
        sext_ln1116_15_reg_2244 <= sext_ln1116_15_fu_988_p1;
        sext_ln1116_16_reg_2249 <= sext_ln1116_16_fu_992_p1;
        sext_ln1116_17_reg_2254 <= sext_ln1116_17_fu_996_p1;
        sext_ln1116_18_reg_2259 <= sext_ln1116_18_fu_1000_p1;
        sext_ln1116_19_reg_2264 <= sext_ln1116_19_fu_1004_p1;
        sext_ln1116_1_reg_2174 <= sext_ln1116_1_fu_932_p1;
        sext_ln1116_20_reg_2269 <= sext_ln1116_20_fu_1008_p1;
        sext_ln1116_21_reg_2274 <= sext_ln1116_21_fu_1012_p1;
        sext_ln1116_22_reg_2279 <= sext_ln1116_22_fu_1016_p1;
        sext_ln1116_23_reg_2284 <= sext_ln1116_23_fu_1020_p1;
        sext_ln1116_24_reg_2289 <= sext_ln1116_24_fu_1024_p1;
        sext_ln1116_25_reg_2294 <= sext_ln1116_25_fu_1028_p1;
        sext_ln1116_26_reg_2299 <= sext_ln1116_26_fu_1032_p1;
        sext_ln1116_27_reg_2304 <= sext_ln1116_27_fu_1036_p1;
        sext_ln1116_28_reg_2309 <= sext_ln1116_28_fu_1040_p1;
        sext_ln1116_29_reg_2314 <= sext_ln1116_29_fu_1044_p1;
        sext_ln1116_2_reg_2179 <= sext_ln1116_2_fu_936_p1;
        sext_ln1116_30_reg_2319 <= sext_ln1116_30_fu_1048_p1;
        sext_ln1116_3_reg_2184 <= sext_ln1116_3_fu_940_p1;
        sext_ln1116_4_reg_2189 <= sext_ln1116_4_fu_944_p1;
        sext_ln1116_5_reg_2194 <= sext_ln1116_5_fu_948_p1;
        sext_ln1116_6_reg_2199 <= sext_ln1116_6_fu_952_p1;
        sext_ln1116_7_reg_2204 <= sext_ln1116_7_fu_956_p1;
        sext_ln1116_8_reg_2209 <= sext_ln1116_8_fu_960_p1;
        sext_ln1116_9_reg_2214 <= sext_ln1116_9_fu_964_p1;
        sext_ln1116_reg_2169 <= sext_ln1116_fu_928_p1;
        temp_input_V_0 <= input_r_dout;
        temp_input_V_1 <= temp_input_V_0;
        temp_input_V_10 <= temp_input_V_9;
        temp_input_V_11 <= temp_input_V_10;
        temp_input_V_12 <= temp_input_V_11;
        temp_input_V_13 <= temp_input_V_12;
        temp_input_V_14 <= temp_input_V_13;
        temp_input_V_15 <= temp_input_V_14;
        temp_input_V_16 <= temp_input_V_15;
        temp_input_V_17 <= temp_input_V_16;
        temp_input_V_18 <= temp_input_V_17;
        temp_input_V_19 <= temp_input_V_18;
        temp_input_V_2 <= temp_input_V_1;
        temp_input_V_20 <= temp_input_V_19;
        temp_input_V_21 <= temp_input_V_20;
        temp_input_V_22 <= temp_input_V_21;
        temp_input_V_23 <= temp_input_V_22;
        temp_input_V_24 <= temp_input_V_23;
        temp_input_V_25 <= temp_input_V_24;
        temp_input_V_26 <= temp_input_V_25;
        temp_input_V_27 <= temp_input_V_26;
        temp_input_V_28 <= temp_input_V_27;
        temp_input_V_29 <= temp_input_V_28;
        temp_input_V_3 <= temp_input_V_2;
        temp_input_V_4 <= temp_input_V_3;
        temp_input_V_5 <= temp_input_V_4;
        temp_input_V_6 <= temp_input_V_5;
        temp_input_V_7 <= temp_input_V_6;
        temp_input_V_8 <= temp_input_V_7;
        temp_input_V_9 <= temp_input_V_8;
    end
end

always @ (*) begin
    if ((icmp_ln99_fu_1052_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_0_ce0 = 1'b1;
    end else begin
        codebook_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_10_ce0 = 1'b1;
    end else begin
        codebook_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_11_ce0 = 1'b1;
    end else begin
        codebook_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_12_ce0 = 1'b1;
    end else begin
        codebook_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_13_ce0 = 1'b1;
    end else begin
        codebook_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_14_ce0 = 1'b1;
    end else begin
        codebook_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_15_ce0 = 1'b1;
    end else begin
        codebook_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_16_ce0 = 1'b1;
    end else begin
        codebook_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_17_ce0 = 1'b1;
    end else begin
        codebook_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_18_ce0 = 1'b1;
    end else begin
        codebook_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_19_ce0 = 1'b1;
    end else begin
        codebook_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_1_ce0 = 1'b1;
    end else begin
        codebook_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_20_ce0 = 1'b1;
    end else begin
        codebook_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_21_ce0 = 1'b1;
    end else begin
        codebook_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_22_ce0 = 1'b1;
    end else begin
        codebook_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_23_ce0 = 1'b1;
    end else begin
        codebook_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_24_ce0 = 1'b1;
    end else begin
        codebook_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_25_ce0 = 1'b1;
    end else begin
        codebook_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_26_ce0 = 1'b1;
    end else begin
        codebook_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_27_ce0 = 1'b1;
    end else begin
        codebook_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_28_ce0 = 1'b1;
    end else begin
        codebook_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_29_ce0 = 1'b1;
    end else begin
        codebook_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_2_ce0 = 1'b1;
    end else begin
        codebook_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_30_ce0 = 1'b1;
    end else begin
        codebook_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_3_ce0 = 1'b1;
    end else begin
        codebook_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_4_ce0 = 1'b1;
    end else begin
        codebook_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_5_ce0 = 1'b1;
    end else begin
        codebook_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_6_ce0 = 1'b1;
    end else begin
        codebook_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_7_ce0 = 1'b1;
    end else begin
        codebook_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_8_ce0 = 1'b1;
    end else begin
        codebook_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_9_ce0 = 1'b1;
    end else begin
        codebook_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_r_blk_n = input_r_empty_n;
    end else begin
        input_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (input_r_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_r_read = 1'b1;
    end else begin
        input_r_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_r_ce1 = 1'b1;
    end else begin
        output_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1494_fu_2165_p2 == 1'd1))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (input_r_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln99_fu_1052_p2 == 1'd1)) & ~((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln99_fu_1052_p2 == 1'd1)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_11_fu_1195_p2 = ($signed(sext_ln1192_1_fu_1188_p1) + $signed(sext_ln1192_30_fu_1192_p1));

assign add_ln1192_12_fu_1241_p2 = ($signed(sext_ln728_fu_1234_p1) + $signed(sext_ln1192_2_fu_1238_p1));

assign add_ln1192_13_fu_1268_p2 = ($signed(and_ln728_1_fu_1257_p3) + $signed(sext_ln1192_3_fu_1265_p1));

assign add_ln1192_14_fu_1310_p2 = ($signed(and_ln728_2_fu_1300_p3) + $signed(sext_ln1192_4_fu_1307_p1));

assign add_ln1192_15_fu_1337_p2 = ($signed(and_ln728_3_fu_1326_p3) + $signed(sext_ln1192_5_fu_1334_p1));

assign add_ln1192_16_fu_1379_p2 = ($signed(and_ln728_4_fu_1369_p3) + $signed(sext_ln1192_6_fu_1376_p1));

assign add_ln1192_17_fu_1406_p2 = ($signed(and_ln728_5_fu_1395_p3) + $signed(sext_ln1192_7_fu_1403_p1));

assign add_ln1192_18_fu_1448_p2 = ($signed(and_ln728_6_fu_1438_p3) + $signed(sext_ln1192_8_fu_1445_p1));

assign add_ln1192_19_fu_1475_p2 = ($signed(and_ln728_7_fu_1464_p3) + $signed(sext_ln1192_9_fu_1472_p1));

assign add_ln1192_20_fu_1517_p2 = ($signed(and_ln728_8_fu_1507_p3) + $signed(sext_ln1192_10_fu_1514_p1));

assign add_ln1192_21_fu_1544_p2 = ($signed(and_ln728_9_fu_1533_p3) + $signed(sext_ln1192_11_fu_1541_p1));

assign add_ln1192_22_fu_1586_p2 = ($signed(and_ln728_s_fu_1576_p3) + $signed(sext_ln1192_12_fu_1583_p1));

assign add_ln1192_23_fu_1613_p2 = ($signed(and_ln728_10_fu_1602_p3) + $signed(sext_ln1192_13_fu_1610_p1));

assign add_ln1192_24_fu_1655_p2 = ($signed(and_ln728_11_fu_1645_p3) + $signed(sext_ln1192_14_fu_1652_p1));

assign add_ln1192_25_fu_1682_p2 = ($signed(and_ln728_12_fu_1671_p3) + $signed(sext_ln1192_15_fu_1679_p1));

assign add_ln1192_26_fu_1724_p2 = ($signed(and_ln728_13_fu_1714_p3) + $signed(sext_ln1192_16_fu_1721_p1));

assign add_ln1192_27_fu_1751_p2 = ($signed(and_ln728_14_fu_1740_p3) + $signed(sext_ln1192_17_fu_1748_p1));

assign add_ln1192_28_fu_1793_p2 = ($signed(and_ln728_15_fu_1783_p3) + $signed(sext_ln1192_18_fu_1790_p1));

assign add_ln1192_29_fu_1820_p2 = ($signed(and_ln728_16_fu_1809_p3) + $signed(sext_ln1192_19_fu_1817_p1));

assign add_ln1192_30_fu_1862_p2 = ($signed(and_ln728_17_fu_1852_p3) + $signed(sext_ln1192_20_fu_1859_p1));

assign add_ln1192_31_fu_1889_p2 = ($signed(and_ln728_18_fu_1878_p3) + $signed(sext_ln1192_21_fu_1886_p1));

assign add_ln1192_32_fu_1931_p2 = ($signed(and_ln728_19_fu_1921_p3) + $signed(sext_ln1192_22_fu_1928_p1));

assign add_ln1192_33_fu_1958_p2 = ($signed(and_ln728_20_fu_1947_p3) + $signed(sext_ln1192_23_fu_1955_p1));

assign add_ln1192_34_fu_2000_p2 = ($signed(and_ln728_21_fu_1990_p3) + $signed(sext_ln1192_24_fu_1997_p1));

assign add_ln1192_35_fu_2027_p2 = ($signed(and_ln728_22_fu_2016_p3) + $signed(sext_ln1192_25_fu_2024_p1));

assign add_ln1192_36_fu_2069_p2 = ($signed(and_ln728_23_fu_2059_p3) + $signed(sext_ln1192_26_fu_2066_p1));

assign add_ln1192_37_fu_2096_p2 = ($signed(and_ln728_24_fu_2085_p3) + $signed(sext_ln1192_27_fu_2093_p1));

assign add_ln1192_38_fu_2122_p2 = ($signed(and_ln728_25_fu_2112_p3) + $signed(sext_ln1192_28_fu_2119_p1));

assign add_ln1192_39_fu_2149_p2 = ($signed(and_ln728_26_fu_2138_p3) + $signed(sext_ln1192_29_fu_2146_p1));

assign add_ln1192_fu_1164_p2 = ($signed(sext_ln703_fu_1157_p1) + $signed(sext_ln1192_fu_1161_p1));

assign add_ln99_fu_1058_p2 = (i_reg_617 + 6'd1);

assign and_ln728_10_fu_1602_p3 = {{tmp_11_fu_1592_p4}, {5'd0}};

assign and_ln728_11_fu_1645_p3 = {{tmp_12_reg_2839}, {5'd0}};

assign and_ln728_12_fu_1671_p3 = {{tmp_13_fu_1661_p4}, {5'd0}};

assign and_ln728_13_fu_1714_p3 = {{tmp_14_reg_2864}, {5'd0}};

assign and_ln728_14_fu_1740_p3 = {{tmp_15_fu_1730_p4}, {5'd0}};

assign and_ln728_15_fu_1783_p3 = {{tmp_16_reg_2889}, {5'd0}};

assign and_ln728_16_fu_1809_p3 = {{tmp_17_fu_1799_p4}, {5'd0}};

assign and_ln728_17_fu_1852_p3 = {{tmp_18_reg_2914}, {5'd0}};

assign and_ln728_18_fu_1878_p3 = {{tmp_19_fu_1868_p4}, {5'd0}};

assign and_ln728_19_fu_1921_p3 = {{tmp_20_reg_2939}, {5'd0}};

assign and_ln728_1_fu_1257_p3 = {{tmp_1_fu_1247_p4}, {5'd0}};

assign and_ln728_20_fu_1947_p3 = {{tmp_21_fu_1937_p4}, {5'd0}};

assign and_ln728_21_fu_1990_p3 = {{tmp_22_reg_2964}, {5'd0}};

assign and_ln728_22_fu_2016_p3 = {{tmp_23_fu_2006_p4}, {5'd0}};

assign and_ln728_23_fu_2059_p3 = {{tmp_24_reg_2989}, {5'd0}};

assign and_ln728_24_fu_2085_p3 = {{tmp_25_fu_2075_p4}, {5'd0}};

assign and_ln728_25_fu_2112_p3 = {{tmp_26_reg_3014}, {5'd0}};

assign and_ln728_26_fu_2138_p3 = {{tmp_27_fu_2128_p4}, {5'd0}};

assign and_ln728_2_fu_1300_p3 = {{tmp_2_reg_2714}, {5'd0}};

assign and_ln728_3_fu_1326_p3 = {{tmp_3_fu_1316_p4}, {5'd0}};

assign and_ln728_4_fu_1369_p3 = {{tmp_4_reg_2739}, {5'd0}};

assign and_ln728_5_fu_1395_p3 = {{tmp_5_fu_1385_p4}, {5'd0}};

assign and_ln728_6_fu_1438_p3 = {{tmp_6_reg_2764}, {5'd0}};

assign and_ln728_7_fu_1464_p3 = {{tmp_7_fu_1454_p4}, {5'd0}};

assign and_ln728_8_fu_1507_p3 = {{tmp_8_reg_2789}, {5'd0}};

assign and_ln728_9_fu_1533_p3 = {{tmp_9_fu_1523_p4}, {5'd0}};

assign and_ln728_s_fu_1576_p3 = {{tmp_10_reg_2814}, {5'd0}};

assign and_ln_fu_1150_p3 = {{tmp_reg_2664}, {5'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (input_r_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign codebook_V_0_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_10_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_11_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_12_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_13_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_14_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_15_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_16_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_17_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_18_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_19_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_1_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_20_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_21_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_22_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_23_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_24_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_25_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_26_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_27_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_28_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_29_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_2_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_30_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_3_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_4_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_5_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_6_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_7_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_8_address0 = i_cast_i_fu_1064_p1;

assign codebook_V_9_address0 = i_cast_i_fu_1064_p1;

assign grp_fu_1103_p0 = sext_ln1116_reg_2169;

assign grp_fu_1111_p0 = sext_ln1116_1_reg_2174;

assign grp_fu_1119_p0 = sext_ln1116_2_reg_2179;

assign grp_fu_1137_p0 = sext_ln1116_3_reg_2184;

assign grp_fu_1145_p0 = sext_ln1116_4_reg_2189;

assign grp_fu_1214_p0 = sext_ln1116_5_reg_2194;

assign grp_fu_1222_p0 = sext_ln1116_6_reg_2199;

assign grp_fu_1287_p0 = sext_ln1116_7_reg_2204;

assign grp_fu_1295_p0 = sext_ln1116_8_reg_2209;

assign grp_fu_1356_p0 = sext_ln1116_9_reg_2214;

assign grp_fu_1364_p0 = sext_ln1116_10_reg_2219;

assign grp_fu_1425_p0 = sext_ln1116_11_reg_2224;

assign grp_fu_1433_p0 = sext_ln1116_12_reg_2229;

assign grp_fu_1494_p0 = sext_ln1116_13_reg_2234;

assign grp_fu_1502_p0 = sext_ln1116_14_reg_2239;

assign grp_fu_1563_p0 = sext_ln1116_15_reg_2244;

assign grp_fu_1571_p0 = sext_ln1116_16_reg_2249;

assign grp_fu_1632_p0 = sext_ln1116_17_reg_2254;

assign grp_fu_1640_p0 = sext_ln1116_18_reg_2259;

assign grp_fu_1701_p0 = sext_ln1116_19_reg_2264;

assign grp_fu_1709_p0 = sext_ln1116_20_reg_2269;

assign grp_fu_1770_p0 = sext_ln1116_21_reg_2274;

assign grp_fu_1778_p0 = sext_ln1116_22_reg_2279;

assign grp_fu_1839_p0 = sext_ln1116_23_reg_2284;

assign grp_fu_1847_p0 = sext_ln1116_24_reg_2289;

assign grp_fu_1908_p0 = sext_ln1116_25_reg_2294;

assign grp_fu_1916_p0 = sext_ln1116_26_reg_2299;

assign grp_fu_1977_p0 = sext_ln1116_27_reg_2304;

assign grp_fu_1985_p0 = sext_ln1116_28_reg_2309;

assign grp_fu_2046_p0 = sext_ln1116_29_reg_2314;

assign grp_fu_2054_p0 = sext_ln1116_30_reg_2319;

assign i_cast_i_fu_1064_p1 = i_reg_617;

assign icmp_ln1494_fu_2165_p2 = (($signed(trunc_ln708_2_reg_3029) > $signed(output_load_reg_3035)) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1052_p2 = ((i_reg_617 == 6'd33) ? 1'b1 : 1'b0);

assign output_r_address0 = output_addr_reg_2488_pp0_iter18_reg;

assign output_r_address1 = output_addr_reg_2488_pp0_iter16_reg;

assign output_r_d0 = trunc_ln708_2_reg_3029;

assign sext_ln1116_10_fu_968_p0 = temp_input_V_19;

assign sext_ln1116_10_fu_968_p1 = sext_ln1116_10_fu_968_p0;

assign sext_ln1116_11_fu_972_p0 = temp_input_V_18;

assign sext_ln1116_11_fu_972_p1 = sext_ln1116_11_fu_972_p0;

assign sext_ln1116_12_fu_976_p0 = temp_input_V_17;

assign sext_ln1116_12_fu_976_p1 = sext_ln1116_12_fu_976_p0;

assign sext_ln1116_13_fu_980_p0 = temp_input_V_16;

assign sext_ln1116_13_fu_980_p1 = sext_ln1116_13_fu_980_p0;

assign sext_ln1116_14_fu_984_p0 = temp_input_V_15;

assign sext_ln1116_14_fu_984_p1 = sext_ln1116_14_fu_984_p0;

assign sext_ln1116_15_fu_988_p0 = temp_input_V_14;

assign sext_ln1116_15_fu_988_p1 = sext_ln1116_15_fu_988_p0;

assign sext_ln1116_16_fu_992_p0 = temp_input_V_13;

assign sext_ln1116_16_fu_992_p1 = sext_ln1116_16_fu_992_p0;

assign sext_ln1116_17_fu_996_p0 = temp_input_V_12;

assign sext_ln1116_17_fu_996_p1 = sext_ln1116_17_fu_996_p0;

assign sext_ln1116_18_fu_1000_p0 = temp_input_V_11;

assign sext_ln1116_18_fu_1000_p1 = sext_ln1116_18_fu_1000_p0;

assign sext_ln1116_19_fu_1004_p0 = temp_input_V_10;

assign sext_ln1116_19_fu_1004_p1 = sext_ln1116_19_fu_1004_p0;

assign sext_ln1116_1_fu_932_p0 = temp_input_V_28;

assign sext_ln1116_1_fu_932_p1 = sext_ln1116_1_fu_932_p0;

assign sext_ln1116_20_fu_1008_p0 = temp_input_V_9;

assign sext_ln1116_20_fu_1008_p1 = sext_ln1116_20_fu_1008_p0;

assign sext_ln1116_21_fu_1012_p0 = temp_input_V_8;

assign sext_ln1116_21_fu_1012_p1 = sext_ln1116_21_fu_1012_p0;

assign sext_ln1116_22_fu_1016_p0 = temp_input_V_7;

assign sext_ln1116_22_fu_1016_p1 = sext_ln1116_22_fu_1016_p0;

assign sext_ln1116_23_fu_1020_p0 = temp_input_V_6;

assign sext_ln1116_23_fu_1020_p1 = sext_ln1116_23_fu_1020_p0;

assign sext_ln1116_24_fu_1024_p0 = temp_input_V_5;

assign sext_ln1116_24_fu_1024_p1 = sext_ln1116_24_fu_1024_p0;

assign sext_ln1116_25_fu_1028_p0 = temp_input_V_4;

assign sext_ln1116_25_fu_1028_p1 = sext_ln1116_25_fu_1028_p0;

assign sext_ln1116_26_fu_1032_p0 = temp_input_V_3;

assign sext_ln1116_26_fu_1032_p1 = sext_ln1116_26_fu_1032_p0;

assign sext_ln1116_27_fu_1036_p0 = temp_input_V_2;

assign sext_ln1116_27_fu_1036_p1 = sext_ln1116_27_fu_1036_p0;

assign sext_ln1116_28_fu_1040_p0 = temp_input_V_1;

assign sext_ln1116_28_fu_1040_p1 = sext_ln1116_28_fu_1040_p0;

assign sext_ln1116_29_fu_1044_p0 = temp_input_V_0;

assign sext_ln1116_29_fu_1044_p1 = sext_ln1116_29_fu_1044_p0;

assign sext_ln1116_2_fu_936_p0 = temp_input_V_27;

assign sext_ln1116_2_fu_936_p1 = sext_ln1116_2_fu_936_p0;

assign sext_ln1116_30_fu_1048_p0 = input_r_dout;

assign sext_ln1116_30_fu_1048_p1 = sext_ln1116_30_fu_1048_p0;

assign sext_ln1116_3_fu_940_p0 = temp_input_V_26;

assign sext_ln1116_3_fu_940_p1 = sext_ln1116_3_fu_940_p0;

assign sext_ln1116_4_fu_944_p0 = temp_input_V_25;

assign sext_ln1116_4_fu_944_p1 = sext_ln1116_4_fu_944_p0;

assign sext_ln1116_5_fu_948_p0 = temp_input_V_24;

assign sext_ln1116_5_fu_948_p1 = sext_ln1116_5_fu_948_p0;

assign sext_ln1116_6_fu_952_p0 = temp_input_V_23;

assign sext_ln1116_6_fu_952_p1 = sext_ln1116_6_fu_952_p0;

assign sext_ln1116_7_fu_956_p0 = temp_input_V_22;

assign sext_ln1116_7_fu_956_p1 = sext_ln1116_7_fu_956_p0;

assign sext_ln1116_8_fu_960_p0 = temp_input_V_21;

assign sext_ln1116_8_fu_960_p1 = sext_ln1116_8_fu_960_p0;

assign sext_ln1116_9_fu_964_p0 = temp_input_V_20;

assign sext_ln1116_9_fu_964_p1 = sext_ln1116_9_fu_964_p0;

assign sext_ln1116_fu_928_p0 = temp_input_V_29;

assign sext_ln1116_fu_928_p1 = sext_ln1116_fu_928_p0;

assign sext_ln1192_10_fu_1514_p1 = $signed(mul_ln1118_22_reg_2794);

assign sext_ln1192_11_fu_1541_p1 = $signed(mul_ln1118_23_reg_2799);

assign sext_ln1192_12_fu_1583_p1 = $signed(mul_ln1118_24_reg_2819);

assign sext_ln1192_13_fu_1610_p1 = $signed(mul_ln1118_25_reg_2824);

assign sext_ln1192_14_fu_1652_p1 = $signed(mul_ln1118_26_reg_2844);

assign sext_ln1192_15_fu_1679_p1 = $signed(mul_ln1118_27_reg_2849);

assign sext_ln1192_16_fu_1721_p1 = $signed(mul_ln1118_28_reg_2869);

assign sext_ln1192_17_fu_1748_p1 = $signed(mul_ln1118_29_reg_2874);

assign sext_ln1192_18_fu_1790_p1 = $signed(mul_ln1118_30_reg_2894);

assign sext_ln1192_19_fu_1817_p1 = $signed(mul_ln1118_31_reg_2899);

assign sext_ln1192_1_fu_1188_p1 = $signed(tmp_s_fu_1180_p3);

assign sext_ln1192_20_fu_1859_p1 = $signed(mul_ln1118_32_reg_2919);

assign sext_ln1192_21_fu_1886_p1 = $signed(mul_ln1118_33_reg_2924);

assign sext_ln1192_22_fu_1928_p1 = $signed(mul_ln1118_34_reg_2944);

assign sext_ln1192_23_fu_1955_p1 = $signed(mul_ln1118_35_reg_2949);

assign sext_ln1192_24_fu_1997_p1 = $signed(mul_ln1118_36_reg_2969);

assign sext_ln1192_25_fu_2024_p1 = $signed(mul_ln1118_37_reg_2974);

assign sext_ln1192_26_fu_2066_p1 = $signed(mul_ln1118_38_reg_2994);

assign sext_ln1192_27_fu_2093_p1 = $signed(mul_ln1118_39_reg_2999);

assign sext_ln1192_28_fu_2119_p1 = $signed(mul_ln1118_40_reg_3019);

assign sext_ln1192_29_fu_2146_p1 = $signed(mul_ln1118_41_reg_3024);

assign sext_ln1192_2_fu_1238_p1 = $signed(mul_ln1118_14_reg_2694);

assign sext_ln1192_30_fu_1192_p1 = $signed(mul_ln1118_13_reg_2674);

assign sext_ln1192_3_fu_1265_p1 = $signed(mul_ln1118_15_reg_2699);

assign sext_ln1192_4_fu_1307_p1 = $signed(mul_ln1118_16_reg_2719);

assign sext_ln1192_5_fu_1334_p1 = $signed(mul_ln1118_17_reg_2724);

assign sext_ln1192_6_fu_1376_p1 = $signed(mul_ln1118_18_reg_2744);

assign sext_ln1192_7_fu_1403_p1 = $signed(mul_ln1118_19_reg_2749);

assign sext_ln1192_8_fu_1445_p1 = $signed(mul_ln1118_20_reg_2769);

assign sext_ln1192_9_fu_1472_p1 = $signed(mul_ln1118_21_reg_2774);

assign sext_ln1192_fu_1161_p1 = $signed(mul_ln1118_12_reg_2669);

assign sext_ln703_fu_1157_p1 = $signed(and_ln_fu_1150_p3);

assign sext_ln728_fu_1234_p1 = $signed(tmp_41_fu_1227_p3);

assign tmp_11_fu_1592_p4 = {{add_ln1192_22_fu_1586_p2[40:5]}};

assign tmp_13_fu_1661_p4 = {{add_ln1192_24_fu_1655_p2[40:5]}};

assign tmp_15_fu_1730_p4 = {{add_ln1192_26_fu_1724_p2[40:5]}};

assign tmp_17_fu_1799_p4 = {{add_ln1192_28_fu_1793_p2[40:5]}};

assign tmp_19_fu_1868_p4 = {{add_ln1192_30_fu_1862_p2[40:5]}};

assign tmp_1_fu_1247_p4 = {{add_ln1192_12_fu_1241_p2[40:5]}};

assign tmp_21_fu_1937_p4 = {{add_ln1192_32_fu_1931_p2[40:5]}};

assign tmp_23_fu_2006_p4 = {{add_ln1192_34_fu_2000_p2[40:5]}};

assign tmp_25_fu_2075_p4 = {{add_ln1192_36_fu_2069_p2[40:5]}};

assign tmp_27_fu_2128_p4 = {{add_ln1192_38_fu_2122_p2[40:5]}};

assign tmp_3_fu_1316_p4 = {{add_ln1192_14_fu_1310_p2[40:5]}};

assign tmp_41_fu_1227_p3 = {{tmp_40_reg_2689}, {5'd0}};

assign tmp_5_fu_1385_p4 = {{add_ln1192_16_fu_1379_p2[40:5]}};

assign tmp_7_fu_1454_p4 = {{add_ln1192_18_fu_1448_p2[40:5]}};

assign tmp_9_fu_1523_p4 = {{add_ln1192_20_fu_1517_p2[40:5]}};

assign tmp_s_fu_1180_p3 = {{trunc_ln_fu_1170_p4}, {5'd0}};

assign trunc_ln_fu_1170_p4 = {{add_ln1192_fu_1164_p2[38:5]}};

endmodule //e2e_system_correlator
