Program: DRAM Controller
Author: Jacob Simons
Date Published: October 26, 2022

This program represents the behavioral architecture of a controller for simple read/write cycles of an asynchronous DRAM chip.
Originally produced as a laboratory assignment for ECE 4525 at Western Michigan University, designed for use with a Digilent Nexys A7 FPGA development board.
