{"sha": "cec978606a6291ac3e9b7d3ce438643b45e41f72", "node_id": "C_kwDOANBUbNoAKGNlYzk3ODYwNmE2MjkxYWMzZTliN2QzY2U0Mzg2NDNiNDVlNDFmNzI", "commit": {"author": {"name": "Lulu Cheng", "email": "chenglulu@loongson.cn", "date": "2022-04-25T01:18:39Z"}, "committer": {"name": "Lulu Cheng", "email": "chenglulu@loongson.cn", "date": "2022-04-27T11:55:10Z"}, "message": "LoongArch: Add '(clobber (mem:BLK (scratch)))' to PLV instruction templates.\n\ngcc/ChangeLog:\n\n\t* config/loongarch/loongarch.md: Add '(clobber (mem:BLK (scratch)))'\n\tto PLV instruction templates.", "tree": {"sha": "da4ad69e405e47f56d5e65aa0652ec323692b372", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/da4ad69e405e47f56d5e65aa0652ec323692b372"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/cec978606a6291ac3e9b7d3ce438643b45e41f72", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cec978606a6291ac3e9b7d3ce438643b45e41f72", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cec978606a6291ac3e9b7d3ce438643b45e41f72", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cec978606a6291ac3e9b7d3ce438643b45e41f72/comments", "author": {"login": "chenglulu326", "id": 88083425, "node_id": "MDQ6VXNlcjg4MDgzNDI1", "avatar_url": "https://avatars.githubusercontent.com/u/88083425?v=4", "gravatar_id": "", "url": "https://api.github.com/users/chenglulu326", "html_url": "https://github.com/chenglulu326", "followers_url": "https://api.github.com/users/chenglulu326/followers", "following_url": "https://api.github.com/users/chenglulu326/following{/other_user}", "gists_url": "https://api.github.com/users/chenglulu326/gists{/gist_id}", "starred_url": "https://api.github.com/users/chenglulu326/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/chenglulu326/subscriptions", "organizations_url": "https://api.github.com/users/chenglulu326/orgs", "repos_url": "https://api.github.com/users/chenglulu326/repos", "events_url": "https://api.github.com/users/chenglulu326/events{/privacy}", "received_events_url": "https://api.github.com/users/chenglulu326/received_events", "type": "User", "site_admin": false}, "committer": {"login": "chenglulu326", "id": 88083425, "node_id": "MDQ6VXNlcjg4MDgzNDI1", "avatar_url": "https://avatars.githubusercontent.com/u/88083425?v=4", "gravatar_id": "", "url": "https://api.github.com/users/chenglulu326", "html_url": "https://github.com/chenglulu326", "followers_url": "https://api.github.com/users/chenglulu326/followers", "following_url": "https://api.github.com/users/chenglulu326/following{/other_user}", "gists_url": "https://api.github.com/users/chenglulu326/gists{/gist_id}", "starred_url": "https://api.github.com/users/chenglulu326/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/chenglulu326/subscriptions", "organizations_url": "https://api.github.com/users/chenglulu326/orgs", "repos_url": "https://api.github.com/users/chenglulu326/repos", "events_url": "https://api.github.com/users/chenglulu326/events{/privacy}", "received_events_url": "https://api.github.com/users/chenglulu326/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "9aaaae7edb781867797d0a553a7db99d52ecd5e1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9aaaae7edb781867797d0a553a7db99d52ecd5e1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9aaaae7edb781867797d0a553a7db99d52ecd5e1"}], "stats": {"total": 40, "additions": 28, "deletions": 12}, "files": [{"sha": "5a7641703b54a60ee0690da171bfda981fad31d9", "filename": "gcc/config/loongarch/loongarch.md", "status": "modified", "additions": 28, "deletions": 12, "changes": 40, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cec978606a6291ac3e9b7d3ce438643b45e41f72/gcc%2Fconfig%2Floongarch%2Floongarch.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cec978606a6291ac3e9b7d3ce438643b45e41f72/gcc%2Fconfig%2Floongarch%2Floongarch.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Floongarch%2Floongarch.md?ref=cec978606a6291ac3e9b7d3ce438643b45e41f72", "patch": "@@ -2047,13 +2047,17 @@\n \n (define_insn \"loongarch_ibar\"\n   [(unspec_volatile:SI\n-      [(match_operand 0 \"const_uimm15_operand\")] UNSPECV_IBAR)]\n+      [(match_operand 0 \"const_uimm15_operand\")]\n+       UNSPECV_IBAR)\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"ibar\\t%0\")\n \n (define_insn \"loongarch_dbar\"\n   [(unspec_volatile:SI\n-      [(match_operand 0 \"const_uimm15_operand\")] UNSPECV_DBAR)]\n+      [(match_operand 0 \"const_uimm15_operand\")]\n+       UNSPECV_DBAR)\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"dbar\\t%0\")\n \n@@ -2072,13 +2076,17 @@\n \n (define_insn \"loongarch_syscall\"\n   [(unspec_volatile:SI\n-      [(match_operand 0 \"const_uimm15_operand\")] UNSPECV_SYSCALL)]\n+      [(match_operand 0 \"const_uimm15_operand\")]\n+       UNSPECV_SYSCALL)\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"syscall\\t%0\")\n \n (define_insn \"loongarch_break\"\n   [(unspec_volatile:SI\n-      [(match_operand 0 \"const_uimm15_operand\")] UNSPECV_BREAK)]\n+      [(match_operand 0 \"const_uimm15_operand\")]\n+       UNSPECV_BREAK)\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"break\\t%0\")\n \n@@ -2103,7 +2111,8 @@\n (define_insn \"loongarch_csrrd_<d>\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=r\")\n \t(unspec_volatile:GPR [(match_operand  1 \"const_uimm14_operand\")]\n-\t\t\t      UNSPECV_CSRRD))]\n+\t\t\t      UNSPECV_CSRRD))\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"csrrd\\t%0,%1\"\n   [(set_attr \"type\" \"load\")\n@@ -2114,7 +2123,8 @@\n \t  (unspec_volatile:GPR\n \t    [(match_operand:GPR 1 \"register_operand\" \"0\")\n \t     (match_operand 2 \"const_uimm14_operand\")]\n-\t     UNSPECV_CSRWR))]\n+\t     UNSPECV_CSRWR))\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"csrwr\\t%0,%2\"\n   [(set_attr \"type\" \"store\")\n@@ -2126,7 +2136,8 @@\n \t    [(match_operand:GPR 1 \"register_operand\" \"0\")\n \t     (match_operand:GPR 2 \"register_operand\" \"q\")\n \t     (match_operand 3 \"const_uimm14_operand\")]\n-\t     UNSPECV_CSRXCHG))]\n+\t     UNSPECV_CSRXCHG))\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"csrxchg\\t%0,%2,%3\"\n   [(set_attr \"type\" \"load\")\n@@ -2135,7 +2146,8 @@\n (define_insn \"loongarch_iocsrrd_<size>\"\n   [(set (match_operand:QHWD 0 \"register_operand\" \"=r\")\n \t(unspec_volatile:QHWD [(match_operand:SI 1 \"register_operand\" \"r\")]\n-\t\t\t      UNSPECV_IOCSRRD))]\n+\t\t\t      UNSPECV_IOCSRRD))\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"iocsrrd.<size>\\t%0,%1\"\n   [(set_attr \"type\" \"load\")\n@@ -2144,7 +2156,8 @@\n (define_insn \"loongarch_iocsrwr_<size>\"\n   [(unspec_volatile:QHWD [(match_operand:QHWD 0 \"register_operand\" \"r\")\n \t\t\t  (match_operand:SI 1 \"register_operand\" \"r\")]\n-\t\t\t  UNSPECV_IOCSRWR)]\n+\t\t\t  UNSPECV_IOCSRWR)\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"iocsrwr.<size>\\t%0,%1\"\n   [(set_attr \"type\" \"load\")\n@@ -2154,7 +2167,8 @@\n   [(unspec_volatile:X [(match_operand 0 \"const_uimm5_operand\")\n \t\t       (match_operand:X 1 \"register_operand\" \"r\")\n \t\t       (match_operand 2 \"const_imm12_operand\")]\n-\t\t       UNSPECV_CACOP)]\n+\t\t       UNSPECV_CACOP)\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"cacop\\t%0,%1,%2\"\n   [(set_attr \"type\" \"load\")\n@@ -2164,7 +2178,8 @@\n   [(unspec_volatile:X [(match_operand:X 0 \"register_operand\" \"r\")\n \t\t       (match_operand:X 1 \"register_operand\" \"r\")\n \t\t       (match_operand 2 \"const_uimm5_operand\")]\n-\t\t       UNSPECV_LDDIR)]\n+\t\t       UNSPECV_LDDIR)\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"lddir\\t%0,%1,%2\"\n   [(set_attr \"type\" \"load\")\n@@ -2173,7 +2188,8 @@\n (define_insn \"loongarch_ldpte_<d>\"\n   [(unspec_volatile:X [(match_operand:X 0 \"register_operand\" \"r\")\n \t\t       (match_operand 1 \"const_uimm5_operand\")]\n-\t\t       UNSPECV_LDPTE)]\n+\t\t       UNSPECV_LDPTE)\n+   (clobber (mem:BLK (scratch)))]\n   \"\"\n   \"ldpte\\t%0,%1\"\n   [(set_attr \"type\" \"load\")"}]}