---
calibre_verifs: true
releaseMacro: 
    dwc_ddr5phy_utility_blocks:
    - dwc_ddr5phy_decapvddq_cmosx2_ew
    - dwc_ddr5phy_decapvddq_ld_cmosx2_ew
    - dwc_ddr5phy_decapvddq_ld_master_ew
    - dwc_ddr5phy_decapvddq_master_ew
    - dwc_ddr5phy_decapvddq_acx2_ew
    - dwc_ddr5phy_decapvddq_dx4_ew
    - dwc_ddr5phy_decapvddq_dx5_ew
    - dwc_ddr5phy_decapvddq_ld_acx2_ew
    - dwc_ddr5phy_decapvddq_ld_dx4_ew
    - dwc_ddr5phy_decapvddq_ld_dx5_ew
    - dwc_ddr5phy_decapvddq_ld_zcal_ew
    - dwc_ddr5phy_decapvddq_zcal_ew
    - dwc_ddr5phy_decapvsh_ckx2_ld_ew
    - dwc_ddr5phy_decapvsh_ckx2_ew
    - dwc_ddr5phy_decapvsh_acx2_ew
    - dwc_ddr5phy_decapvsh_dx4_ew
    - dwc_ddr5phy_decapvsh_dx5_ew
    - dwc_ddr5phy_decapvsh_ld_acx2_ew
    - dwc_ddr5phy_decapvsh_ld_dx4_ew
    - dwc_ddr5phy_decapvsh_ld_dx5_ew
    - dwc_ddr5phy_decapvsh_ld_zcal_ew
    - dwc_ddr5phy_decapvsh_zcal_ew
    dwc_ddr5phy_utility_cells:
    - dwc_ddr5phy_decapvddq_ew
    - dwc_ddr5phy_decapvddq_ns
    - dwc_ddr5phy_decapvddq_ld_ew
    - dwc_ddr5phy_decapvddq_ld_ns
    - dwc_ddr5phy_vddqclamp_x2_ew
lef_diff_rel: 1.00a
releaseDefMacro: 
    - pro_hard_macro/dwc_ddr5phyacx2_ew
    - pro_hard_macro/dwc_ddr5phycmosx2_ew
    - pro_hard_macro/dwc_ddr5phyckx2_ew
    - pro_hard_macro/dwc_ddr5phyacx2_ew
    - pro_hard_macro/dwc_ddr5phydx4_ew
    - pro_hard_macro/dwc_ddr5phymaster
    - pro_hard_macro/dwc_ddr5phyzcal_ew
    - pro_hard_macro/dwc_ddr5phydqx1_ew
    - pro_hard_macro/dwc_ddr5phydqsx1_ew
releasePhyvMacro: 
    - dwc_ddr5phy_vaaclamp_ew
    - dwc_ddr5phy_vddqclamp_x2_ew
    - dwc_ddr5phy_decapvaa_tile
releaseRepeaterMacro: dwc_ddr5phy_pclk_rpt
releaseShimMacro: dwc_ddr5phycmosx2_top_ew_Shim
releasePmMailDist: vthareja,hdavid,guttman,jfisher,vilas,baanu,rarunac,dpatil
supply_pins_override: 
    dwc_ddr5phy_por_ew: M6 M8
    dwc_ddr5phycover_dx4_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_ddr5phycover_master_top: M8 M14 M15 M16 MTOP MTOP-1
    dwc_ddr5phy_zcalio_ew: M8 M12
    dwc_ddr5phy_txrxac_ew: M8 M12
    dwc_ddr5phy_tcoil_ew: M14 M15 M16 MTOP MTOP-1
    dwc_ddr5phy_txrxdq_ew: M8 M12
    dwc_ddr5phycover_cmosx2_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_ddr5phy_txrxdqs_ew: M8 M12
    dwc_ddr5phy_techrevision: M5
    dwc_ddr5phycover_ckx2_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_ddr5phycover_zcal_top_ew: M8 M14 M15 M16 MTOP MTOP-1
    dwc_ddr5phy_lcdl: M4
    dwc_ddr5phycover_acx2_top_ew: M8 M14 M15 M16 MTOP MTOP-1
cdl_prune_cells: cvcp* cvpp* vflag* vsync
supply_pins: M8
releaseBranch: rel1.00_cktpcs_prerel_prelim
releaseMailDist: 
    ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,hdavid,aparik,elgaid,mennatul,eltokhi,guttman,jfisher,vilas,baanu,rinshar,annmary,rarunac,dpatil,deepakgs,chetana,jmangatt
release_gds_cdl: HIPRE
metal_stack: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
metal_stack_ip: 8M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_2Y_vh
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP
layout_tag: D910 Preliminary Release
reference_date_time: 21 days ago
rel: 1.00a_pre2
utility_name: dwc_ddr5phy_utility_cells dwc_ddr5phy_utility_blocks
vcrel: 0.50a
releaseCtlMacro: 
    - dwc_ddr5phy_lcdl
    - dwc_ddr5phy_lstx_acx2_ew
    - dwc_ddr5phy_lstx_dx4_ew
    - dwc_ddr5phy_lstx_zcal_ew
    - dwc_ddr5phy_pclk_master
    - dwc_ddr5phy_pclk_rxdca
    - dwc_ddr5phy_rxreplica_ew
    - dwc_ddr5phy_txrxac_ew
    - dwc_ddr5phy_txrxdq_ew
    - dwc_ddr5phy_txrxdqs_ew
    - dwc_ddr5phy_vregdac_ew
ferel: fe_weekly
metal_stack_cover: 15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z
p4_release_root: products/lpddr5x_ddr5_phy/ddr5/project/d910-ddr5-tsmc5ff-12
process: tsmc5ff-12

