Checking out license 'RTL_Compiler_RD'......   (1 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's27_bench' from file '../rtl/s27.v'.
  Done elaborating 's27_bench'.
Mapping s27_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map        941    -502  G6_reg/CK --> G5_reg/D
 area_map          910    -485  G6_reg/CK --> G5_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay        910    -485         0 G6_reg/CK --> G5_reg/D
 incr_delay        920    -480         0 G6_reg/CK --> G5_reg/D

  Done mapping s27_bench
  Synthesis succeeded.
  Incrementally optimizing s27_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay        920    -480         0 G6_reg/CK --> G5_reg/D
 incr_delay        910    -472         0 G6_reg/CK --> G6_reg/D
 init_drc          910    -472         0 G6_reg/CK --> G6_reg/D
 init_area         910    -472         0 G6_reg/CK --> G6_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay        910    -472         0 G6_reg/CK --> G6_reg/D
 init_drc          910    -472         0 G6_reg/CK --> G6_reg/D
 init_area         910    -472         0 G6_reg/CK --> G6_reg/D

  Done mapping s27_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:05:34 PM
  Module:                 s27_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G6_reg/CK                                     0               0 R
G6_reg/Q            DFFSRX1      1    6.3    36     +76      76 R
g82/A                                                +0      76  
g82/Y               INVX1        2   14.3    35     +36     112 F
g23/B                                                +0     112  
g23/Y               NOR2X1       1    8.0    46     +37     149 R
g19/B                                                +0     149  
g19/Y               NOR2X1       1    8.0    35     +33     182 F
g18/B                                                +0     182  
g18/Y               NOR2X1       1   12.6    59     +46     228 R
g17/A                                                +0     228  
g17/Y               NAND2X2      3   18.9    48     +49     277 F
g71/A                                                +0     277  
g71/Y               INVX1        1   18.7    50     +47     324 R
G6_reg/D            DFFSRX1                          +0     324  
G6_reg/CK           setup                     0    +149     473 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -473ps (TIMING VIOLATION)
Start-point  : G6_reg/CK
End-point    : G6_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:05:34 PM
  Module:                 s27_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                           
  Gate  Instances   Area    Library  
-------------------------------------
DFFSRX1         3  486.129    gsclib 
INVX1           6  125.454    gsclib 
INVX2           1   26.136    gsclib 
NAND2X1         1   26.136    gsclib 
NAND2X2         3  109.770    gsclib 
NOR2X1          4  104.544    gsclib 
OR2X1           1   31.363    gsclib 
-------------------------------------
total          19  909.532           

                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential         3 486.129   53.4 
inverter           7 151.590   16.7 
logic              9 271.813   29.9 
------------------------------------
total             19 909.532  100.0 

Normal exit.
