m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/veron14/Timer/sim
vapb_master_byte_masking
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z2 !s110 1755163633
!i10b 1
!s100 On@=Rf2k3C2I]C;6@9mn73
ILGPkaZF68XelVJ<C8aQLo0
S1
R0
Z3 w1753772048
8../RTL/apb_master_byte_masking.sv
F../RTL/apb_master_byte_masking.sv
!i122 0
L0 1 25
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2021.2_1;73
r1
!s85 0
31
Z6 !s108 1755163633.000000
!s107 /home/shared_folder/workspace/VIP/vip_lib/apb/agent/apb_master_driver.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/env/apb_item.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/agent/apb_cfg.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/apb_pkg.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/apb_if.sv|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tests/inc_test.sv|../tb/testbench.sv|../RTL/wait_state_shift_reg.sv|../RTL/timer_top.sv|../RTL/priority_encoder.sv|../RTL/posedge_detector.sv|../RTL/pos_det_mode16.sv|../RTL/param_mux.sv|../RTL/param_d_ff.sv|../RTL/negedge_detector.sv|../RTL/mux_2_to_1.sv|../RTL/low_level_detector.sv|../RTL/high_level_detector.sv|../RTL/control_logic.sv|../RTL/comparator.sv|../RTL/clock_select.sv|../RTL/clk_sel_channel.sv|../RTL/apb_slave_timer.sv|../RTL/apb_register.sv|../RTL/apb_master_byte_masking.sv|../RTL/Timer_register.sv|../RTL/TCSR.sv|../RTL/TCR.sv|../RTL/TCOR.sv|../RTL/TCNT.sv|../RTL/TCCR.sv|../RTL/COMP.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/common.sv|
Z7 !s90 +define+UVM_NO_DPI|+cover=bcesft|+acc|-sv|-f|filelist.f|+define+APB_MAX_DATA_WIDTH=8|+define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR|
!i113 0
Z8 !s102 +cover=bcesft
Z9 o+cover=bcesft +acc -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 +define+UVM_NO_DPI +cover=bcesft +acc -sv +incdir+../RTL +incdir+/home/shared_folder/workspace/VIP/vip_lib/apb +incdir+/home/shared_folder/workspace/VIP/vip_lib/apb/agent +incdir+../seq +incdir+../tests +incdir+../interface +incdir+../env +define+APB_MAX_DATA_WIDTH=8 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vapb_register
R1
R2
!i10b 1
!s100 4FK1z0lbTLnc<??BS4oDd1
Imi4Zj:7j:RJS5n`le]^PT2
S1
R0
R3
8../RTL/apb_register.sv
F../RTL/apb_register.sv
!i122 0
Z12 L0 1 20
R4
R5
r1
!s85 0
31
R6
Z13 !s107 /home/shared_folder/workspace/VIP/vip_lib/apb/agent/apb_master_driver.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/env/apb_item.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/agent/apb_cfg.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/apb_pkg.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/apb_if.sv|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/shared_folder/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tests/inc_test.sv|../tb/testbench.sv|../RTL/wait_state_shift_reg.sv|../RTL/timer_top.sv|../RTL/priority_encoder.sv|../RTL/posedge_detector.sv|../RTL/pos_det_mode16.sv|../RTL/param_mux.sv|../RTL/param_d_ff.sv|../RTL/negedge_detector.sv|../RTL/mux_2_to_1.sv|../RTL/low_level_detector.sv|../RTL/high_level_detector.sv|../RTL/control_logic.sv|../RTL/comparator.sv|../RTL/clock_select.sv|../RTL/clk_sel_channel.sv|../RTL/apb_slave_timer.sv|../RTL/apb_register.sv|../RTL/apb_master_byte_masking.sv|../RTL/Timer_register.sv|../RTL/TCSR.sv|../RTL/TCR.sv|../RTL/TCOR.sv|../RTL/TCNT.sv|../RTL/TCCR.sv|../RTL/COMP.sv|/home/shared_folder/workspace/VIP/vip_lib/apb/common.sv|
R7
!i113 0
R8
R9
R10
R11
vapb_slave_timer
R1
R2
!i10b 1
!s100 FOAjDh`jRKTo5N_z9[09:1
IAkek0_e8=8<8NU6;`ZdH<1
S1
R0
R3
8../RTL/apb_slave_timer.sv
F../RTL/apb_slave_timer.sv
!i122 0
L0 1 309
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vclk_sel_channel
R1
R2
!i10b 1
!s100 A@YXQXUXS=G1nfod>ngRG0
IQ5e80Ca:_19jY30BEd3NC1
S1
R0
R3
8../RTL/clk_sel_channel.sv
F../RTL/clk_sel_channel.sv
!i122 0
L0 1 107
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vclock_select
R1
R2
!i10b 1
!s100 :de[N1`Rj160:XAlAeI8W1
I_8J]kKMT1f8HWIS1b8L1M1
S1
R0
R3
8../RTL/clock_select.sv
F../RTL/clock_select.sv
!i122 0
L0 1 70
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vCOMP
R1
R2
!i10b 1
!s100 ;beX6bZMa<<GDh5;bkd?K0
InggEN1QnEaA4_ZlbP?fn53
S1
R0
R3
8../RTL/COMP.sv
F../RTL/COMP.sv
!i122 0
Z14 L0 1 13
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
n@c@o@m@p
vcomparator
R1
R2
!i10b 1
!s100 BO8SBVk4[Tz5@i?R6d2?m1
IMADb@l548L[9k[lCXdQZj0
S1
R0
R3
8../RTL/comparator.sv
F../RTL/comparator.sv
!i122 0
L0 1 11
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vcontrol_logic
R1
R2
!i10b 1
!s100 F4OPh2D]^LObRCR0S9j=h1
Io<VF[UTzD<]DNd4>kJbV[0
S1
R0
R3
8../RTL/control_logic.sv
F../RTL/control_logic.sv
!i122 0
L0 1 423
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vhigh_level_detector
R1
R2
!i10b 1
!s100 Bkc9Lh1NeeA3LJN3CX`[I2
IFgJ4K;joCHoZO16lhC0cc2
S1
R0
R3
8../RTL/high_level_detector.sv
F../RTL/high_level_detector.sv
!i122 0
Z15 L0 1 38
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vlow_level_detector
R1
R2
!i10b 1
!s100 8?X7Rm<QlVndQnzOIZA_H3
IH;]>fkLOW:PQEYjM^8LKz2
S1
R0
R3
8../RTL/low_level_detector.sv
F../RTL/low_level_detector.sv
!i122 0
R15
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vmux_2_to_1
R1
R2
!i10b 1
!s100 fNlV]JL>E<@;m>JPJISPG2
IZaYgRVTT<RQF<5Lkm0:k31
S1
R0
R3
8../RTL/mux_2_to_1.sv
F../RTL/mux_2_to_1.sv
!i122 0
L0 1 12
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vnegedge_detector
R1
R2
!i10b 1
!s100 65RBnh2IK`_XPlV7n=WVY2
IB6anEMGgnDCa`YjAQ7O4J3
S1
R0
R3
8../RTL/negedge_detector.sv
F../RTL/negedge_detector.sv
!i122 0
Z16 L0 1 52
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vparam_d_ff
R1
R2
!i10b 1
!s100 Ui^[L?[0VW0c::fh^>U?N2
IkSW<lCnV1LAJf63NVBSE^0
S1
R0
R3
8../RTL/param_d_ff.sv
F../RTL/param_d_ff.sv
!i122 0
L0 1 24
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vparam_mux
R1
R2
!i10b 1
!s100 A7nCQ7<]^7m]<5NJNg@[`3
II[gOe:J@9R;kj<@e>=oNo1
S1
R0
R3
8../RTL/param_mux.sv
F../RTL/param_mux.sv
!i122 0
R14
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vpos_det_mode16
R1
R2
!i10b 1
!s100 5ZnNWclXBg31>V8:Za9ZP0
Im9gnblL>_izTDCX5<Mh9a3
S1
R0
R3
8../RTL/pos_det_mode16.sv
F../RTL/pos_det_mode16.sv
!i122 0
L0 1 40
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vposedge_detector
R1
R2
!i10b 1
!s100 2nY^0Ki2H>NBEQoG[d9_Q3
IiAn@]kmJFJGQV<42_N4Jh3
S1
R0
R3
8../RTL/posedge_detector.sv
F../RTL/posedge_detector.sv
!i122 0
R16
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vpriority_encoder
R1
R2
!i10b 1
!s100 L>2^noREoP^nBC3U8HnXA2
I;6R5SBez1IML;I@D6W]TZ3
S1
R0
R3
8../RTL/priority_encoder.sv
F../RTL/priority_encoder.sv
!i122 0
R14
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vTCCR
R1
R2
!i10b 1
!s100 BG;03ie94F6jYTNmFOln60
Idae;aPTf;5A:T`G_`[VXd0
S1
R0
R3
8../RTL/TCCR.sv
F../RTL/TCCR.sv
!i122 0
L0 1 23
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
n@t@c@c@r
vTCNT
R1
R2
!i10b 1
!s100 D`iPhYPXO_o3VQS6JYmm[3
IHD]BQgoEl<B?1i4k8`WKm1
S1
R0
R3
8../RTL/TCNT.sv
F../RTL/TCNT.sv
!i122 0
L0 1 47
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
n@t@c@n@t
vTCOR
R1
R2
!i10b 1
!s100 N7=:A_4jSTU20@g=5McWR2
I985Y]fW5ejoLd87CgBB^B2
S1
R0
R3
8../RTL/TCOR.sv
F../RTL/TCOR.sv
!i122 0
R12
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
n@t@c@o@r
vTCR
R1
R2
!i10b 1
!s100 2_Id4o?GZDWYdZA9VbLeB3
I:VL9XFL]CHZjjMifJIC^81
S1
R0
R3
8../RTL/TCR.sv
F../RTL/TCR.sv
!i122 0
R12
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
n@t@c@r
vTCSR
R1
R2
!i10b 1
!s100 [OnfT<J9KKD[3IWhj;?AM3
I[HQY=1ekoEQ`QEWDah?2o1
S1
R0
R3
8../RTL/TCSR.sv
F../RTL/TCSR.sv
!i122 0
L0 1 121
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
n@t@c@s@r
vTimer_register
R1
R2
!i10b 1
!s100 a0Dci=8_J3ikDYFkdOYnf3
IA>mLX[Mmak1HA?5kH=NVE1
S1
R0
R3
8../RTL/Timer_register.sv
F../RTL/Timer_register.sv
!i122 0
L0 1 213
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
n@timer_register
vtimer_top
R1
R2
!i10b 1
!s100 3]HdC3M=1I<gNE9G>AD:93
Io:=mB?CX<VXNbZ92DYG^z1
S1
R0
R3
8../RTL/timer_top.sv
F../RTL/timer_top.sv
!i122 0
L0 1 250
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
vwait_state_shift_reg
R1
R2
!i10b 1
!s100 38]Gml>36n4=bYNVOdf^c0
IIl0Xm9UEhM2IBHOGkmO_L2
S1
R0
R3
8../RTL/wait_state_shift_reg.sv
F../RTL/wait_state_shift_reg.sv
!i122 0
L0 1 26
R4
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R10
R11
