$date
	Mon Jun 30 10:21:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module my_mux_test $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module f $end
$var wire 1 " a $end
$var wire 1 % a_and $end
$var wire 1 # b $end
$var wire 1 & b_and $end
$var wire 1 $ s $end
$var wire 1 ' sel_bar $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#10
1#
#20
1!
1%
0#
1"
#30
1#
#40
0!
0'
0%
1$
0#
0"
#50
1!
1&
1#
#60
0!
0&
0#
1"
#70
1!
1&
1#
#80
