[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/accel_2.11-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/AccelConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/AccelConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Accel$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Accel$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$5$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$5$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$5$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$5$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Accel$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Accel$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$14$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$14$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$14$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$14$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$1$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$1$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$13$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$13$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$3$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$3$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Accel$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Accel$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$3$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$3$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Accel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Accel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$13$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$13$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/AccelConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/AccelConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$13$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$13$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/RegFile$$anonfun$13$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/RegFile$$anonfun$13$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	accel/Compute$$anonfun$5$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/terasic/workspace/tvm/3rdparty/vta-hw/apps/tsim_example/hardware/chisel/target/scala-2.11/classes/accel/Compute$$anonfun$5$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
