<!DOCTYPE html>
<html>

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">

    
    <title>FPGA - Verilog语法 | Yanzongs.cn</title>

    <meta name="description" content="&lt;blockquote&gt;
&lt;p&gt;硬件描述语言Verilog一些语法速记&lt;/p&gt;
&lt;/blockquote&gt;">
    <meta name="keywords" content="">

    

    <meta property="og:locale" content="cn" />
    <meta property="og:type" content="article" />
    <meta property="og:title" content= "FPGA - Verilog语法 | Yanzongs.cn"  />
    <meta property="og:description" content= "&lt;blockquote&gt;
&lt;p&gt;硬件描述语言Verilog一些语法速记&lt;/p&gt;
&lt;/blockquote&gt;" />
    <meta property="og:url" content="http://example.com/2023/02/FPGA%20-%20VerilogGrammar/index.html" />
    <meta property="og:site_name" content="" />
    <meta property="article:author" content="Yanzong Chan" />
    <meta property="article:publisher" content="" />
    <meta property="og:description" content="&lt;blockquote&gt;
&lt;p&gt;硬件描述语言Verilog一些语法速记&lt;/p&gt;
&lt;/blockquote&gt;" />
    <meta name="twitter:title" content="FPGA - Verilog语法 | Yanzongs.cn"/>
    <meta name="twitter:description" content="&lt;blockquote&gt;
&lt;p&gt;硬件描述语言Verilog一些语法速记&lt;/p&gt;
&lt;/blockquote&gt;"/>
    <script type="application/ld+json">
        {
            "description": "&lt;blockquote&gt;
&lt;p&gt;硬件描述语言Verilog一些语法速记&lt;/p&gt;
&lt;/blockquote&gt;",
            "author": { "@type": "Person", "name": "Yanzong Chan" },
            "@type": "BlogPosting",
            "url": "http://example.com/2023/02/FPGA%20-%20VerilogGrammar/index.html",
            "publisher": {
            "@type": "Organization",
            "logo": {
                "@type": "ImageObject",
                "url": "http://example.comundefined"
            },
            "name": "Yanzong Chan"
            },
            "headline": "FPGA - Verilog语法 | Yanzongs.cn",
            "datePublished": "2023-02-21T16:00:00.000Z",
            "mainEntityOfPage": {
                "@type": "WebPage",
                "@id": "http://example.com/2023/02/FPGA%20-%20VerilogGrammar/index.html"
            },
            "@context": "http://schema.org"
        }
    </script>




    

    

    

    

    

    

    

    
<link rel="stylesheet" href="/dist/build.css?v=1654266144177.css">


    
<link rel="stylesheet" href="/dist/custom.css?v=1654266144177.css">


    <script>
        window.isPost = true
        window.aomori = {
            
            
            valine: {
                enable: true,
                appId: "qJg820m0oTgXC3L2anmHG52A-gzGzoHsz",
                appKey: "DeTQdlGncT3OVBrk2KHC8yZ3",
                placeholder: "Hello World!",
                avatar: "",
                pageSize: "10",
                lang: "zh-CN",
                visitor: false,
                highlight: false,
                recordIP: false,
                emojiCDN: "",
                enableQQ: false,
                requiredFields: []
            },
            
            
        }
        window.aomori_logo_typed_animated = true
        window.aomori_search_algolia = false

    </script>

<meta name="generator" content="Hexo 6.3.0"></head>

<body>

    <div class="container">
    <header class="header">
        <div class="header-type">
            
            <div class="header-type-inner">
                
                    <div id="typed-strings" style="display:none">
                        <p>Yanzongs.cn</p>
                    </div>
                    <a class="header-type-title" id="typed" href="/"></a>
                
    
                
            </div>
        </div>
        <div class="header-menu">
            <div class="header-menu-inner">
                
                <a href="/">首页</a>
                
                <a href="/archives/">文章</a>
                
                <a href="/message/">留言</a>
                
                <a href="/friends/">链接</a>
                
                <a href="/about/">关于</a>
                
            </div>
            <div class="header-menu-social">
                
    <a class="social" target="_blank" href="https://github.com/yanzongs">
        <ion-icon name="logo-github"></ion-icon>
    </a>

    <a class="social" target="_blank" href="">
        <ion-icon name=""></ion-icon>
    </a>

            </div>
        </div>

        <div class="header-menu-mobile">
            <div class="header-menu-mobile-inner" id="mobile-menu-open">
                <i class="icon icon-menu"></i>
            </div>
        </div>
    </header>

    <div class="header-menu-mobile-menu">
        <div class="header-menu-mobile-menu-bg"></div>
        <div class="header-menu-mobile-menu-wrap">
            <div class="header-menu-mobile-menu-inner">
                <div class="header-menu-mobile-menu-close" id="mobile-menu-close">
                    <i class="icon icon-cross"></i>
                </div>
                <div class="header-menu-mobile-menu-list">
                    
                    <a href="/">首页</a>
                    
                    <a href="/archives/">文章</a>
                    
                    <a href="/message/">留言</a>
                    
                    <a href="/friends/">链接</a>
                    
                    <a href="/about/">关于</a>
                    
                </div>
            </div>
        </div>
    </div>

</div>

    <div class="container">
        <div class="main">
            <section class="inner">
                <section class="inner-main">
                    <div class="post">
    <article id="post-clgteq9800008cctwf03l3mqk" class="article article-type-post" itemscope
    itemprop="blogPost">

    <div class="article-inner">

        
          
        
        
        

        
        <header class="article-header">
            
  
    <h1 class="article-title" itemprop="name">
      FPGA - Verilog语法
    </h1>
  

        </header>
        

        <div class="article-more-info article-more-info-post hairline">

            <div class="article-date">
  <time datetime="2023-02-21T16:00:00.000Z" itemprop="datePublished">2023-02-22</time>
</div>

            
            <div class="article-category">
                <a class="article-category-link" href="/categories/IC-FPGA/">IC & FPGA</a>
            </div>
            

            
            <div class="article-tag">
                <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/MCU/" rel="tag">MCU</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Verilog/" rel="tag">Verilog</a></li></ul>
            </div>
            

            
            <div class="article-busuanzi">
                <span id="busuanzi_value_page_pv">N</span> 人看过
            </div>
            

        </div>

        <div class="article-entry post-inner-html hairline" itemprop="articleBody">
            <blockquote>
<p>硬件描述语言Verilog一些语法速记</p>
</blockquote>
<span id="more"></span>
<pre><code class="lang-verilog">module  hello();
    initial begin
        $display(&quot;Hello World.\n&quot;);
    end
endmodule
</code></pre>
<p>1 Verilog描述</p>
<p>1.1 可综合描述：能够将描述转化(compile)为基本的数字电路底层cell</p>
<p>（综合后在IC芯片、FPGA上实现）</p>
<p>1.2 不可综合描述：不能够将描述转化(compile)为基本的数字电路底层cell</p>
<p>2 标识符</p>
<p>· 规则：a.由字符、数字、下划线组成</p>
<p>​             b.首字母必须是字母或者下划线</p>
<p>​             c.标识符是区分大小写的</p>
<p>· 举例：moudule、define、parameter</p>
<blockquote>
<p>​     信号名字建议跟信号功能对应：</p>
<p>rstn、clk_core、mem_cs、mem_we、mem_dout、mem_din、men_addr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    </p>
</blockquote>
<p>3 数据物理类型</p>
<p>3.1 “线”性数据</p>
<p>· 用于连续赋值语句(<code>assign</code>)描述组合逻辑或<code>module</code>间的信号连接线</p>
<p>3.1.1 wire</p>
<p>· 线性、可综合</p>
<pre><code class="lang-verilog">wire       a;       //1bit位宽
wire [3:0] b;       //4bit位宽
wire [7:0] c;       //8bit位宽

assign a = 1&#39;b0;   //连续赋值语句
assign c = 8&#39;h5a;
</code></pre>
<p>3.1.2 tri0/tri1</p>
<p>· 带下拉/上拉电阻的线性、不可综合</p>
<p>·没有驱动时，会有默认值0/1</p>
<pre><code class="lang-verilog">tri0       s0;
tri [20:0] s1;
</code></pre>
<p>3.2 寄存器</p>
<p>· 用于过程赋值语句(<code>always</code>、<code>initial</code>)描述组合逻辑或时序逻辑</p>
<p>3.2.1 wire</p>
<pre><code class="lang-verilog">wire [3:0] din;

reg [3:0] d0;    //4bit
reg       d1;    //1bit

initial begin    //过程赋值语句
    d1 = 0; #10;
    d1 = 1;
end

always(@posedge clk)begin
    if(d1) d0 &lt;= din;
end
</code></pre>
<blockquote>
<p>注意：出现reg时不一定全是描述寄存器，还可能是描述某种组合逻辑！！</p>
<p>区分方法：当捕捉上升沿时(<code>@posedge clk</code>)为描述寄存器，当捕捉敏感变量列表时(<code>@(*)</code>)为描述组合逻辑。</p>
</blockquote>
<p>3.2.2 real、integer、time、realtime</p>
<pre><code class="lang-verilog">real float;          //类似于定义C语言的一个浮点数
integer a;           //类似于定义C语言的一个整数
                     //等价于reg [31:0]
time last_chng;      //打印Verilog仿真时间
realtime rtime;
</code></pre>
<blockquote>
<p>在可综合Verilog中，很少使用以上类型，常常多用于<strong>行为级建模(behavior model)</strong></p>
</blockquote>
<p>4 数据类型</p>
<p>4.1 一维标量类型（常量）</p>
<p>4.1.1 整数型</p>
<p>· 需要明确指定数据位宽</p>
<pre><code class="lang-verilog">16&#39;d100;           //10进制表示的“100”
16&#39;h64;            //16进制表示的“100”
16&#39;b0110_0100;     //二进制表示的“100”
</code></pre>
<p>4.1.2 实数型</p>
<p>· 可综合Verilog目前不可用</p>
<pre><code class="lang-verilog">1.11
2.22
</code></pre>
<p>4.1.3 字符型</p>
<p>· 每个字符按8bit ASCII码的整型存储</p>
<pre><code class="lang-verilog">&quot;verilog&quot;   //占用56个bits
</code></pre>
<p>4.2 一维标量类型（变量）</p>
<p>4.2.1 整数型</p>
<p>· 需要明确指定数据位宽</p>
<pre><code class="lang-verilog">wire        [3:0] da,db;    //unsigned  
wire signed [9:0] s0;       //signed
wire        [15:0] c0;

assign c0 = &quot;ab&quot;;           //16&#39;h6162
assign da = db + 4&#39;d1;
</code></pre>
<p>4.2.2 实数型</p>
<p>· 可综合Verilog目前不可用</p>
<pre><code class="lang-verilog">real f0,f1;
always@(*) begin
    if(da==0) f0 = 1.11;
    else      f0 = 2.22;
end
</code></pre>
<p>4.2 多维标量类型（变量）</p>
<pre><code class="lang-verilog">wire [3:0] array_0 [0:7];          //8个4bit数组成的数组
reg [13:0] array_1[0:255];         //256个14bit数组成的数组
integer    array_2[0:15];          //16个整数组成的数组
reg[7:0]   array_3[0:15][0:255];   //多维数组

assign array_0[0] = array_1[255][7:4];

always@(posedge clk) begin
    array_1[128] &lt;= array_1[127];
    array_1[129] &lt;= &#123;6&#39;h0,array_3[15][255]&#125;;
end
</code></pre>
<p>5 运算符</p>
<p>5.1 逻辑运算符</p>
<p>5.1.1 按位逻辑运算</p>
<p>· &amp; （and）、|（or）、^（xor）、~（inv）</p>
<p>5.1.2 整体逻辑操作</p>
<p>· &amp;&amp; 、|| 、! 、== 、!=</p>
<p>5.2 条件运算符（描述MUX）</p>
<pre><code class="lang-verilog">wire [31:]  a0,a1;
wire        sel;
wire [31:0] out;

assign out = (sel)?a0:a1;
</code></pre>
<p>5.3 bit位选择[ ]、拼接{ }</p>
<pre><code class="lang-verilog">wire [31:0] a0,a1;
wire [17:0] out0,out1;

//--- out0 == out1
assign out0 = &#123;a1[31],a0[31],a1[0+:8],a0[15:8]&#125;;
assign out1 = &#123;a1[31],a0[31],a1[7:0],a0[8+:8]&#125;;
</code></pre>
<p>5.4 算数运算符</p>
<p>· +、-、*、&lt;、&gt;、&lt;=、&gt;=、/、%</p>
<blockquote>
<p>1.为了保证计算结果不溢出（超过bit的数值表示范围），需要仔细定义数据的位宽</p>
<p>2.记住 /、% 慎用</p>
</blockquote>
<p>6 条件语句</p>
<p>6.1 if-else</p>
<p>· 使用方法与C语言相似</p>
<p>6.2 if-else if-else</p>
<p>· 使用方法与C语言相似</p>
<p>6.3 case、casez、casex</p>
<p>· <strong>casez和casex非必要不使用</strong></p>
<p>· 使用方法与C语言相似</p>

        </div>

    </div>

    

    

    

    
  <div class="article-copyright hairline">
    <p>
      本作品采用  <a rel="license noopener" target="_blank" href="http://creativecommons.org/licenses/by-nc-nd/4.0/">知识共享署名-非商业性使用-禁止演绎 4.0 国际许可协议 (CC BY-NC-ND 4.0)</a> 进行许可。
    </p>
  </div>
  

    

    
<nav class="article-nav">
  
    <a href="/2023/03/undefined/" id="article-nav-newer" class="article-nav-link-wrap">
      <div class="article-nav-caption">下一篇</div>
      <div class="article-nav-title">
        
          Hello World
        
      </div>
    </a>
  
  
    <a href="/2023/02/Book-DomesticThird/" id="article-nav-older" class="article-nav-link-wrap">
      <div class="article-nav-caption">上一篇</div>
      <div class="article-nav-title">Book - 《羊道·春牧场》简评</div>
    </a>
  
</nav>


    <section class="share">
        <div class="share-title">分享</div>
        <a class="share-item" target="_blank"
            href="https://twitter.com/share?text=FPGA - Verilog语法 - Yanzongs.cn&url=http%3A%2F%2Fexample.com%2F2023%2F02%2FFPGA%2520-%2520VerilogGrammar%2F">
            <ion-icon name="logo-twitter"></ion-icon>
        </a>
        <a class="share-item" target="_blank"
            href="https://www.facebook.com/sharer.php?title=FPGA - Verilog语法 - Yanzongs.cn&u=http%3A%2F%2Fexample.com%2F2023%2F02%2FFPGA%2520-%2520VerilogGrammar%2F">
            <ion-icon name="logo-facebook"></ion-icon>
        </a>
        <!-- <a class="share-item" target="_blank"
            href="https://service.weibo.com/share/share.php?title=FPGA - Verilog语法 - Yanzongs.cn&url=http://example.com/2023/02/FPGA%20-%20VerilogGrammar/&pic=">
            <div class="n-icon n-icon-weibo"></div>
        </a> -->
    </section>

</article>










<section class="comments">
    <div id="valine-container"></div>
</section>
<script src="//unpkg.com/valine/dist/Valine.min.js"></script>







<script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>

</div>
                </section>
            </section>

            
            <aside class="sidebar ">
                


<div class="widget" id="widget">
    
      
  <div class="widget-wrap">
    <div class="widget-inner">
      <div class="toc post-toc-html"></div>
    </div>
  </div>

    
      
  <div class="widget-wrap widget-cate">
    <div class="widget-title"><span>Categories</span></div>
    <div class="widget-inner">
      <ul class="category-list"><li class="category-list-item"><a class="category-list-link" href="/categories/BOOK/">BOOK</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/CREATION/">CREATION</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/HEXO/">HEXO</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/IC-FPGA/">IC & FPGA</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/LIFE/">LIFE</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/PROJRECT/">PROJRECT</a></li><li class="category-list-item"><a class="category-list-link" href="/categories/STUDY/">STUDY</a></li></ul>
    </div>
  </div>


    
      
  <div class="widget-wrap widget-tags">
    <div class="widget-title"><span>Tags</span></div>
    <div class="widget-inner">
      <ul class="tag-list" itemprop="keywords"><li class="tag-list-item"><a class="tag-list-link" href="/tags/C51/" rel="tag">C51</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/MCU/" rel="tag">MCU</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/STM32/" rel="tag">STM32</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/Verilog/" rel="tag">Verilog</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E5%8D%9A%E5%AE%A2/" rel="tag">博客</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E5%A4%A7%E5%AD%A6/" rel="tag">大学</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E5%B0%8F%E9%A1%B9%E7%9B%AE/" rel="tag">小项目</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E6%84%9F%E6%82%9F/" rel="tag">感悟</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E6%8C%87%E5%AF%BC%E6%89%8B%E5%86%8C/" rel="tag">指导手册</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E6%97%B6%E9%92%9F%E6%A0%91/" rel="tag">时钟树</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E7%94%9F%E6%B4%BB/" rel="tag">生活</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E7%94%B5%E5%AD%90%E4%BF%A1%E6%81%AF%E5%B7%A5%E7%A8%8B/" rel="tag">电子信息工程</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E8%AF%97%E8%AF%8D/" rel="tag">诗词</a></li><li class="tag-list-item"><a class="tag-list-link" href="/tags/%E9%98%85%E8%AF%BB/" rel="tag">阅读</a></li></ul>
    </div>
  </div>


    
      
  <div class="widget-wrap widget-recent-posts">
    <div class="widget-title"><span>Recent Posts</span></div>
    <div class="widget-inner">
      <ul>
        
          <li>
            <a href="/2023/03/undefined/">Hello World</a>
          </li>
        
          <li>
            <a href="/2023/02/FPGA%20-%20VerilogGrammar/">FPGA - Verilog语法</a>
          </li>
        
          <li>
            <a href="/2023/02/Book-DomesticThird/">Book - 《羊道·春牧场》简评</a>
          </li>
        
          <li>
            <a href="/2023/02/Study-AnalogElectronics/">Study - 模电亿些知识点总结</a>
          </li>
        
          <li>
            <a href="/2023/02/Book-DomesticSecond/">Book - 《兄弟》简评</a>
          </li>
        
      </ul>
    </div>
  </div>

    
      
  <div class="widget-wrap widget-archive">
    <div class="widget-title"><span>Archive</span></div>
    <div class="widget-inner">
      <ul class="archive-list"><li class="archive-list-item"><a class="archive-list-link" href="/archives/2023/">2023</a></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2022/">2022</a></li></ul>
    </div>
  </div>


    
</div>

<div id="backtop"><i class="icon icon-arrow-up"></i></div>
            </aside>
            
        </div>
    </div>

    <footer class="footer">
    <div class="footer-wave">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 1440 320"><path fill="#3c4859" fill-opacity="1" d="M0,160L60,181.3C120,203,240,245,360,240C480,235,600,181,720,186.7C840,192,960,256,1080,261.3C1200,267,1320,213,1380,186.7L1440,160L1440,320L1380,320C1320,320,1200,320,1080,320C960,320,840,320,720,320C600,320,480,320,360,320C240,320,120,320,60,320L0,320Z"></path></svg>
    </div>

    <!-- Please do not remove this -->
    <!-- 开源不易，请勿删除 -->
    <div class="footer-wrap">
        <div class="footer-inner"> 
            Yanzongs.cn &copy; 2023<br>
            Powered By Hexo · Theme By <a href="https://linhong.me/" target="_blank">Aomori</a> · <a href="https://github.com/lh1me/hexo-theme-aomori" target="_blank">Github</a>
        </div>
    </div>

</footer>

<script type="module" src="https://unpkg.com/ionicons@6.0.2/dist/ionicons/ionicons.esm.js"></script>






<script src="/dist/build.js?1654266144177.js"></script>


<script src="/dist/custom.js?1654266144177.js"></script>













</body>

</html>