+incdir+../../inc
+incdir+../../hdl
// +incdir+../../obf
// +incdir+../../libs/ahb2axi_reg_blk
// +incdir+../../syn/results

//  Design Library
-y  ../../hdl
// -y  ../../obf/hdl_obf
// -y  ../../obf/hdl_obf_kname
// -y  ../../syn/results
// -v  /data2/projects/libraries/tsmc40lp/dti_tm40lp_stdcells_rev2p0p1/verilog/dti_tm40lp_stdcells_rev2p0p0.v

//  DTI Library
// -y  ../../libs/dti_lib/hdl/dti_bin_to_gray
// -y  ../../libs/dti_lib/hdl/dti_fifo_async_sf
// -y  ../../libs/dti_lib/hdl/dti_cdc_data_sync_gf
// -y  ../../libs/dti_lib/hdl/dti_gray_to_bin
// -y  ../../libs/dti_lib/hdl/dti_bicnt_dwn

//  Include Pat

// -v  ../../libs/ahb2axi_reg_blk/hdl/register_block.sv

../../hdl/apb_uart.sv

// ../../obf/hdl_obf_kname/dti_ahb2axi.v
// ../../obf/hdl_obf_kname/dti_ahb2axi.v
// ../../syn/results/dti_ahb2axi_rev0p0p1_netlist.v