
attach ../modelgen_0.so
attach ../d_vasrc.so

verilog
// ddx test case inspired by LRM 4.5.6

`modelgen
module test_slw0(p,c);
	inout p, c;
	electrical p, c;
	parameter real gm = 1.0;
	(* desc="in" *) real vin;
	analog begin
		vin = V(c);
		V(p) <+ slew(vin);
	end
endmodule

!make test_slw0.so > /dev/null
attach ./test_slw0.so

test_slw0 #() dut(2,1);
parameter v=1
vsource #(.dc(v)) v1(1,0);

list

print dc v(nodes) vin(dut)
dc v 0 1 .1
end
