$date
	Sun Oct 23 01:19:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#172691
b10000 !
1"
#172694
b10000 &
b10000 %
1$
#172695
0"
#172698
b1000 &
b1000 %
#172702
b100 &
b100 %
#172706
b10 &
b10 %
#172710
b1 &
1#
b1 %
#172714
b0 &
b0 %
0#
0$
#1189059
b100 !
1"
#1189062
b100 &
b100 %
1$
#1189063
0"
#1189066
b10 &
b10 %
#1189070
b1 &
1#
b1 %
#1189074
b0 &
b0 %
0#
0$
#2186391
b11000 !
1"
#2186394
b11000 &
b11000 %
1$
#2186395
0"
#2186398
b1100 &
b1100 %
#2186402
b110 &
b110 %
#2186406
b11 &
b11 %
#2186410
b1010 &
b1010 %
#2186414
b101 &
b101 %
#2186418
b10000 &
b10000 %
#2186422
b1000 &
b1000 %
#2186426
b100 &
b100 %
#2186430
b10 &
b10 %
#2186434
b1 &
b1 %
1#
#2186438
b0 &
0#
b0 %
0$
#4500012
