{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 11:35:24 2021 " "Info: Processing started: Tue Sep 07 11:35:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PROJET_AFFICHEUR -c PROJET_AFFICHEUR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PROJET_AFFICHEUR -c PROJET_AFFICHEUR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "input " "Info: Assuming node \"input\" is an undefined clock" {  } { { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 160 8 176 176 "input" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "input" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "input register register counter:inst7\|number\[1\] counter:inst7\|number\[1\] 450.05 MHz Internal " "Info: Clock \"input\" Internal fmax is restricted to 450.05 MHz between source register \"counter:inst7\|number\[1\]\" and destination register \"counter:inst7\|number\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.956 ns + Longest register register " "Info: + Longest register to register delay is 1.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst7\|number\[1\] 1 REG LCFF_X28_Y3_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7\|number\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst7|number[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.275 ns) 0.642 ns counter:inst7\|number\[3\]~15 2 COMB LCCOMB_X28_Y3_N0 2 " "Info: 2: + IC(0.367 ns) + CELL(0.275 ns) = 0.642 ns; Loc. = LCCOMB_X28_Y3_N0; Fanout = 2; COMB Node = 'counter:inst7\|number\[3\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { counter:inst7|number[1] counter:inst7|number[3]~15 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.038 ns counter:inst7\|number\[3\]~21 3 COMB LCCOMB_X28_Y3_N10 3 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 1.038 ns; Loc. = LCCOMB_X28_Y3_N10; Fanout = 3; COMB Node = 'counter:inst7\|number\[3\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { counter:inst7|number[3]~15 counter:inst7|number[3]~21 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.659 ns) 1.956 ns counter:inst7\|number\[1\] 4 REG LCFF_X28_Y3_N5 10 " "Info: 4: + IC(0.259 ns) + CELL(0.659 ns) = 1.956 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7\|number\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { counter:inst7|number[3]~21 counter:inst7|number[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 55.42 % ) " "Info: Total cell delay = 1.084 ns ( 55.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.872 ns ( 44.58 % ) " "Info: Total interconnect delay = 0.872 ns ( 44.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { counter:inst7|number[1] counter:inst7|number[3]~15 counter:inst7|number[3]~21 counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { counter:inst7|number[1] {} counter:inst7|number[3]~15 {} counter:inst7|number[3]~21 {} counter:inst7|number[1] {} } { 0.000ns 0.367ns 0.246ns 0.259ns } { 0.000ns 0.275ns 0.150ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input destination 4.209 ns + Shortest register " "Info: + Shortest clock path from clock \"input\" to destination register is 4.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 160 8 176 176 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.537 ns) 4.209 ns counter:inst7\|number\[1\] 2 REG LCFF_X28_Y3_N5 10 " "Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7\|number\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 33.24 % ) " "Info: Total cell delay = 1.399 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.810 ns ( 66.76 % ) " "Info: Total interconnect delay = 2.810 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input source 4.209 ns - Longest register " "Info: - Longest clock path from clock \"input\" to source register is 4.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 160 8 176 176 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.537 ns) 4.209 ns counter:inst7\|number\[1\] 2 REG LCFF_X28_Y3_N5 10 " "Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7\|number\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 33.24 % ) " "Info: Total cell delay = 1.399 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.810 ns ( 66.76 % ) " "Info: Total interconnect delay = 2.810 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { counter:inst7|number[1] counter:inst7|number[3]~15 counter:inst7|number[3]~21 counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { counter:inst7|number[1] {} counter:inst7|number[3]~15 {} counter:inst7|number[3]~21 {} counter:inst7|number[1] {} } { 0.000ns 0.367ns 0.246ns 0.259ns } { 0.000ns 0.275ns 0.150ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { counter:inst7|number[1] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:inst7\|number\[1\] c input -0.749 ns register " "Info: tsu for register \"counter:inst7\|number\[1\]\" (data pin = \"c\", clock pin = \"input\") is -0.749 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.496 ns + Longest pin register " "Info: + Longest pin to register delay is 3.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns c 1 PIN PIN_AD13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 8; PIN Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 176 8 176 192 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.419 ns) 2.578 ns counter:inst7\|number\[3\]~21 2 COMB LCCOMB_X28_Y3_N10 3 " "Info: 2: + IC(1.170 ns) + CELL(0.419 ns) = 2.578 ns; Loc. = LCCOMB_X28_Y3_N10; Fanout = 3; COMB Node = 'counter:inst7\|number\[3\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { c counter:inst7|number[3]~21 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.659 ns) 3.496 ns counter:inst7\|number\[1\] 3 REG LCFF_X28_Y3_N5 10 " "Info: 3: + IC(0.259 ns) + CELL(0.659 ns) = 3.496 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7\|number\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { counter:inst7|number[3]~21 counter:inst7|number[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.067 ns ( 59.12 % ) " "Info: Total cell delay = 2.067 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.429 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.429 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { c counter:inst7|number[3]~21 counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.496 ns" { c {} c~combout {} counter:inst7|number[3]~21 {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 1.170ns 0.259ns } { 0.000ns 0.989ns 0.419ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input destination 4.209 ns - Shortest register " "Info: - Shortest clock path from clock \"input\" to destination register is 4.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 160 8 176 176 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.537 ns) 4.209 ns counter:inst7\|number\[1\] 2 REG LCFF_X28_Y3_N5 10 " "Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7\|number\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 33.24 % ) " "Info: Total cell delay = 1.399 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.810 ns ( 66.76 % ) " "Info: Total interconnect delay = 2.810 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.496 ns" { c counter:inst7|number[3]~21 counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.496 ns" { c {} c~combout {} counter:inst7|number[3]~21 {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 1.170ns 0.259ns } { 0.000ns 0.989ns 0.419ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "input output\[6\] counter:inst7\|number\[2\] 8.957 ns register " "Info: tco from clock \"input\" to destination pin \"output\[6\]\" through register \"counter:inst7\|number\[2\]\" is 8.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input source 4.209 ns + Longest register " "Info: + Longest clock path from clock \"input\" to source register is 4.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 160 8 176 176 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.537 ns) 4.209 ns counter:inst7\|number\[2\] 2 REG LCFF_X28_Y3_N7 10 " "Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N7; Fanout = 10; REG Node = 'counter:inst7\|number\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { input counter:inst7|number[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 33.24 % ) " "Info: Total cell delay = 1.399 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.810 ns ( 66.76 % ) " "Info: Total interconnect delay = 2.810 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[2] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.498 ns + Longest register pin " "Info: + Longest register to pin delay is 4.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst7\|number\[2\] 1 REG LCFF_X28_Y3_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y3_N7; Fanout = 10; REG Node = 'counter:inst7\|number\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst7|number[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.438 ns) 0.824 ns bcd_7segments:inst\|Mux0~0 2 COMB LCCOMB_X28_Y3_N26 1 " "Info: 2: + IC(0.386 ns) + CELL(0.438 ns) = 0.824 ns; Loc. = LCCOMB_X28_Y3_N26; Fanout = 1; COMB Node = 'bcd_7segments:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { counter:inst7|number[2] bcd_7segments:inst|Mux0~0 } "NODE_NAME" } } { "bcd_7segments.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/bcd_7segments.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(2.798 ns) 4.498 ns output\[6\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(0.876 ns) + CELL(2.798 ns) = 4.498 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { bcd_7segments:inst|Mux0~0 output[6] } "NODE_NAME" } } { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 160 888 1064 176 "output\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 71.94 % ) " "Info: Total cell delay = 3.236 ns ( 71.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.262 ns ( 28.06 % ) " "Info: Total interconnect delay = 1.262 ns ( 28.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { counter:inst7|number[2] bcd_7segments:inst|Mux0~0 output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.498 ns" { counter:inst7|number[2] {} bcd_7segments:inst|Mux0~0 {} output[6] {} } { 0.000ns 0.386ns 0.876ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[2] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { counter:inst7|number[2] bcd_7segments:inst|Mux0~0 output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.498 ns" { counter:inst7|number[2] {} bcd_7segments:inst|Mux0~0 {} output[6] {} } { 0.000ns 0.386ns 0.876ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:inst7\|number\[1\] c input 1.814 ns register " "Info: th for register \"counter:inst7\|number\[1\]\" (data pin = \"c\", clock pin = \"input\") is 1.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input destination 4.209 ns + Longest register " "Info: + Longest clock path from clock \"input\" to destination register is 4.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns input 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'input'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 160 8 176 176 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.810 ns) + CELL(0.537 ns) 4.209 ns counter:inst7\|number\[1\] 2 REG LCFF_X28_Y3_N5 10 " "Info: 2: + IC(2.810 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7\|number\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.347 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 33.24 % ) " "Info: Total cell delay = 1.399 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.810 ns ( 66.76 % ) " "Info: Total interconnect delay = 2.810 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.661 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns c 1 PIN PIN_AD13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 8; PIN Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 176 8 176 192 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.420 ns) 2.577 ns counter:inst7\|number\[1\]~19 2 COMB LCCOMB_X28_Y3_N4 1 " "Info: 2: + IC(1.168 ns) + CELL(0.420 ns) = 2.577 ns; Loc. = LCCOMB_X28_Y3_N4; Fanout = 1; COMB Node = 'counter:inst7\|number\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { c counter:inst7|number[1]~19 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.661 ns counter:inst7\|number\[1\] 3 REG LCFF_X28_Y3_N5 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.661 ns; Loc. = LCFF_X28_Y3_N5; Fanout = 10; REG Node = 'counter:inst7\|number\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:inst7|number[1]~19 counter:inst7|number[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.493 ns ( 56.11 % ) " "Info: Total cell delay = 1.493 ns ( 56.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.168 ns ( 43.89 % ) " "Info: Total interconnect delay = 1.168 ns ( 43.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { c counter:inst7|number[1]~19 counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { c {} c~combout {} counter:inst7|number[1]~19 {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 1.168ns 0.000ns } { 0.000ns 0.989ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { input counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { input {} input~combout {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 2.810ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { c counter:inst7|number[1]~19 counter:inst7|number[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { c {} c~combout {} counter:inst7|number[1]~19 {} counter:inst7|number[1] {} } { 0.000ns 0.000ns 1.168ns 0.000ns } { 0.000ns 0.989ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 11:35:25 2021 " "Info: Processing ended: Tue Sep 07 11:35:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
