/*
 * Copyright (c) 2016 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * SFR access functions for Samsung EXYNOS SoC DisplayPort driver.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include "../displayport.h"
#if defined(CONFIG_PHY_SAMSUNG_USB_CAL)
#include "../../../../drivers/phy/samsung/phy-samsung-usb-cal.h"
#include "../../../../drivers/phy/samsung/phy-exynos-usbdp.h"
#include <linux/usb/otg-fsm.h>
#include "../../../drivers/usb/dwc3/dwc3-exynos.h"
#endif

u32 (*phy_tune_parameters)[4][5];

#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
u32 phy_default_value[DEFAULT_SFR_CNT][2] = {
	{0x0020, 0x48}, {0x0050, 0x04}, {0x0054, 0x02}, {0x0058, 0x26}, {0x005C, 0x22},
	{0x0090, 0x60}, {0x0094, 0x60}, {0x00C4, 0x0B}, {0x00E0, 0x38}, {0x012C, 0xF4},
	{0x0134, 0xF4},	{0x015C, 0x4E}, {0x0174, 0x4E}, {0x018C, 0x41}, {0x01AC, 0x2C},
	{0x01BC, 0x3F},	{0x01C8, 0x08}, {0x01F0, 0x07}, {0x0208, 0x16}, {0x021C, 0x19},
	{0x0220, 0x3C},	{0x081C, 0x1F}, {0x0830, 0x07}, {0x085C, 0x80}, {0x08CC, 0x11},
	{0x0904, 0x71}, {0x0994, 0x3F}, {0x0998, 0x3F},	{0x099C, 0xFF}, {0x09A8, 0x7C},
	{0x09B8, 0x4E}, {0x09E4, 0x04}, {0x09F8, 0x0C},	{0x09FC, 0x0C}, {0x0A2C, 0x00},
	{0x0A30, 0x00}, {0x0A34, 0x1E}, {0x0AF4, 0x1B},	{0x0AF8, 0x01}, {0x0AFC, 0x13},
	{0x0B00, 0x30}, {0x101C, 0x1F}, {0x1030, 0x07}, {0x105C, 0x80}, {0x1078, 0x01},
	{0x107C, 0x05}, {0x1080, 0x33}, {0x181C, 0x1F}, {0x1830, 0x07}, {0x185C, 0x80},
	{0x18CC, 0x11}, {0x1904, 0x71},	{0x1994, 0x3F}, {0x1998, 0x3F}, {0x199C, 0xFF},
	{0x19A8, 0x7C}, {0x19B8, 0x4E},	{0x19E4, 0x04}, {0x19F8, 0x0C}, {0x19FC, 0x0C},
	{0x1A2C, 0x00}, {0x1A30, 0x00},	{0x1A34, 0x1E}, {0x1AF4, 0x1B}, {0x1AF8, 0x01},
	{0x1AFC, 0x13}, {0x1B00, 0x30},	{0x201C, 0x1F}, {0x2030, 0x07}, {0x205C, 0x80},
	{0x2078, 0x01},	{0x207C, 0x05}, {0x2080, 0x33}, {0x0228, 0x38}, {0x0104, 0x44},
	{0x0248, 0x44}, {0x038C, 0x02}, {0x09D0, 0x60}, {0x19D0, 0x60}, {0x03A8, 0x07},
	{0x03AC, 0x00}, {0x0C2C, 0x0C}, {0x0C30, 0x0C}, {0x0C44, 0x0C}, {0x0C48, 0x0C},
	{0x1C2C, 0x0C}, {0x1C30, 0x0C}, {0x1C44, 0x0C}, {0x1C48, 0x0C}, {0x02D0, 0x4B},
	{0x014C, 0x34},
};

u32 phy_tune_param_default[4][4][5] = { /* {amp, post, pre, idrv} */
	{	/* Swing Level_0 */
		{0x21, 0x10, 0x42, 0x1C, 0x60}, /* Pre-emphasis Level_0 */
		{0x25, 0x14, 0x42, 0x1C, 0x60}, /* Pre-emphasis Level_1 */
		{0x26, 0x17, 0x43, 0x1C, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x1C, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_1 */
		{0x26, 0x10, 0x42, 0x1D, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x15, 0x42, 0x1D, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x18, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x18, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_2 */
		{0x2A, 0x10, 0x42, 0x1D, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x15, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x15, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x15, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_3 */
		{0x2B, 0x10, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x10, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x10, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x10, 0x43, 0x1D, 0x60}, /* Pre-emphasis Level_3 */
	},
};
#else /* EVT1 */
u32 phy_default_value[DEFAULT_SFR_CNT][2] = {
	{0x0830, 0x07}, {0x085c, 0x80}, {0x1030, 0x07}, {0x105c, 0x80}, {0x1830, 0x07},
	{0x185c, 0x80}, {0x2030, 0x07}, {0x205c, 0x80}, {0x0228, 0x38}, {0x0104, 0x44},
	{0x0248, 0x44}, {0x038C, 0x02}, {0x0878, 0x04}, {0x1878, 0x04}, {0x09A4, 0x07},
	{0x09A8, 0x22}, {0x19A4, 0x07}, {0x19A8, 0x22}, {0x0994, 0x12}, {0x1994, 0x12},
	{0x0998, 0x12}, {0x1998, 0x12}, {0x099C, 0x48}, {0x199C, 0x48}, {0x0898, 0x77},
	{0x1898, 0x77}, {0x0054, 0x01}, {0x00e0, 0x38}, {0x0060, 0x24}, {0x0064, 0x77},
	{0x0070, 0x76}, {0x0234, 0xE8},
};

u32 phy_tune_param_default[4][4][5] = { /* {amp, post, pre, idrv} */
	{	/* Swing Level_0 */
		{0x21, 0x10, 0x42, 0xE5, 0x60}, /* Pre-emphasis Level_0 */
		{0x25, 0x14, 0x42, 0xE5, 0x60}, /* Pre-emphasis Level_1 */
		{0x26, 0x17, 0x43, 0xE5, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x1C, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_1 */
		{0x26, 0x10, 0x42, 0xE7, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x15, 0x42, 0xE7, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x18, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x18, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_2 */
		{0x2A, 0x10, 0x42, 0xE7, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x15, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x15, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x15, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_3 */
		{0x2B, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_3 */
	},
};
#endif

u32 phy_tune_param_davinci[4][4][5] = { /* {amp, post, pre, idrv} */
	{	/* Swing Level_0 */
		{0x22, 0x10, 0x42, 0xE7, 0x60}, /* Pre-emphasis Level_0 */
		{0x26, 0x14, 0x42, 0xE7, 0x60}, /* Pre-emphasis Level_1 */
		{0x26, 0x16, 0x43, 0xE7, 0x70}, /* Pre-emphasis Level_2 */
		{0x2B, 0x1B, 0x43, 0xE7, 0x78}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_1 */
		{0x27, 0x10, 0x42, 0xE7, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x15, 0x42, 0xE7, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x18, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x18, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_2 */
		{0x28, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x15, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x15, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x15, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_3 */
	},
	{	/* Swing Level_3 */
		{0x2B, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_0 */
		{0x2B, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_1 */
		{0x2B, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_2 */
		{0x2B, 0x10, 0x43, 0xE7, 0x60}, /* Pre-emphasis Level_3 */
	},
};

u32 *phy_tune_param_table[] = {
	/*default*/(u32 *)phy_tune_param_default,
	/*davinci*/(u32 *)phy_tune_param_davinci
};

const int phy_tune_num = ARRAY_SIZE(phy_tune_param_table);


/* supported_videos[] is to be arranged in the order of pixel clock */
struct displayport_supported_preset supported_videos[] = {
	/* video_format,	dv_timings,	fps,	v_sync_pol,	h_sync_pol,	vic, ratio,	name,	dex_support, pro_audio, displayid_timing */
	{V640X480P60,	V4L2_DV_BT_DMT_640X480P60,	60, SYNC_NEGATIVE, SYNC_NEGATIVE, 1, RATIO_4_3, "V640X480P60",	DEX_FHD_SUPPORT},
	{V720X480P60,	V4L2_DV_BT_CEA_720X480P59_94,	60, SYNC_NEGATIVE, SYNC_NEGATIVE, 2, RATIO_16_9, "V720X480P60",	DEX_FHD_SUPPORT},
	{V720X576P50,	V4L2_DV_BT_CEA_720X576P50,	50, SYNC_NEGATIVE, SYNC_NEGATIVE, 17, RATIO_4_3, "V720X576P50",	DEX_FHD_SUPPORT},
	{V1280X800P60RB, V4L2_DV_BT_DMT_1280X800P60_RB,	60, SYNC_NEGATIVE, SYNC_POSITIVE, 0, RATIO_16_10, "V1280X800P60RB",	DEX_FHD_SUPPORT},
	{V1280X720P50,	V4L2_DV_BT_CEA_1280X720P50,	50, SYNC_POSITIVE, SYNC_POSITIVE, 19, RATIO_16_9, "V1280X720P50",	DEX_FHD_SUPPORT},
	{V1280X720P60EXT,	DISPLAYID_720P_EXT, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V1280X720P60EXT",	DEX_FHD_SUPPORT, false, DISPLAYID_EXT},
	{V1280X720P60,	V4L2_DV_BT_CEA_1280X720P60,	60, SYNC_POSITIVE, SYNC_POSITIVE, 4, RATIO_16_9, "V1280X720P60",	DEX_FHD_SUPPORT, true},
	{V1366X768P60,  V4L2_DV_BT_DMT_1366X768P60,     60, SYNC_POSITIVE, SYNC_NEGATIVE,   0, RATIO_16_9, "V1366X768P60", DEX_FHD_SUPPORT},
	{V1280X1024P60,	V4L2_DV_BT_DMT_1280X1024P60,	60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_4_3, "V1280X1024P60", DEX_FHD_SUPPORT},
	{V1920X1080P24,	V4L2_DV_BT_CEA_1920X1080P24,	24, SYNC_POSITIVE, SYNC_POSITIVE, 32, RATIO_16_9, "V1920X1080P24",	DEX_FHD_SUPPORT},
	{V1920X1080P25,	V4L2_DV_BT_CEA_1920X1080P25,	25, SYNC_POSITIVE, SYNC_POSITIVE, 33, RATIO_16_9, "V1920X1080P25",	DEX_FHD_SUPPORT},
	{V1920X1080P30,	V4L2_DV_BT_CEA_1920X1080P30,	30, SYNC_POSITIVE, SYNC_POSITIVE, 34, RATIO_16_9, "V1920X1080P30",	DEX_FHD_SUPPORT, true},
	{V1600X900P59, V4L2_DV_BT_CVT_1600X900P59_ADDED, 59, SYNC_POSITIVE,	SYNC_POSITIVE, RATIO_16_9, 0, "V1600X900P59", DEX_FHD_SUPPORT},
	{V1600X900P60RB, V4L2_DV_BT_DMT_1600X900P60_RB,	60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V1600X900P60RB",	DEX_FHD_SUPPORT},
	{V1920X1080P50,	V4L2_DV_BT_CEA_1920X1080P50,	50, SYNC_POSITIVE, SYNC_POSITIVE, 31, RATIO_16_9, "V1920X1080P50",	DEX_FHD_SUPPORT},
	{V1920X1080P60EXT,	DISPLAYID_1080P_EXT, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V1920X1080P60EXT", DEX_FHD_SUPPORT, false, DISPLAYID_EXT},
	{V1920X1080P59,	V4L2_DV_BT_CVT_1920X1080P59_ADDED, 59, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V1920X1080P59", DEX_FHD_SUPPORT},
	{V1920X1080P60,	V4L2_DV_BT_CEA_1920X1080P60,	60, SYNC_POSITIVE, SYNC_POSITIVE, 16, RATIO_16_9, "V1920X1080P60",	DEX_FHD_SUPPORT, true},
	{V1920X1200P60RB, V4L2_DV_BT_DMT_1920X1200P60_RB, 60, SYNC_NEGATIVE, SYNC_POSITIVE, 0, RATIO_16_10, "V1920X1200P60RB", DEX_WQHD_SUPPORT},
	{V1920X1200P60,	V4L2_DV_BT_DMT_1920X1200P60,	60, SYNC_POSITIVE, SYNC_NEGATIVE, 0, RATIO_16_10, "V1920X1200P60",	DEX_WQHD_SUPPORT},
	{V2560X1080P60, V4L2_DV_BT_CVT_2560x1080P60_ADDED, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_21_9, "V2560X1080P60", DEX_WQHD_SUPPORT},
	{V2048X1536P60,	V4L2_DV_BT_CVT_2048X1536P60_ADDED, 60, SYNC_NEGATIVE, SYNC_POSITIVE, 0, RATIO_4_3, "V2048X1536P60"},
	{V1920X1440P60,	V4L2_DV_BT_DMT_1920X1440P60,	60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_4_3, "V1920X1440P60"},
	{V2400X1200P90RELU, DISPLAYID_2400X1200P90_RELUMINO, 90, SYNC_NEGATIVE, SYNC_NEGATIVE, 0, RATIO_ETC, "V2400X1200P90RELU", DEX_NOT_SUPPORT},
	{V2560X1440P60EXT,	DISPLAYID_1440P_EXT, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V2560X1440P60EXT", DEX_WQHD_SUPPORT, false, DISPLAYID_EXT},
	{V2560X1440P59,	V4L2_DV_BT_CVT_2560X1440P59_ADDED, 59, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V2560X1440P59", DEX_WQHD_SUPPORT},
	{V1440x2560P60,	V4L2_DV_BT_CVT_1440X2560P60_ADDED, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_ETC, "V1440x2560P60"},
	{V1440x2560P75,	V4L2_DV_BT_CVT_1440X2560P75_ADDED, 75, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_ETC, "V1440x2560P75"},
	{V2560X1440P60,	V4L2_DV_BT_CVT_2560X1440P60_ADDED, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V2560X1440P60", DEX_WQHD_SUPPORT},
	{V2560X1600P60,	V4L2_DV_BT_CVT_2560X1600P60_ADDED, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_10, "V2560X1600P60", DEX_WQHD_SUPPORT},
	{V3440X1440P50,	V4L2_DV_BT_CVT_3440X1440P50_ADDED, 50, SYNC_NEGATIVE, SYNC_POSITIVE, 0, RATIO_21_9, "V3440X1440P50", DEX_WQHD_SUPPORT},
	{V3840X1080P60,	V4L2_DV_BT_CEA_3840X1080P60_ADDED,	60, SYNC_NEGATIVE, SYNC_POSITIVE, 0, RATIO_ETC, "V3840X1080P60"},
	{V3840X1200P60,	V4L2_DV_BT_CEA_3840X1200P60_ADDED,	60, SYNC_NEGATIVE,	SYNC_POSITIVE, 0, RATIO_ETC, "V3840X1200P60"},
	{V3440X1440P60,	V4L2_DV_BT_CVT_3440X1440P60_ADDED, 60, SYNC_NEGATIVE, SYNC_POSITIVE, 0, RATIO_21_9, "V3440X1440P60", DEX_WQHD_SUPPORT},
/*	{V3440X1440P100, V4L2_DV_BT_CVT_3440X1440P100_ADDED, 100, SYNC_NEGATIVE, SYNC_POSITIVE, 0, RATIO_21_9, "V3440X1440P100"}, */
	{V3840X2160P24,	V4L2_DV_BT_CEA_3840X2160P24,	24, SYNC_POSITIVE, SYNC_POSITIVE, 93, RATIO_16_9, "V3840X2160P24"},
	{V3840X2160P25,	V4L2_DV_BT_CEA_3840X2160P25,	25, SYNC_POSITIVE, SYNC_POSITIVE, 94, RATIO_16_9, "V3840X2160P25"},
	{V3840X2160P30,	V4L2_DV_BT_CEA_3840X2160P30,	30, SYNC_POSITIVE, SYNC_POSITIVE, 95, RATIO_16_9, "V3840X2160P30",	DEX_NOT_SUPPORT, true},
	{V4096X2160P24,	V4L2_DV_BT_CEA_4096X2160P24,	24, SYNC_POSITIVE, SYNC_POSITIVE, 98, RATIO_16_9, "V4096X2160P24"},
	{V4096X2160P25,	V4L2_DV_BT_CEA_4096X2160P25,	25, SYNC_POSITIVE, SYNC_POSITIVE, 99, RATIO_16_9, "V4096X2160P25"},
	{V4096X2160P30,	V4L2_DV_BT_CEA_4096X2160P30,	30, SYNC_POSITIVE, SYNC_POSITIVE, 100, RATIO_16_9, "V4096X2160P30"},
	{V3840X2160P60EXT,	DISPLAYID_2160P_EXT, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V3840X2160P60EXT", DEX_NOT_SUPPORT, false, DISPLAYID_EXT},
	{V3840X2160P59RB, V4L2_DV_BT_CVT_3840X2160P59_ADDED, 59, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_16_9, "V3840X2160P59RB"},
	{V3840X2160P50,	V4L2_DV_BT_CEA_3840X2160P50,	50, SYNC_POSITIVE, SYNC_POSITIVE, 96, RATIO_16_9, "V3840X2160P50"},
	{V3840X2160P60,	V4L2_DV_BT_CEA_3840X2160P60,	60, SYNC_POSITIVE, SYNC_POSITIVE, 97, RATIO_16_9, "V3840X2160P60",	DEX_NOT_SUPPORT, true},
	{V4096X2160P50, V4L2_DV_BT_CEA_4096X2160P50,	50, SYNC_POSITIVE, SYNC_POSITIVE, 101, RATIO_16_9, "V4096X2160P50"},
	{V4096X2160P60,	V4L2_DV_BT_CEA_4096X2160P60,	60, SYNC_POSITIVE, SYNC_POSITIVE, 102, RATIO_16_9, "V4096X2160P60"},
	{V640X10P60SACRC, V4L2_DV_BT_CVT_640x10P60_ADDED, 60, SYNC_POSITIVE, SYNC_POSITIVE, 0, RATIO_ETC, "V640X10P60SACRC"},
	{VDUMMYTIMING, V4L2_DV_BT_CVT_640x10P60_ADDED,	60, SYNC_POSITIVE, SYNC_POSITIVE,  0, RATIO_ETC, "VDUMMYTIMING"},
};

const int supported_videos_pre_cnt = ARRAY_SIZE(supported_videos);

u32 audio_async_m_n[2][3][7] = {
	{	/* M value set */
		{3314, 4567, 4971, 9134, 9942, 18269, 19884},
		{1988, 2740, 2983, 5481, 5695, 10961, 11930},
		{ 994, 1370, 1491, 2740, 2983,  5481,  5965},
	},
	{	/* N value set */
		{32768, 32768, 32768, 32768, 32768, 32768, 32768},
		{32768, 32768, 32768, 32768, 32768, 32768, 32768},
		{32768, 32768, 32768, 32768, 32768, 32768, 32768},
	}
};

u32 audio_sync_m_n[2][3][7] = {
	{	/* M value set */
		{1024, 784, 512, 1568, 1024, 3136, 2048},
		{1024, 784, 512, 1568, 1024, 3136, 2048},
		{1024, 784, 512,  784,  512, 1568, 1024},
	},
	{	/* N value set */
		{10125,  5625,  3375, 5625, 3375, 5625, 3375},
		{16875,  9375,  5625, 9375, 5625, 9375, 5625},
		{33750, 18750, 11250, 9375, 5625, 9375, 5625},
	}
};

u32 m_aud_master[7] = {32000, 44100, 48000, 88200, 96000, 176000, 192000};

u32 n_aud_master[3] = {81000000, 135000000, 270000000};

void displayport_reg_sw_reset(void)
{
	u32 cnt = 10;
	u32 state;

	displayport_info("%s\n", __func__);

	displayport_write_mask(SYSTEM_SW_RESET_CONTROL, ~0, SW_RESET);

	do {
		state = displayport_read(SYSTEM_SW_RESET_CONTROL) & SW_RESET;
		cnt--;
		udelay(1);
	} while (state && cnt);

	if (!cnt)
		displayport_err("%s is timeout.\n", __func__);
}

void displayport_reg_phy_reset(u32 en)
{
	if (en)
		displayport_phy_write_mask(CMN_REG00E3, 0, DP_CMN_RSTN);
	else {
		displayport_phy_write(CMN_REG00E3, DP_INIT_RSTN | CDR_WATCHDOG_EN);

		udelay(1);

		displayport_phy_write(CMN_REG00E3,
				DP_INIT_RSTN | DP_CMN_RSTN | CDR_WATCHDOG_EN);
	}
}

void displayport_reg_phy_init_setting(void)
{
	int i;

	for (i = 0; i < DEFAULT_SFR_CNT; i++)
		displayport_phy_write(phy_default_value[i][0], phy_default_value[i][1]);

	displayport_phy_write_mask(CMN_REG0009, 0xD, ANA_AUX_TX_LVL_CTRL);
}

void displayport_reg_phy_mode_setting(void)
{
#if defined(CONFIG_USB_TYPEC_MANAGER_NOTIFIER)
	struct displayport_device *displayport = get_displayport_drvdata();
#endif
	u32 lane_config_val = 0;
	u32 lane_en_val = 0;

#if defined(CONFIG_USB_TYPEC_MANAGER_NOTIFIER)
#if defined(CONFIG_PHY_SAMSUNG_USB_CAL)
	dwc3_exynos_phy_enable(1, 1);
#endif
	switch (displayport->ccic_notify_dp_conf) {
	case CCIC_NOTIFY_DP_PIN_UNKNOWN:
		displayport_dbg("CCIC_NOTIFY_DP_PIN_UNKNOWN\n");
		break;

	case CCIC_NOTIFY_DP_PIN_A:
	case CCIC_NOTIFY_DP_PIN_C:
	case CCIC_NOTIFY_DP_PIN_E:
#if defined(CONFIG_PHY_SAMSUNG_USB_CAL)
		exynos_usbdrd_inform_dp_use(1, 4);
#endif
		lane_config_val = LANE_MUX_SEL_DP_LN3 | LANE_MUX_SEL_DP_LN2
				| LANE_MUX_SEL_DP_LN1 | LANE_MUX_SEL_DP_LN0;
		lane_en_val = DP_LANE_EN_LN3 | DP_LANE_EN_LN2
				| DP_LANE_EN_LN1 | DP_LANE_EN_LN0;
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
		displayport_phy_write_mask(TRSV_REG0400, 1, OVRD_LN1_TX_DRV_BECON_LFPS_OUT_EN);
		displayport_phy_write_mask(TRSV_REG0800, 1, OVRD_LN3_TX_DRV_BECON_LFPS_OUT_EN);
#endif
		if (displayport_reg_phy_get_link_bw() < LINK_RATE_5_4Gbps) {
			displayport_phy_write_mask(TRSV_REG0215, 1, LN0_ANA_TX_SER_TXCLK_INV);
			displayport_phy_write_mask(TRSV_REG0415, 1, LN1_ANA_TX_SER_TXCLK_INV);
			displayport_phy_write_mask(TRSV_REG0615, 1, LN2_ANA_TX_SER_TXCLK_INV);
			displayport_phy_write_mask(TRSV_REG0815, 1, LN3_ANA_TX_SER_TXCLK_INV);
		} else {
			displayport_phy_write_mask(TRSV_REG0215, 0, LN0_ANA_TX_SER_TXCLK_INV);
			displayport_phy_write_mask(TRSV_REG0415, 0, LN1_ANA_TX_SER_TXCLK_INV);
			displayport_phy_write_mask(TRSV_REG0615, 0, LN2_ANA_TX_SER_TXCLK_INV);
			displayport_phy_write_mask(TRSV_REG0815, 0, LN3_ANA_TX_SER_TXCLK_INV);
		}
		break;

	case CCIC_NOTIFY_DP_PIN_B:
	case CCIC_NOTIFY_DP_PIN_D:
	case CCIC_NOTIFY_DP_PIN_F:
#if defined(CONFIG_PHY_SAMSUNG_USB_CAL)
		exynos_usbdrd_inform_dp_use(1, 2);
#endif
		if (displayport->dp_sw_sel) {
			lane_config_val = LANE_MUX_SEL_DP_LN3 | LANE_MUX_SEL_DP_LN2;
			lane_en_val = DP_LANE_EN_LN3 | DP_LANE_EN_LN2;
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
			displayport_phy_write_mask(TRSV_REG0400, 0, OVRD_LN1_TX_DRV_BECON_LFPS_OUT_EN);
			displayport_phy_write_mask(TRSV_REG0800, 1, OVRD_LN3_TX_DRV_BECON_LFPS_OUT_EN);
#endif
			if (displayport_reg_phy_get_link_bw() < LINK_RATE_5_4Gbps) {
				displayport_phy_write_mask(TRSV_REG0215, 0, LN0_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0415, 0, LN1_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0615, 1, LN2_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0815, 1, LN3_ANA_TX_SER_TXCLK_INV);
			} else {
				displayport_phy_write_mask(TRSV_REG0215, 0, LN0_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0415, 0, LN1_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0615, 0, LN2_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0815, 0, LN3_ANA_TX_SER_TXCLK_INV);
			}
		} else {
			lane_config_val = LANE_MUX_SEL_DP_LN1 | LANE_MUX_SEL_DP_LN0;
			lane_en_val = DP_LANE_EN_LN1 | DP_LANE_EN_LN0;
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
			displayport_phy_write_mask(TRSV_REG0400, 1, OVRD_LN1_TX_DRV_BECON_LFPS_OUT_EN);
			displayport_phy_write_mask(TRSV_REG0800, 0, OVRD_LN3_TX_DRV_BECON_LFPS_OUT_EN);
#endif
			if (displayport_reg_phy_get_link_bw() < LINK_RATE_5_4Gbps) {
				displayport_phy_write_mask(TRSV_REG0215, 1, LN0_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0415, 1, LN1_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0615, 0, LN2_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0815, 0, LN3_ANA_TX_SER_TXCLK_INV);
			} else {
				displayport_phy_write_mask(TRSV_REG0215, 0, LN0_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0415, 0, LN1_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0615, 0, LN2_ANA_TX_SER_TXCLK_INV);
				displayport_phy_write_mask(TRSV_REG0815, 0, LN3_ANA_TX_SER_TXCLK_INV);
			}
		}
		break;

	default:
		displayport_dbg("CCIC_NOTIFY_DP_PIN_UNKNOWN\n");
		break;
	}
#endif
	displayport_phy_write(CMN_REG00A2, lane_config_val | lane_en_val);
}

void displayport_reg_phy_ssc_enable(u32 en)
{
	displayport_phy_write_mask(CMN_REG00B4, en, ROPLL_SSC_EN);
}

void displayport_reg_wait_phy_pll_lock(void)
{
	u32 cnt = 300;	/* wait for 150us + 10% margin */
	u32 state;

	do {
		state = displayport_read(SYSTEM_PLL_LOCK_CONTROL) & PLL_LOCK_STATUS;
		cnt--;
		udelay(1);
	} while (!state && cnt);

	if (!cnt)
		displayport_err("%s is timeout 300us\n", __func__);
}

void displayport_reg_phy_set_link_bw(u8 link_rate)
{
	u32 val = 0;

	switch (link_rate) {
	case LINK_RATE_5_4Gbps:
		val = 0x02;
		break;
	case LINK_RATE_2_7Gbps:
		val = 0x01;
		break;
	case LINK_RATE_1_62Gbps:
		val = 0x00;
		break;
	default:
		val = 0x02;
	}

	displayport_phy_write_mask(CMN_REG00A3, val, DP_TX_LINK_BW);
}

u32 displayport_reg_phy_get_link_bw(void)
{
	u32 val = 0;

	val = displayport_phy_read_mask(CMN_REG00A3, DP_TX_LINK_BW) >> 5;

	switch (val) {
	case 0x02:
		val = LINK_RATE_5_4Gbps;
		break;
	case 0x01:
		val = LINK_RATE_2_7Gbps;
		break;
	case 0x00:
		val = LINK_RATE_1_62Gbps;
		break;
	default:
		val = LINK_RATE_5_4Gbps;
	}

	return val;
}

void displayport_reg_set_lane_count(u8 lane_cnt)
{
	displayport_write(SYSTEM_MAIN_LINK_LANE_COUNT, lane_cnt);
}

u32 displayport_reg_get_lane_count(void)
{
	return displayport_read(SYSTEM_MAIN_LINK_LANE_COUNT);
}

void displayport_reg_set_training_pattern(displayport_training_pattern pattern)
{
	displayport_write_mask(PCS_TEST_PATTERN_CONTROL, 0, LINK_QUALITY_PATTERN_SET);
	displayport_write_mask(PCS_CONTROL, pattern, LINK_TRAINING_PATTERN_SET);

	if (pattern == NORAMAL_DATA)
		displayport_write_mask(PCS_CONTROL, 0, SCRAMBLE_BYPASS);
	else
		displayport_write_mask(PCS_CONTROL, 1, SCRAMBLE_BYPASS);
}

void displayport_reg_set_qual_pattern(displayport_qual_pattern pattern, displayport_scrambling scramble)
{
	displayport_write_mask(PCS_CONTROL, 0, LINK_TRAINING_PATTERN_SET);
	displayport_write_mask(PCS_TEST_PATTERN_CONTROL, pattern, LINK_QUALITY_PATTERN_SET);
	displayport_write_mask(PCS_CONTROL, scramble, SCRAMBLE_BYPASS);
}

void displayport_reg_set_hbr2_scrambler_reset(u32 uResetCount)
{
	uResetCount /= 2;       /* only even value@Istor EVT1, ?*/
	displayport_write_mask(PCS_HBR2_EYE_SR_CONTROL, uResetCount, HBR2_EYE_SR_COUNT);
}

void displayport_reg_set_pattern_PLTPAT(void)
{
	displayport_write(PCS_TEST_PATTERN_SET0, 0x3E0F83E0);	/* 00111110 00001111 10000011 11100000 */
	displayport_write(PCS_TEST_PATTERN_SET1, 0x0F83E0F8);	/* 00001111 10000011 11100000 11111000 */
	displayport_write(PCS_TEST_PATTERN_SET2, 0x0000F83E);	/* 11111000 00111110 */
}

void displayport_reg_set_phy_tune(u32 phy_lane_num, u32 amp_lvl, u32 pre_emp_lvl)
{
	u32 addr = 0;
	u32 val = 0;
	int i;

	switch (phy_lane_num) {
	case 0:
		addr = TRSV_REG0204;
		break;
	case 1:
		addr = TRSV_REG0404;
		break;
	case 2:
		addr = TRSV_REG0604;
		break;
	case 3:
		addr = TRSV_REG0804;
		break;
	default:
		addr = TRSV_REG0204;
		break;
	}

	for (i = AMP; i <= ACCDRV; i++) {
		val = phy_tune_parameters[amp_lvl][pre_emp_lvl][i];
		displayport_phy_write(addr + i * 4, val);
	}
}

void displayport_reg_set_phy_voltage_and_pre_emphasis(u8 *voltage, u8 *pre_emphasis)
{
#if defined(CONFIG_USB_TYPEC_MANAGER_NOTIFIER)
	struct displayport_device *displayport = get_displayport_drvdata();

	switch (displayport->ccic_notify_dp_conf) {
	case CCIC_NOTIFY_DP_PIN_UNKNOWN:
		break;

	case CCIC_NOTIFY_DP_PIN_A:
		if (displayport->dp_sw_sel) {
			displayport_reg_set_phy_tune(0, voltage[1], pre_emphasis[1]);
			displayport_reg_set_phy_tune(1, voltage[2], pre_emphasis[2]);
			displayport_reg_set_phy_tune(2, voltage[3], pre_emphasis[3]);
			displayport_reg_set_phy_tune(3, voltage[0], pre_emphasis[0]);
		} else {
			displayport_reg_set_phy_tune(0, voltage[0], pre_emphasis[0]);
			displayport_reg_set_phy_tune(1, voltage[3], pre_emphasis[3]);
			displayport_reg_set_phy_tune(2, voltage[2], pre_emphasis[2]);
			displayport_reg_set_phy_tune(3, voltage[1], pre_emphasis[1]);
		}
		break;
	case CCIC_NOTIFY_DP_PIN_B:
		if (displayport->dp_sw_sel) {
			displayport_reg_set_phy_tune(2, voltage[0], pre_emphasis[0]);
			displayport_reg_set_phy_tune(3, voltage[1], pre_emphasis[1]);
		} else {
			displayport_reg_set_phy_tune(0, voltage[1], pre_emphasis[1]);
			displayport_reg_set_phy_tune(1, voltage[0], pre_emphasis[0]);
		}
		break;

	case CCIC_NOTIFY_DP_PIN_C:
	case CCIC_NOTIFY_DP_PIN_E:
		if (displayport->dp_sw_sel) {
			displayport_reg_set_phy_tune(0, voltage[2], pre_emphasis[2]);
			displayport_reg_set_phy_tune(1, voltage[3], pre_emphasis[3]);
			displayport_reg_set_phy_tune(2, voltage[1], pre_emphasis[1]);
			displayport_reg_set_phy_tune(3, voltage[0], pre_emphasis[0]);
		} else {
			displayport_reg_set_phy_tune(0, voltage[0], pre_emphasis[0]);
			displayport_reg_set_phy_tune(1, voltage[1], pre_emphasis[1]);
			displayport_reg_set_phy_tune(2, voltage[3], pre_emphasis[3]);
			displayport_reg_set_phy_tune(3, voltage[2], pre_emphasis[2]);
		}
		break;

	case CCIC_NOTIFY_DP_PIN_D:
	case CCIC_NOTIFY_DP_PIN_F:
		if (displayport->dp_sw_sel) {
			displayport_reg_set_phy_tune(2, voltage[1], pre_emphasis[1]);
			displayport_reg_set_phy_tune(3, voltage[0], pre_emphasis[0]);
		} else {
			displayport_reg_set_phy_tune(0, voltage[0], pre_emphasis[0]);
			displayport_reg_set_phy_tune(1, voltage[1], pre_emphasis[1]);
		}
		break;

	default:
		break;
	}
#endif
}

void displayport_reg_set_voltage_and_pre_emphasis(u8 *voltage, u8 *pre_emphasis)
{
	displayport_reg_set_phy_voltage_and_pre_emphasis(voltage, pre_emphasis);
}

void displayport_reg_function_enable(void)
{
	displayport_write_mask(SYSTEM_COMMON_FUNCTION_ENABLE, 1, PCS_FUNC_EN);
	displayport_write_mask(SYSTEM_COMMON_FUNCTION_ENABLE, 1, AUX_FUNC_EN);
	displayport_write_mask(SYSTEM_SST1_FUNCTION_ENABLE, 1, SST1_VIDEO_FUNC_EN);
}

void displayport_reg_set_interrupt_mask(enum displayport_interrupt_mask param, u8 set)
{
	u32 val = set ? ~0 : 0;

	switch (param) {
	case HOTPLUG_CHG_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, HPD_CHG_MASK);
		break;

	case HPD_LOST_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, HPD_LOST_MASK);
		break;

	case PLUG_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, HPD_PLUG_MASK);
		break;

	case HPD_IRQ_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, HPD_IRQ_MASK);
		break;

	case RPLY_RECEIV_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, AUX_REPLY_RECEIVED_MASK);
		break;

	case AUX_ERR_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, AUX_ERR_MASK);
		break;

	case HDCP_LINK_CHECK_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, HDCP_R0_CHECK_FLAG_MASK);
		break;

	case HDCP_LINK_FAIL_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, HDCP_LINK_CHK_FAIL_MASK);
		break;

	case HDCP_R0_READY_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, HDCP_R0_CHECK_FLAG_MASK);
		break;

	case PLL_LOCK_CHG_INT_MASK:
		displayport_write_mask(SYSTEM_IRQ_COMMON_STATUS_MASK, val, PLL_LOCK_CHG_MASK);
		break;

	case VIDEO_FIFO_UNDER_FLOW_MASK:
		displayport_write_mask(SST1_INTERRUPT_MASK_SET0, val, MAPI_FIFO_UNDER_FLOW_MASK);
		break;

	case VSYNC_DET_INT_MASK:
		displayport_write_mask(SST1_INTERRUPT_MASK_SET0, val, VSYNC_DET_MASK);
		break;

	case AUDIO_FIFO_UNDER_RUN_INT_MASK:
		displayport_write_mask(SST1_AUDIO_BUFFER_CONTROL, val, MASTER_AUDIO_BUFFER_EMPTY_INT_EN);
		displayport_write_mask(SST1_AUDIO_BUFFER_CONTROL, val, MASTER_AUDIO_BUFFER_EMPTY_INT_MASK);
		break;

	case AUDIO_FIFO_OVER_RUN_INT_MASK:
		displayport_write_mask(SST1_INTERRUPT_STATUS_SET1, val, AFIFO_OVER);
		break;

	case ALL_INT_MASK:
		displayport_write(SYSTEM_IRQ_COMMON_STATUS_MASK, 0xFF);
		displayport_write(SST1_INTERRUPT_MASK_SET0, 0xFF);
		displayport_write(SST1_INTERRUPT_STATUS_SET1, 0xFF);
		break;
	}
}

void displayport_reg_set_interrupt(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write(SYSTEM_IRQ_COMMON_STATUS, ~0);
	displayport_write(SST1_INTERRUPT_STATUS_SET0, ~0);
	displayport_write(SST1_INTERRUPT_STATUS_SET1, ~0);
	displayport_write(SST2_INTERRUPT_STATUS_SET0, ~0);
	displayport_write(SST2_INTERRUPT_STATUS_SET1, ~0);

#if !defined(CONFIG_USB_TYPEC_MANAGER_NOTIFIER)
	displayport_reg_set_interrupt_mask(HPD_IRQ_INT_MASK, val);
	displayport_reg_set_interrupt_mask(HOTPLUG_CHG_INT_MASK, val);
	displayport_reg_set_interrupt_mask(HPD_LOST_INT_MASK, val);
	displayport_reg_set_interrupt_mask(PLUG_INT_MASK, val);
#endif
	displayport_reg_set_interrupt_mask(VSYNC_DET_INT_MASK, val);
	displayport_reg_set_interrupt_mask(VIDEO_FIFO_UNDER_FLOW_MASK, val);
	displayport_reg_set_interrupt_mask(AUDIO_FIFO_UNDER_RUN_INT_MASK, val);
}

u32 displayport_reg_get_interrupt_and_clear(u32 interrupt_status_register)
{
	u32 val = 0;

	if (interrupt_status_register != SST1_AUDIO_BUFFER_CONTROL) {
		val = displayport_read(interrupt_status_register);

		displayport_write(interrupt_status_register, ~0);
	} else {
		val = displayport_read_mask(SST1_AUDIO_BUFFER_CONTROL,
			MASTER_AUDIO_BUFFER_EMPTY_INT);

		displayport_write_mask(SST1_AUDIO_BUFFER_CONTROL,
			1, MASTER_AUDIO_BUFFER_EMPTY_INT);
	}

	return val;
}

void displayport_reg_set_daynamic_range(enum displayport_dynamic_range_type dynamic_range)
{
	displayport_write_mask(SST1_VIDEO_CONTROL, dynamic_range, DYNAMIC_RANGE_MODE);
}

void displayport_reg_set_video_bist_mode(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(SST1_VIDEO_CONTROL, val, STRM_VALID_FORCE | STRM_VALID_CTRL);
	displayport_write_mask(SST1_VIDEO_BIST_CONTROL, val, BIST_EN);
}

void displayport_reg_set_audio_bist_mode(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(SST1_AUDIO_BIST_CONTROL, 0x0F, SIN_AMPL);
	displayport_write_mask(SST1_AUDIO_BIST_CONTROL, val, AUD_BIST_EN);
}

void displayport_reg_video_format_register_setting(videoformat video_format)
{
	u32 val = 0;

	val += supported_videos[video_format].dv_timings.bt.height;
	val += supported_videos[video_format].dv_timings.bt.vfrontporch;
	val += supported_videos[video_format].dv_timings.bt.vsync;
	val += supported_videos[video_format].dv_timings.bt.vbackporch;
	displayport_write(SST1_VIDEO_VERTICAL_TOTAL_PIXELS, val);

	val = 0;
	val += supported_videos[video_format].dv_timings.bt.width;
	val += supported_videos[video_format].dv_timings.bt.hfrontporch;
	val += supported_videos[video_format].dv_timings.bt.hsync;
	val += supported_videos[video_format].dv_timings.bt.hbackporch;
	displayport_write(SST1_VIDEO_HORIZONTAL_TOTAL_PIXELS, val);

	val = supported_videos[video_format].dv_timings.bt.height;
	displayport_write(SST1_VIDEO_VERTICAL_ACTIVE, val);

	val = supported_videos[video_format].dv_timings.bt.vfrontporch;
	displayport_write(SST1_VIDEO_VERTICAL_FRONT_PORCH, val);

	val = supported_videos[video_format].dv_timings.bt.vbackporch;
	displayport_write(SST1_VIDEO_VERTICAL_BACK_PORCH, val);

	val = supported_videos[video_format].dv_timings.bt.width;
	displayport_write(SST1_VIDEO_HORIZONTAL_ACTIVE, val);

	val = supported_videos[video_format].dv_timings.bt.hfrontporch;
	displayport_write(SST1_VIDEO_HORIZONTAL_FRONT_PORCH, val);

	val = supported_videos[video_format].dv_timings.bt.hbackporch;
	displayport_write(SST1_VIDEO_HORIZONTAL_BACK_PORCH, val);

	val = supported_videos[video_format].v_sync_pol;
	displayport_write_mask(SST1_VIDEO_CONTROL, val, VSYNC_POLARITY);

	val = supported_videos[video_format].h_sync_pol;
	displayport_write_mask(SST1_VIDEO_CONTROL, val, HSYNC_POLARITY);
}

u32 displayport_reg_get_video_clk(void)
{
	struct displayport_device *displayport = get_displayport_drvdata();

	return supported_videos[displayport->cur_video].dv_timings.bt.pixelclock;
}

u32 displayport_reg_get_ls_clk(void)
{
	u32 val;
	u32 ls_clk;

	val = displayport_reg_phy_get_link_bw();

	if (val == LINK_RATE_5_4Gbps)
		ls_clk = 540000000;
	else if (val == LINK_RATE_2_7Gbps)
		ls_clk = 270000000;
	else /* LINK_RATE_1_62Gbps */
		ls_clk = 162000000;

	return ls_clk;
}

void displayport_reg_set_video_clock(void)
{
	u32 stream_clk = 0;
	u32 ls_clk = 0;
	u32 mvid_master = 0;
	u32 nvid_master = 0;

	stream_clk = displayport_reg_get_video_clk() / 1000;
	ls_clk = displayport_reg_get_ls_clk() / 1000;

	mvid_master = stream_clk >> 1;
	nvid_master = ls_clk;

	displayport_write(SST1_MVID_MASTER_MODE, mvid_master);
	displayport_write(SST1_NVID_MASTER_MODE, nvid_master);

	displayport_write_mask(SST1_MAIN_CONTROL, 1, MVID_MODE);

	displayport_write(SST1_MVID_SFR_CONFIGURE, stream_clk);
	displayport_write(SST1_NVID_SFR_CONFIGURE, ls_clk);
}

void displayport_reg_set_active_symbol(void)
{
	u64 TU_off = 0;	/* TU Size when FEC is off*/
	u64 TU_on = 0;	/* TU Size when FEC is on*/
	u32 bpp = 0;	/* Bit Per Pixel */
	u32 lanecount = 0;
	u32 bandwidth = 0;
	u32 integer_fec_off = 0;
	u32 fraction_fec_off = 0;
	u32 threshold_fec_off = 0;
	u32 integer_fec_on = 0;
	u32 fraction_fec_on = 0;
	u32 threshold_fec_on = 0;
	u32 clk = 0;
	struct displayport_device *displayport = get_displayport_drvdata();

	displayport_write_mask(SST1_ACTIVE_SYMBOL_MODE_CONTROL, 1, ACTIVE_SYMBOL_MODE_CONTROL);
	displayport_write_mask(SST1_ACTIVE_SYMBOL_THRESHOLD_SEL_FEC_OFF, 1, ACTIVE_SYMBOL_THRESHOLD_SEL_FEC_OFF);
	displayport_write_mask(SST1_ACTIVE_SYMBOL_THRESHOLD_SEL_FEC_ON, 1, ACTIVE_SYMBOL_THRESHOLD_SEL_FEC_ON);

	switch (displayport->bpc) {
	case BPC_8:
		bpp = 24;
		break;
	case BPC_10:
		bpp = 30;
		break;
	default:
		bpp = 18;
		break;
	} /* if DSC on, bpp / 3 */

	/* change to Mbps from bps of pixel clock*/
	clk = displayport_reg_get_video_clk() / 1000;

	bandwidth = displayport_reg_get_ls_clk() / 1000;
	lanecount = displayport_reg_get_lane_count();

	TU_off = ((clk * bpp * 32) * 10000000000) / (lanecount * bandwidth * 8);
	TU_on = (TU_off * 1000) / 976;

	integer_fec_off = (u32)(TU_off / 10000000000);
	fraction_fec_off = (u32)((TU_off - (integer_fec_off * 10000000000)) / 10);
	integer_fec_on = (u32)(TU_on / 10000000000);
	fraction_fec_on = (u32)((TU_on - (integer_fec_on * 10000000000)) / 10);

	if (integer_fec_off <= 2)
		threshold_fec_off = 7;
	else if (integer_fec_off > 2 && integer_fec_off <= 5)
		threshold_fec_off = 8;
	else if (integer_fec_off > 5)
		threshold_fec_off = 9;

	if (integer_fec_on <= 2)
		threshold_fec_on = 7;
	else if (integer_fec_on > 2 && integer_fec_on <= 5)
		threshold_fec_on = 8;
	else if (integer_fec_on > 5)
		threshold_fec_on = 9;

	displayport_info("fec_off(int: %d, frac: %d, thr: %d), fec_on(int: %d, frac: %d, thr: %d)\n",
			integer_fec_off, fraction_fec_off, threshold_fec_off,
			integer_fec_on, fraction_fec_on, threshold_fec_on);

	displayport_write_mask(SST1_ACTIVE_SYMBOL_INTEGER_FEC_OFF, integer_fec_off, ACTIVE_SYMBOL_INTEGER_FEC_OFF);
	displayport_write_mask(SST1_ACTIVE_SYMBOL_FRACTION_FEC_OFF, fraction_fec_off, ACTIVE_SYMBOL_FRACTION_FEC_OFF);
	displayport_write_mask(SST1_ACTIVE_SYMBOL_THRESHOLD_FEC_OFF, threshold_fec_off, ACTIVE_SYMBOL_FRACTION_FEC_OFF);

	displayport_write_mask(SST1_ACTIVE_SYMBOL_INTEGER_FEC_ON, integer_fec_on, ACTIVE_SYMBOL_INTEGER_FEC_ON);
	displayport_write_mask(SST1_ACTIVE_SYMBOL_FRACTION_FEC_ON, fraction_fec_on, ACTIVE_SYMBOL_FRACTION_FEC_OFF);
	displayport_write_mask(SST1_ACTIVE_SYMBOL_THRESHOLD_FEC_ON, threshold_fec_on, ACTIVE_SYMBOL_THRESHOLD_FEC_ON);
}

void displayport_reg_enable_interface_crc(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(SST1_STREAM_IF_CRC_CONTROL_1, val, IF_CRC_EN);
	displayport_write_mask(SST1_STREAM_IF_CRC_CONTROL_1, val, IF_CRC_SW_COMPARE);

	if (val == 0) {
		displayport_write_mask(SST1_STREAM_IF_CRC_CONTROL_1, 1, IF_CRC_CLEAR);
		displayport_write_mask(SST1_STREAM_IF_CRC_CONTROL_1, 0, IF_CRC_CLEAR);
	}
}

void displayport_reg_get_interface_crc(u32 *crc_r_result, u32 *crc_g_result, u32 *crc_b_result)
{
	*crc_r_result = displayport_read_mask(SST1_STREAM_IF_CRC_CONTROL_2, IF_CRC_R_RESULT);
	*crc_g_result = displayport_read_mask(SST1_STREAM_IF_CRC_CONTROL_3, IF_CRC_G_RESULT);
	*crc_b_result = displayport_read_mask(SST1_STREAM_IF_CRC_CONTROL_4, IF_CRC_B_RESULT);
}

void displayport_reg_enable_stand_alone_crc(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(PCS_SA_CRC_CONTROL_1, val,
		SA_CRC_LANE_0_ENABLE | SA_CRC_LANE_1_ENABLE |
		SA_CRC_LANE_2_ENABLE | SA_CRC_LANE_3_ENABLE);
	displayport_write_mask(PCS_SA_CRC_CONTROL_1, val, SA_CRC_SW_COMPARE);

	if (val == 0) {
		displayport_write_mask(PCS_SA_CRC_CONTROL_1, 1, SA_CRC_CLEAR);
		displayport_write_mask(PCS_SA_CRC_CONTROL_1, 0, SA_CRC_CLEAR);
	}
}

void displayport_reg_get_stand_alone_crc(u32 *ln0, u32 *ln1, u32 *ln2, u32 *ln3)
{
	*ln0 = displayport_read_mask(PCS_SA_CRC_CONTROL_2, SA_CRC_LN0_RESULT);
	*ln1 = displayport_read_mask(PCS_SA_CRC_CONTROL_3, SA_CRC_LN1_RESULT);
	*ln2 = displayport_read_mask(PCS_SA_CRC_CONTROL_4, SA_CRC_LN2_RESULT);
	*ln3 = displayport_read_mask(PCS_SA_CRC_CONTROL_5, SA_CRC_LN3_RESULT);
}

void displayport_reg_aux_ch_buf_clr(void)
{
	displayport_write_mask(AUX_BUFFER_CLEAR, 1, AUX_BUF_CLR);
}

void displayport_reg_aux_defer_ctrl(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(AUX_COMMAND_CONTROL, val, DEFER_CTRL_EN);
}

void displayport_reg_set_aux_reply_timeout(void)
{
	displayport_write_mask(AUX_CONTROL, AUX_TIMEOUT_1800us, AUX_REPLY_TIMER_MODE);
}

void displayport_reg_set_aux_ch_command(enum displayport_aux_ch_command_type aux_ch_mode)
{
	displayport_write_mask(AUX_REQUEST_CONTROL, aux_ch_mode, REQ_COMM);
}

void displayport_reg_set_aux_ch_address(u32 aux_ch_address)
{
	displayport_write_mask(AUX_REQUEST_CONTROL, aux_ch_address, REQ_ADDR);
}

void displayport_reg_set_aux_ch_length(u32 aux_ch_length)
{
	displayport_write_mask(AUX_REQUEST_CONTROL, aux_ch_length - 1, REQ_LENGTH);
}

void displayport_reg_aux_ch_send_buf(u8 *aux_ch_send_buf, u32 aux_ch_length)
{
	int i;

	for (i = 0; i < aux_ch_length; i++) {
		displayport_write_mask(AUX_TX_DATA_SET0 + ((i / 4) * 4),
			aux_ch_send_buf[i], (0x000000FF << ((i % 4) * 8)));
	}
}

void displayport_reg_aux_ch_received_buf(u8 *aux_ch_received_buf, u32 aux_ch_length)
{
	int i;

	for (i = 0; i < aux_ch_length; i++) {
		aux_ch_received_buf[i] =
			(displayport_read_mask(AUX_RX_DATA_SET0 + ((i / 4) * 4),
			0xFF << ((i % 4) * 8)) >> (i % 4) * 8);
	}
}

int displayport_reg_set_aux_ch_operation_enable(void)
{
	u32 cnt = 5000;
	u32 state;
	u32 val0, val1;

	displayport_write_mask(AUX_TRANSACTION_START, 1, AUX_TRAN_START);

	do {
		state = displayport_read(AUX_TRANSACTION_START) & AUX_TRAN_START;
		cnt--;
		udelay(10);
	} while (state && cnt);

	if (!cnt) {
		displayport_err("AUX_TRAN_START waiting timeout.\n");
		return -ETIME;
	}

	val0 = displayport_read(AUX_MONITOR_1);
	val1 = displayport_read(AUX_MONITOR_2);

	if ((val0 & AUX_CMD_STATUS) != 0x00 || val1 != 0x00) {
		displayport_dbg("AUX_MONITOR_1 : 0x%X, AUX_MONITOR_2 : 0x%X\n", val0, val1);
		displayport_dbg("AUX_CONTROL : 0x%X, AUX_REQUEST_CONTROL : 0x%X, AUX_COMMAND_CONTROL : 0x%X\n",
				displayport_read(AUX_CONTROL),
				displayport_read(AUX_REQUEST_CONTROL),
				displayport_read(AUX_COMMAND_CONTROL));

		udelay(400);
		return -EIO;
	}

	return 0;
}

void displayport_reg_set_aux_ch_address_only_command(u32 en)
{
	displayport_write_mask(AUX_ADDR_ONLY_COMMAND, en, ADDR_ONLY_CMD);
}

int displayport_reg_dpcd_write(u32 address, u32 length, u8 *data)
{
	int ret;
	int retry_cnt = AUX_RETRY_COUNT;
	struct displayport_device *displayport = get_displayport_drvdata();

	mutex_lock(&displayport->aux_lock);
	while(retry_cnt > 0) {
		displayport_reg_aux_ch_buf_clr();
		displayport_reg_aux_defer_ctrl(1);
		displayport_reg_set_aux_reply_timeout();
		displayport_reg_set_aux_ch_command(DPCD_WRITE);
		displayport_reg_set_aux_ch_address(address);
		displayport_reg_set_aux_ch_length(length);
		displayport_reg_aux_ch_send_buf(data, length);
		ret = displayport_reg_set_aux_ch_operation_enable();
		if (ret == 0)
			break;

		retry_cnt--;
	}

#ifdef CONFIG_SEC_DISPLAYPORT_BIGDATA
	if (ret == 0)
		secdp_bigdata_clr_error_cnt(ERR_AUX);
	else if (displayport->ccic_hpd)
		secdp_bigdata_inc_error_cnt(ERR_AUX);
#endif
	mutex_unlock(&displayport->aux_lock);

	return ret;
}

int displayport_reg_dpcd_read(u32 address, u32 length, u8 *data)
{
	int ret;
	struct displayport_device *displayport = get_displayport_drvdata();
	int retry_cnt = AUX_RETRY_COUNT;

	mutex_lock(&displayport->aux_lock);
	while(retry_cnt > 0) {
		displayport_reg_set_aux_ch_command(DPCD_READ);
		displayport_reg_set_aux_ch_address(address);
		displayport_reg_set_aux_ch_length(length);
		displayport_reg_aux_ch_buf_clr();
		displayport_reg_aux_defer_ctrl(1);
		displayport_reg_set_aux_reply_timeout();
		ret = displayport_reg_set_aux_ch_operation_enable();

		if (ret == 0)
			break;
		retry_cnt--;
	}

	if (ret == 0)
		displayport_reg_aux_ch_received_buf(data, length);

#ifdef CONFIG_SEC_DISPLAYPORT_BIGDATA
	if (ret == 0)
		secdp_bigdata_clr_error_cnt(ERR_AUX);
	else if (displayport->ccic_hpd)
		secdp_bigdata_inc_error_cnt(ERR_AUX);
#endif
	mutex_unlock(&displayport->aux_lock);

	return ret;
}

int displayport_reg_dpcd_write_burst(u32 address, u32 length, u8 *data)
{
	int ret = 0;
	u32 i, buf_length, length_calculation;

	length_calculation = length;
	for (i = 0; i < length; i += AUX_DATA_BUF_COUNT) {
		if (length_calculation >= AUX_DATA_BUF_COUNT) {
			buf_length = AUX_DATA_BUF_COUNT;
			length_calculation -= AUX_DATA_BUF_COUNT;
		} else {
			buf_length = length % AUX_DATA_BUF_COUNT;
			length_calculation = 0;
		}

		ret = displayport_reg_dpcd_write(address + i, buf_length, data + i);
		if (ret != 0) {
			displayport_err("displayport_reg_dpcd_write_burst fail\n");
			break;
		}
	}

	return ret;
}

int displayport_reg_dpcd_read_burst(u32 address, u32 length, u8 *data)
{
	int ret = 0;
	u32 i, buf_length, length_calculation;

	length_calculation = length;

	for (i = 0; i < length; i += AUX_DATA_BUF_COUNT) {
		if (length_calculation >= AUX_DATA_BUF_COUNT) {
			buf_length = AUX_DATA_BUF_COUNT;
			length_calculation -= AUX_DATA_BUF_COUNT;
		} else {
			buf_length = length % AUX_DATA_BUF_COUNT;
			length_calculation = 0;
		}

		ret = displayport_reg_dpcd_read(address + i, buf_length, data + i);

		if (ret != 0) {
			displayport_err("displayport_reg_dpcd_read_burst fail\n");
			break;
		}
	}

	return ret;
}

int displayport_reg_i2c_write(u32 address, u32 length, u8 *data)
{
	int ret;
	struct displayport_device *displayport = get_displayport_drvdata();
	int retry_cnt = AUX_RETRY_COUNT;

	mutex_lock(&displayport->aux_lock);

	while (retry_cnt > 0) {
		displayport_reg_set_aux_ch_command(I2C_WRITE);
		displayport_reg_set_aux_ch_address(address);
		displayport_reg_set_aux_ch_address_only_command(1);
		ret = displayport_reg_set_aux_ch_operation_enable();
		displayport_reg_set_aux_ch_address_only_command(0);

		displayport_reg_aux_ch_buf_clr();
		displayport_reg_aux_defer_ctrl(1);
		displayport_reg_set_aux_reply_timeout();
		displayport_reg_set_aux_ch_address_only_command(0);
		displayport_reg_set_aux_ch_command(I2C_WRITE);
		displayport_reg_set_aux_ch_address(address);
		displayport_reg_set_aux_ch_length(length);
		displayport_reg_aux_ch_send_buf(data, length);
		ret = displayport_reg_set_aux_ch_operation_enable();

		if (ret == 0) {
			displayport_reg_set_aux_ch_command(I2C_WRITE);
			displayport_reg_set_aux_ch_address(EDID_ADDRESS);
			displayport_reg_set_aux_ch_address_only_command(1);
			ret = displayport_reg_set_aux_ch_operation_enable();
			displayport_reg_set_aux_ch_address_only_command(0);
			displayport_dbg("address only request in i2c write\n");
		}

		if (ret == 0)
			break;

		retry_cnt--;
	}

	mutex_unlock(&displayport->aux_lock);

	return ret;
}

int displayport_reg_i2c_read(u32 address, u32 length, u8 *data)
{
	int ret;
	struct displayport_device *displayport = get_displayport_drvdata();
	int retry_cnt = AUX_RETRY_COUNT;

	mutex_lock(&displayport->aux_lock);
	while (retry_cnt > 0) {
		displayport_reg_set_aux_ch_command(I2C_READ);
		displayport_reg_set_aux_ch_address(address);
		displayport_reg_set_aux_ch_length(length);
		displayport_reg_aux_ch_buf_clr();
		displayport_reg_aux_defer_ctrl(1);
		displayport_reg_set_aux_reply_timeout();
		ret = displayport_reg_set_aux_ch_operation_enable();

		if (ret == 0)
			break;
		retry_cnt--;
	}

	if (ret == 0)
		displayport_reg_aux_ch_received_buf(data, length);

	mutex_unlock(&displayport->aux_lock);

	return ret;
}

int displayport_reg_edid_write(u8 edid_addr_offset, u32 length, u8 *data)
{
	u32 i, buf_length, length_calculation;
	int ret;
	int retry_cnt = AUX_RETRY_COUNT;

	while(retry_cnt > 0) {
		displayport_reg_aux_ch_buf_clr();
		displayport_reg_aux_defer_ctrl(1);
		displayport_reg_set_aux_reply_timeout();
		displayport_reg_set_aux_ch_command(I2C_WRITE);
		displayport_reg_set_aux_ch_address(EDID_ADDRESS);
		displayport_reg_set_aux_ch_length(1);
		displayport_reg_aux_ch_send_buf(&edid_addr_offset, 1);
		ret = displayport_reg_set_aux_ch_operation_enable();

		if (ret == 0) {
			length_calculation = length;


			/*	displayport_write_mask(AUX_Ch_MISC_Ctrl_1, 0x3, 3 << 6); */
			for (i = 0; i < length; i += AUX_DATA_BUF_COUNT) {
				if (length_calculation >= AUX_DATA_BUF_COUNT) {
					buf_length = AUX_DATA_BUF_COUNT;
					length_calculation -= AUX_DATA_BUF_COUNT;
				} else {
					buf_length = length%AUX_DATA_BUF_COUNT;
					length_calculation = 0;
				}

				displayport_reg_set_aux_ch_length(buf_length);
				displayport_reg_aux_ch_send_buf(data+((i/AUX_DATA_BUF_COUNT)*AUX_DATA_BUF_COUNT), buf_length);
				ret = displayport_reg_set_aux_ch_operation_enable();

				if (ret == 0)
					break;
			}
		}

		if (ret == 0) {
			displayport_reg_set_aux_ch_address_only_command(1);
			ret = displayport_reg_set_aux_ch_operation_enable();
			displayport_reg_set_aux_ch_address_only_command(0);
		}
		if (ret == 0)
			break;

		retry_cnt--;
	}


	return ret;
}

int displayport_reg_edid_read(u8 edid_addr_offset, u32 length, u8 *data)
{
	u32 i, buf_length, length_calculation;
	int ret;
	struct displayport_device *displayport = get_displayport_drvdata();
	int retry_cnt = AUX_RETRY_COUNT;

	mutex_lock(&displayport->aux_lock);

	while(retry_cnt > 0) {
		displayport_reg_set_aux_ch_command(I2C_WRITE);
		displayport_reg_set_aux_ch_address(EDID_ADDRESS);
		displayport_reg_set_aux_ch_address_only_command(1);
		ret = displayport_reg_set_aux_ch_operation_enable();
		displayport_reg_set_aux_ch_address_only_command(0);
		displayport_dbg("1st address only request in EDID read\n");

		displayport_reg_aux_ch_buf_clr();
		displayport_reg_aux_defer_ctrl(1);
		displayport_reg_set_aux_reply_timeout();
		displayport_reg_set_aux_ch_address_only_command(0);
		displayport_reg_set_aux_ch_command(I2C_WRITE);
		displayport_reg_set_aux_ch_address(EDID_ADDRESS);
		displayport_reg_set_aux_ch_length(1);
		displayport_reg_aux_ch_send_buf(&edid_addr_offset, 1);
		ret = displayport_reg_set_aux_ch_operation_enable();

		displayport_dbg("EDID address command in EDID read\n");

		if (ret == 0) {
			displayport_reg_set_aux_ch_command(I2C_READ);
			length_calculation = length;

			for (i = 0; i < length; i += AUX_DATA_BUF_COUNT) {
				if (length_calculation >= AUX_DATA_BUF_COUNT) {
					buf_length = AUX_DATA_BUF_COUNT;
					length_calculation -= AUX_DATA_BUF_COUNT;
				} else {
					buf_length = length%AUX_DATA_BUF_COUNT;
					length_calculation = 0;
				}

				displayport_reg_set_aux_ch_length(buf_length);
				displayport_reg_aux_ch_buf_clr();
				ret = displayport_reg_set_aux_ch_operation_enable();

				if (ret == 0) {
					displayport_reg_aux_ch_received_buf(data+((i/AUX_DATA_BUF_COUNT)*AUX_DATA_BUF_COUNT), buf_length);
					displayport_dbg("AUX buffer read count = %d in EDID read\n", i);
				} else {
					displayport_dbg("AUX buffer read fail in EDID read\n");
					break;
				}
			}
		}

		if (ret == 0) {
			displayport_reg_set_aux_ch_command(I2C_WRITE);
			displayport_reg_set_aux_ch_address(EDID_ADDRESS);
			displayport_reg_set_aux_ch_address_only_command(1);
			ret = displayport_reg_set_aux_ch_operation_enable();
			displayport_reg_set_aux_ch_address_only_command(0);

			displayport_dbg("2nd address only request in EDID read\n");
		}

		if (ret == 0)
			break;

		retry_cnt--;
	}

	mutex_unlock(&displayport->aux_lock);

	return ret;
}

void displayport_reg_set_lane_map(u32 lane0, u32 lane1, u32 lane2, u32 lane3)
{
	displayport_write_mask(PCS_LANE_CONTROL, lane0, LANE0_MAP);
	displayport_write_mask(PCS_LANE_CONTROL, lane1, LANE1_MAP);
	displayport_write_mask(PCS_LANE_CONTROL, lane2, LANE2_MAP);
	displayport_write_mask(PCS_LANE_CONTROL, lane3, LANE3_MAP);
}

void displayport_reg_set_lane_map_config(void)
{
#if defined(CONFIG_USB_TYPEC_MANAGER_NOTIFIER)
	struct displayport_device *displayport = get_displayport_drvdata();

	switch (displayport->ccic_notify_dp_conf) {
	case CCIC_NOTIFY_DP_PIN_UNKNOWN:
		break;

	case CCIC_NOTIFY_DP_PIN_A:
		if (displayport->dp_sw_sel)
			displayport_reg_set_lane_map(3, 1, 2, 0);
		else
			displayport_reg_set_lane_map(2, 0, 3, 1);
		break;

	case CCIC_NOTIFY_DP_PIN_B:
		if (displayport->dp_sw_sel)
			displayport_reg_set_lane_map(3, 2, 1, 0);
		else
			displayport_reg_set_lane_map(1, 0, 2, 3);
		break;

	case CCIC_NOTIFY_DP_PIN_C:
	case CCIC_NOTIFY_DP_PIN_E:
	case CCIC_NOTIFY_DP_PIN_D:
	case CCIC_NOTIFY_DP_PIN_F:
		if (displayport->dp_sw_sel)
			displayport_reg_set_lane_map(3, 2, 0, 1);
		else
			displayport_reg_set_lane_map(0, 1, 3, 2);
		break;

	default:
		break;
	}
#endif
}

void displayport_reg_lh_p_ch_power(u32 en)
{
	u32 cnt = 20 * 1000;	/* wait 1ms */
	u32 state;

	if (en) {
		do {
			displayport_write_mask(SYSTEM_SST1_FUNCTION_ENABLE, 1,
					SST1_LH_PWR_ON);
			udelay(1);
			state = displayport_read_mask(
					SYSTEM_SST1_FUNCTION_ENABLE,
					SST1_LH_PWR_ON_STATUS);
			cnt--;
		} while (!state && cnt);

	} else {
		displayport_write_mask(SYSTEM_SST1_FUNCTION_ENABLE, 0,
				SST1_LH_PWR_ON);
		do {
			state = displayport_read_mask(
					SYSTEM_SST1_FUNCTION_ENABLE,
					SST1_LH_PWR_ON_STATUS);
			cnt--;
			udelay(1);
		} while (state && cnt);

	}
	if (!cnt) {
			displayport_err("%s(%d) timeout[%d].\n", __func__, en, state);
			displayport_err("SYSTEM_CLK_CONTROL[0x%08x]\n",
				displayport_read(SYSTEM_CLK_CONTROL));
			displayport_err("SYSTEM_PLL_LOCK_CONTROL[0x%08x]\n",
				displayport_read(SYSTEM_PLL_LOCK_CONTROL));
			displayport_err("SYSTEM_DEBUG[0x%08x]\n",
				displayport_read(SYSTEM_DEBUG));
			displayport_err("SYSTEM_DEBUG_LH_PCH[0x%08x]\n",
				displayport_read(SYSTEM_DEBUG_LH_PCH));
			displayport_err("SST1_VIDEO_CONTROL[0x%08x]\n",
				displayport_read(SST1_VIDEO_CONTROL));
			displayport_err("SST1_VIDEO_DEBUG_FSM_STATE[0x%08x]\n",
				displayport_read(SST1_VIDEO_DEBUG_FSM_STATE));
			displayport_err("SST1_VIDEO_DEBUG_MAPI[0x%08x]\n",
				displayport_read(SST1_VIDEO_DEBUG_MAPI));
			displayport_err("SYSTEM_SW_FUNCTION_ENABLE[0x%08x]\n",
				displayport_read(SYSTEM_SW_FUNCTION_ENABLE));
			displayport_err("SYSTEM_COMMON_FUNCTION_ENABLE[0x%08x]\n",
				displayport_read(SYSTEM_COMMON_FUNCTION_ENABLE));
			displayport_err("SYSTEM_SST1_FUNCTION_ENABLE[0x%08x]\n",
				displayport_read(SYSTEM_SST1_FUNCTION_ENABLE));
	}
}

void displayport_reg_sw_function_en(u32 en)
{
	if (en)
		displayport_write_mask(SYSTEM_SW_FUNCTION_ENABLE, 1, SW_FUNC_EN);
	else
		displayport_write_mask(SYSTEM_SW_FUNCTION_ENABLE, 0, SW_FUNC_EN);
}

void displayport_reg_phy_init(void)
{
#if defined(CONFIG_PHY_SAMSUNG_USB_CAL)
	dwc3_exynos_phy_enable(1, 1);
#endif
	displayport_reg_phy_reset(1);
	displayport_reg_phy_init_setting();
	displayport_reg_phy_mode_setting();
	displayport_reg_phy_ssc_enable(0);
	displayport_reg_phy_reset(0);
	displayport_reg_wait_phy_pll_lock();
}

void displayport_reg_phy_disable(void)
{
	displayport_reg_phy_reset(1);

#if defined(CONFIG_PHY_SAMSUNG_USB_CAL)
	exynos_usbdrd_inform_dp_use(0, displayport_reg_get_lane_count());
	dwc3_exynos_phy_enable(1, 0);
#endif
}

void displayport_reg_init(void)
{
	displayport_info("%s\n", __func__);
	displayport_reg_phy_init();
	displayport_reg_function_enable();
	displayport_reg_sw_function_en(1);

	displayport_reg_set_interrupt(1);
	displayport_reg_set_lane_map_config();
}

void displayport_reg_deinit(void)
{
	displayport_write_mask(SST1_VIDEO_ENABLE, 0, VIDEO_EN);
	displayport_reg_sw_function_en(0);
}

void displayport_reg_set_video_configuration(videoformat video_format, u8 bpc, u8 range)
{
	displayport_info("color range: %d, bpc: %d\n", range, bpc);
	displayport_reg_set_daynamic_range((range)?CEA_RANGE:VESA_RANGE);
	displayport_write_mask(SST1_VIDEO_CONTROL, bpc, BPC);	/* 0 : 6bits, 1 : 8bits */
	displayport_write_mask(SST1_VIDEO_CONTROL, 0, COLOR_FORMAT);	/* RGB */
	displayport_reg_video_format_register_setting(video_format);
	displayport_reg_set_video_clock();
	displayport_reg_set_active_symbol();
	displayport_write_mask(SST1_VIDEO_MASTER_TIMING_GEN, 1, VIDEO_MASTER_TIME_GEN);
	displayport_write_mask(SST1_MAIN_CONTROL, 0, VIDEO_MODE);
}

void displayport_reg_set_bist_video_configuration(videoformat video_format, u8 bpc, u8 type, u8 range)
{
	if (type < CTS_COLOR_RAMP) {
		displayport_reg_set_video_configuration(video_format, bpc, range);
		displayport_write_mask(SST1_VIDEO_BIST_CONTROL, type, BIST_TYPE);
		displayport_write_mask(SST1_VIDEO_BIST_CONTROL, 0, CTS_BIST_EN);
	} else {
		if (type == CTS_COLOR_SQUARE_CEA)
			displayport_reg_set_video_configuration(video_format, bpc, CEA_RANGE);
		else
			displayport_reg_set_video_configuration(video_format, bpc, VESA_RANGE);

		displayport_write_mask(SST1_VIDEO_BIST_CONTROL,
				type - CTS_COLOR_RAMP, CTS_BIST_TYPE);
		displayport_write_mask(SST1_VIDEO_BIST_CONTROL, 1, CTS_BIST_EN);
	}

	displayport_reg_set_video_bist_mode(1);

	displayport_info("set bist video config format:%d range:%d bpc:%d type:%d\n",
		video_format, (range)?1:0, (bpc)?1:0, type);
}

void displayport_reg_set_bist_video_configuration_for_blue_screen(videoformat video_format)
{
	displayport_reg_set_video_configuration(video_format, BPC_8, CEA_RANGE); /* 8 bits */
	displayport_write(SST1_VIDEO_BIST_USER_DATA_R, 0x00);
	displayport_write(SST1_VIDEO_BIST_USER_DATA_G, 0x00);
	displayport_write(SST1_VIDEO_BIST_USER_DATA_B, 0xFF);
	displayport_write_mask(SST1_VIDEO_BIST_CONTROL, 1, BIST_USER_DATA_EN);
	displayport_write_mask(SST1_VIDEO_BIST_CONTROL, 0, CTS_BIST_EN);
	displayport_reg_set_video_bist_mode(1);

	displayport_dbg("set bist video config for blue screen\n");
}

void displayport_reg_set_avi_infoframe(struct infoframe avi_infoframe)
{
	u32 avi_infoframe_data = 0;

	avi_infoframe_data = ((u32)avi_infoframe.data[3] << 24) | ((u32)avi_infoframe.data[2] << 16)
			| ((u32)avi_infoframe.data[1] << 8) | (u32)avi_infoframe.data[0];
	displayport_write(SST1_INFOFRAME_AVI_PACKET_DATA_SET0, avi_infoframe_data);

	avi_infoframe_data = ((u32)avi_infoframe.data[7] << 24) | ((u32)avi_infoframe.data[6] << 16)
			| ((u32)avi_infoframe.data[5] << 8) | (u32)avi_infoframe.data[4];
	displayport_write(SST1_INFOFRAME_AVI_PACKET_DATA_SET1, avi_infoframe_data);

	avi_infoframe_data = ((u32)avi_infoframe.data[11] << 24) | ((u32)avi_infoframe.data[10] << 16)
			| ((u32)avi_infoframe.data[9] << 8) | (u32)avi_infoframe.data[8];
	displayport_write(SST1_INFOFRAME_AVI_PACKET_DATA_SET2, avi_infoframe_data);

	avi_infoframe_data = (u32)avi_infoframe.data[12];
	displayport_write(SST1_INFOFRAME_AVI_PACKET_DATA_SET3, avi_infoframe_data);

	displayport_write_mask(SST1_INFOFRAME_UPDATE_CONTROL, 1, AVI_INFO_UPDATE);
	displayport_write_mask(SST1_INFOFRAME_SEND_CONTROL, 1, AVI_INFO_SEND);
}

#ifdef FEATURE_SUPPORT_SPD_INFOFRAME
void displayport_reg_set_spd_infoframe(struct infoframe spd_infoframe)
{
	int i, j;
	int data_ind = 0;
	u32 spd_infoframe_data;

	displayport_write(SST1_INFOFRAME_SPD_PACKET_TYPE, spd_infoframe.type_code);

	for (i = 0; i < 24; i += 4) {
		spd_infoframe_data = 0;

		for (j = 0; j < 32; j += 8)
			spd_infoframe_data |= spd_infoframe.data[data_ind++] << j;

		displayport_write(SST1_INFOFRAME_SPD_PACKET_DATA_SET0 + i, spd_infoframe_data);
	}
	displayport_write(SST1_INFOFRAME_SPD_PACKET_DATA_SET6, spd_infoframe.data[24]);

	displayport_write_mask(SST1_INFOFRAME_UPDATE_CONTROL, 1, SPD_INFO_UPDATE);
	displayport_write_mask(SST1_INFOFRAME_SEND_CONTROL, 1, SPD_INFO_SEND);
}
#endif

void displayport_reg_set_audio_infoframe(struct infoframe audio_infoframe, u32 en)
{
	u32 audio_infoframe_data = 0;

	audio_infoframe_data = ((u32)audio_infoframe.data[3] << 24) | ((u32)audio_infoframe.data[2] << 16)
			| ((u32)audio_infoframe.data[1] << 8) | (u32)audio_infoframe.data[0];
	displayport_write(SST1_INFOFRAME_AUDIO_PACKET_DATA_SET0, audio_infoframe_data);

	audio_infoframe_data = ((u32)audio_infoframe.data[7] << 24) | ((u32)audio_infoframe.data[6] << 16)
			| ((u32)audio_infoframe.data[5] << 8) | (u32)audio_infoframe.data[4];
	displayport_write(SST1_INFOFRAME_AUDIO_PACKET_DATA_SET1, audio_infoframe_data);

	audio_infoframe_data = ((u32)audio_infoframe.data[9] << 8) | (u32)audio_infoframe.data[8];
	displayport_write(SST1_INFOFRAME_AUDIO_PACKET_DATA_SET2, audio_infoframe_data);

	displayport_write_mask(SST1_INFOFRAME_UPDATE_CONTROL, en, AUDIO_INFO_UPDATE);
	displayport_write_mask(SST1_INFOFRAME_SEND_CONTROL, en, AUDIO_INFO_SEND);
}

void displayport_reg_set_hdr_infoframe(struct infoframe hdr_infoframe, u32 en)
{
	int i, j;
	u32 hdr_infoframe_data = 0;

	if (en == 1) {
		for (i = 0; i < HDR_INFOFRAME_LENGTH; i++) {
			for (j = 0; j < DATA_NUM_PER_REG; j++) {
				hdr_infoframe_data |=
					(u32)hdr_infoframe.data[i]
					<< ((j % DATA_NUM_PER_REG) * INFOFRAME_DATA_SIZE);

				if (j < DATA_NUM_PER_REG - 1)
					i++;

				if (i >= HDR_INFOFRAME_LENGTH)
					break;
			}

			displayport_write(SST1_HDR_PACKET_DATA_SET_0 +
				i / DATA_NUM_PER_REG * DATA_NUM_PER_REG,
				hdr_infoframe_data);

			hdr_infoframe_data = 0;
		}
	}

	for (i = 0; i <= SST1_HDR_PACKET_DATA_SET_7 - SST1_HDR_PACKET_DATA_SET_0;
		i += DATA_NUM_PER_REG) {
		displayport_dbg("SST1_HDR_PACKET_DATA_SET_%d = 0x%x",
			i / DATA_NUM_PER_REG,
			displayport_read(SST1_HDR_PACKET_DATA_SET_0 + i));
	}

	displayport_write_mask(SST1_INFOFRAME_UPDATE_CONTROL, en, HDR_INFO_UPDATE);
	displayport_write_mask(SST1_INFOFRAME_SEND_CONTROL, en, HDR_INFO_SEND);
}

void displayport_reg_start(void)
{
	displayport_write_mask(SST1_VIDEO_ENABLE, 1, VIDEO_EN);
}

void displayport_reg_video_mute(u32 en)
{
/*	displayport_dbg("set mute %d\n", en);
 *	displayport_write_mask(SST1_VIDEO_MUTE, en, VIDEO_MUTE);
 */
}

void displayport_reg_stop(void)
{
	displayport_write_mask(SST1_VIDEO_ENABLE, 0, VIDEO_EN);
}

/* Set SA CRC, For Sorting Vector */
void displayport_reg_set_stand_alone_crc(u32 crc_ln0_ref, u32 crc_ln1_ref, u32 crc_ln2_ref, u32 crc_ln3_ref)
{
	displayport_write_mask(PCS_SA_CRC_CONTROL_2, crc_ln0_ref, SA_CRC_LN0_REF);
	displayport_write_mask(PCS_SA_CRC_CONTROL_3, crc_ln1_ref, SA_CRC_LN1_REF);
	displayport_write_mask(PCS_SA_CRC_CONTROL_4, crc_ln2_ref, SA_CRC_LN2_REF);
	displayport_write_mask(PCS_SA_CRC_CONTROL_5, crc_ln3_ref, SA_CRC_LN3_REF);
}

void displayport_reg_set_result_flag_clear(void)
{
	displayport_write_mask(PCS_SA_CRC_CONTROL_1, 1, SA_CRC_CLEAR);
	displayport_write_mask(PCS_SA_CRC_CONTROL_1, 0, SA_CRC_CLEAR);
}

void displayport_reg_enable_stand_alone_crc_hw(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(PCS_SA_CRC_CONTROL_1, 0, SA_CRC_SW_COMPARE);	/* use H/W compare */

	displayport_write_mask(PCS_SA_CRC_CONTROL_1, val,
		SA_CRC_LANE_0_ENABLE | SA_CRC_LANE_1_ENABLE | SA_CRC_LANE_2_ENABLE | SA_CRC_LANE_3_ENABLE);
}

int displayport_reg_get_stand_alone_crc_result(void)
{
	u32 val;
	int err = 0;

	val = displayport_read_mask(PCS_SA_CRC_CONTROL_1, 0x00000FF0);
	val = val >> 4;

	if (val == 0xF0) {
		displayport_info("DisplayPort SA CRC Pass !!!\n");
	} else {
		err = -1;
		displayport_info("DisplayPort SA CRC Fail : 0x%02X !!!\n", val);
	}

	return  err;
}

/* SA CRC Condition : 8bpc, 4lane, 640x10 size, BIST_TYPE=0, BIST_WIDTH =0 */
int displayport_reg_stand_alone_crc_sorting(void)
{
	int ret;

	displayport_reg_init();
	displayport_reg_set_lane_count(4);
	displayport_reg_set_bist_video_configuration(V640X10P60SACRC, BPC_8, COLOR_BAR, VESA_RANGE);
	displayport_reg_set_stand_alone_crc(0x135E, 0x135E, 0x135E, 0x135E);
	displayport_reg_enable_stand_alone_crc_hw(1);
	displayport_reg_start();

	mdelay(20);

	displayport_reg_set_result_flag_clear();

	mdelay(20);

	ret =  displayport_reg_get_stand_alone_crc_result();

	displayport_reg_set_result_flag_clear();
	displayport_reg_enable_stand_alone_crc_hw(0);

	displayport_reg_set_video_bist_mode(0);
	displayport_reg_stop();

	return ret;
}

void displayport_reg_set_audio_m_n(audio_sync_mode audio_sync_mode,
		enum audio_sampling_frequency audio_sampling_freq)
{
	u32 link_bandwidth_set;
	u32 array_set;
	u32 m_value;
	u32 n_value;

	link_bandwidth_set = displayport_reg_phy_get_link_bw();
	if (link_bandwidth_set == LINK_RATE_1_62Gbps)
		array_set = 0;
	else if (link_bandwidth_set == LINK_RATE_2_7Gbps)
		array_set = 1;
	else/* if (link_bandwidth_set == LINK_RATE_5_4Gbps)*/
		array_set = 2;

	if (audio_sync_mode == ASYNC_MODE) {
		m_value = audio_async_m_n[0][array_set][audio_sampling_freq];
		n_value = audio_async_m_n[1][array_set][audio_sampling_freq];
		displayport_write_mask(SST1_MAIN_CONTROL, 0, MAUD_MODE);
	} else {
		m_value = audio_sync_m_n[0][array_set][audio_sampling_freq];
		n_value = audio_sync_m_n[1][array_set][audio_sampling_freq];
		displayport_write_mask(SST1_MAIN_CONTROL, 1, MAUD_MODE);
	}

	displayport_write(SST1_MAUD_SFR_CONFIGURE, m_value);
	displayport_write(SST1_NAUD_SFR_CONFIGURE, n_value);
}

void displayport_reg_set_audio_function_enable(u32 en)
{
	displayport_write_mask(SYSTEM_SST1_FUNCTION_ENABLE, en, SST1_AUDIO_FUNC_EN);
}

void displayport_reg_set_init_dma_config(void)
{
	displayport_write_mask(SST1_AUDIO_CONTROL, 1, AUD_DMA_IF_MODE_CONFIG);
	displayport_write_mask(SST1_AUDIO_CONTROL, 0, AUD_DMA_IF_LTNCY_TRG_MODE);
}

void displayport_reg_set_dma_force_req_low(u32 en)
{
	if (en == 1) {
		displayport_write_mask(SST1_AUDIO_DMA_REQUEST_LATENCY_CONFIG, 0, AUD_DMA_FORCE_REQ_VAL);
		displayport_write_mask(SST1_AUDIO_DMA_REQUEST_LATENCY_CONFIG, 1, AUD_DMA_FORCE_REQ_SEL);
	} else
		displayport_write_mask(SST1_AUDIO_DMA_REQUEST_LATENCY_CONFIG, 0, AUD_DMA_FORCE_REQ_SEL);

	displayport_info("SST1_AUDIO_DMA_REQUEST_LATENCY_CONFIG = 0x%x\n",
		displayport_read(SST1_AUDIO_DMA_REQUEST_LATENCY_CONFIG));
}

void displayport_reg_set_dma_burst_size(enum audio_dma_word_length word_length)
{
	displayport_write_mask(SST1_AUDIO_CONTROL, word_length, DMA_BURST_SEL);
}

void displayport_reg_set_dma_pack_mode(enum audio_16bit_dma_mode dma_mode)
{
	displayport_write_mask(SST1_AUDIO_CONTROL, dma_mode, AUDIO_BIT_MAPPING_TYPE);
}

void displayport_reg_set_pcm_size(enum audio_bit_per_channel audio_bit_size)
{
	displayport_write_mask(SST1_AUDIO_CONTROL, audio_bit_size, PCM_SIZE);
}

void displayport_reg_set_audio_ch_status_same(u32 en)
{
	displayport_write_mask(SST1_AUDIO_CONTROL, en, AUDIO_CH_STATUS_SAME);
}

void displayport_reg_set_audio_ch(u32 audio_ch_cnt)
{
	displayport_write_mask(SST1_AUDIO_BUFFER_CONTROL,
				audio_ch_cnt - 1, MASTER_AUDIO_CHANNEL_COUNT);
}

void displayport_reg_set_audio_ch_mapping(u8 pkt_1, u8 pkt_2, u8 pkt_3, u8 pkt_4,
						u8 pkt_5, u8 pkt_6, u8 pkt_7, u8 pkt_8)
{
	displayport_write_mask(SST1_AUDIO_CHANNEL_1_4_REMAP, pkt_1, AUD_CH_01_REMAP);
	displayport_write_mask(SST1_AUDIO_CHANNEL_1_4_REMAP, pkt_2, AUD_CH_02_REMAP);
	displayport_write_mask(SST1_AUDIO_CHANNEL_1_4_REMAP, pkt_3, AUD_CH_03_REMAP);
	displayport_write_mask(SST1_AUDIO_CHANNEL_1_4_REMAP, pkt_4, AUD_CH_04_REMAP);

	displayport_write_mask(SST1_AUDIO_CHANNEL_5_8_REMAP, pkt_5, AUD_CH_05_REMAP);
	displayport_write_mask(SST1_AUDIO_CHANNEL_5_8_REMAP, pkt_6, AUD_CH_06_REMAP);
	displayport_write_mask(SST1_AUDIO_CHANNEL_5_8_REMAP, pkt_7, AUD_CH_07_REMAP);
	displayport_write_mask(SST1_AUDIO_CHANNEL_5_8_REMAP, pkt_8, AUD_CH_08_REMAP);

	displayport_dbg("audio 1~4 channel mapping = 0x%X\n",
			displayport_read(SST1_AUDIO_CHANNEL_1_4_REMAP));
	displayport_dbg("audio 5~8 channel mapping = 0x%X\n",
			displayport_read(SST1_AUDIO_CHANNEL_5_8_REMAP));
}

void displayport_reg_set_audio_fifo_function_enable(u32 en)
{
	displayport_write_mask(SYSTEM_SST1_FUNCTION_ENABLE, en, SST1_AUDIO_FIFO_FUNC_EN);
}

void displayport_reg_set_audio_sampling_frequency(enum audio_sampling_frequency audio_sampling_freq)
{
	u32 link_bandwidth_set;
	u32 n_aud_master_set;

	link_bandwidth_set = displayport_reg_phy_get_link_bw();
	if (link_bandwidth_set == LINK_RATE_1_62Gbps)
		n_aud_master_set = 0;
	else if (link_bandwidth_set == LINK_RATE_2_7Gbps)
		n_aud_master_set = 1;
	else/* if (link_bandwidth_set == LINK_RATE_5_4Gbps)*/
		n_aud_master_set = 2;

	displayport_write(SST1_MAUD_MASTER_MODE, m_aud_master[audio_sampling_freq]);
	displayport_write(SST1_NAUD_MASTER_MODE, n_aud_master[n_aud_master_set]);
}

void displayport_reg_set_dp_audio_enable(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(SST1_AUDIO_ENABLE, val, AUDIO_EN);
}

void displayport_reg_set_audio_master_mode_enable(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(SST1_AUDIO_MASTER_TIMING_GEN, val, AUDIO_MASTER_TIME_GEN);
}

void displayport_reg_set_ch_status_ch_cnt(u32 audio_ch_cnt)
{
	displayport_write_mask(SST1_AUDIO_BIST_CHANNEL_STATUS_SET0,
				audio_ch_cnt, CH_NUM);

	displayport_write_mask(SST1_AUDIO_BIST_CHANNEL_STATUS_SET0,
				audio_ch_cnt, SOURCE_NUM);

	displayport_write_mask(SST1_AUDIO_CHANNEL_1_2_STATUS_CTRL_0,
				audio_ch_cnt, CH_NUM);

	displayport_write_mask(SST1_AUDIO_CHANNEL_1_2_STATUS_CTRL_0,
				audio_ch_cnt, SOURCE_NUM);
}

void displayport_reg_set_ch_status_word_length(enum audio_bit_per_channel audio_bit_size)
{
	u32 word_max = 0;
	u32 sample_word_length = 0;

	switch (audio_bit_size) {
	case AUDIO_24_BIT:
		word_max = 1;
		sample_word_length = 0x05;
		break;

	case AUDIO_16_BIT:
		word_max = 0;
		sample_word_length = 0x01;
		break;

	case AUDIO_20_BIT:
		word_max = 0;
		sample_word_length = 0x05;
		break;

	default:
		word_max = 0;
		sample_word_length = 0x00;
		break;
	}

	displayport_write_mask(SST1_AUDIO_BIST_CHANNEL_STATUS_SET1,
		word_max, WORD_MAX);

	displayport_write_mask(SST1_AUDIO_BIST_CHANNEL_STATUS_SET1,
		sample_word_length, WORD_LENGTH);

	displayport_write_mask(SST1_AUDIO_CHANNEL_1_2_STATUS_CTRL_1,
		word_max, WORD_MAX);

	displayport_write_mask(SST1_AUDIO_CHANNEL_1_2_STATUS_CTRL_1,
		sample_word_length, WORD_LENGTH);
}

void displayport_reg_set_ch_status_sampling_frequency(enum audio_sampling_frequency audio_sampling_freq)
{
	u32 fs_freq = 0;

	switch (audio_sampling_freq) {
	case FS_32KHZ:
		fs_freq = 0x03;
		break;
	case FS_44KHZ:
		fs_freq = 0x00;
		break;
	case FS_48KHZ:
		fs_freq = 0x02;
		break;
	case FS_88KHZ:
		fs_freq = 0x08;
		break;
	case FS_96KHZ:
		fs_freq = 0x0A;
		break;
	case FS_176KHZ:
		fs_freq = 0x0C;
		break;
	case FS_192KHZ:
		fs_freq = 0x0E;
		break;
	default:
		fs_freq = 0x00;
		break;
	}

	displayport_write_mask(SST1_AUDIO_BIST_CHANNEL_STATUS_SET0, fs_freq, FS_FREQ);
	displayport_write_mask(SST1_AUDIO_CHANNEL_1_2_STATUS_CTRL_0, fs_freq, FS_FREQ);
}

void displayport_reg_set_ch_status_clock_accuracy(enum audio_clock_accuracy clock_accuracy)
{
	displayport_write_mask(SST1_AUDIO_BIST_CHANNEL_STATUS_SET0, clock_accuracy, CLK_ACCUR);
	displayport_write_mask(SST1_AUDIO_CHANNEL_1_2_STATUS_CTRL_0, clock_accuracy, CLK_ACCUR);
}

void displayport_reg_wait_buf_full(void)
{
	u32 cnt = 2000;
	u32 state = 0;

	do {
		state = (displayport_read(SST1_AUDIO_BUFFER_CONTROL) & MASTER_AUDIO_BUFFER_LEVEL)
			>> MASTER_AUDIO_BUFFER_LEVEL_BIT_POS;
		cnt--;
		udelay(1);
	} while ((state < AUDIO_BUF_FULL_SIZE) && cnt);

	if (!cnt)
		displayport_err("%s is timeout.\n", __func__);
}

void displayport_reg_print_audio_state(void)
{
	u32 val1, val2, val3, val4, val5;

	val1 = displayport_read(SYSTEM_SST1_FUNCTION_ENABLE);
	val2 = displayport_read(SST1_AUDIO_ENABLE);
	val3 = displayport_read(SST1_AUDIO_MASTER_TIMING_GEN);
	val4 = displayport_read(SST1_AUDIO_DMA_REQUEST_LATENCY_CONFIG);
	val5 = displayport_read(SST1_AUDIO_CONTROL);
	displayport_info("audio state: func_en=0x%x, aud_en=0x%x, master_t_gen=0x%x, dma_req=0x%x, aud_con=0x%X\n",
			val1, val2, val3, val4, val5);
}

#if !defined(CONFIG_SOC_EXYNOS9820_EVT0)
void displayport_reg_set_dma_req_gen(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(SST1_AUDIO_CONTROL, val, DMA_REQ_GEN_EN);
}

void displayport_reg_set_clear_audio_fifo(void)
{
	displayport_write_mask(SST1_MAIN_FIFO_CONTROL, 1, CLEAR_AUDIO_FIFO);
}
#endif

void displayport_set_audio_ch_status(struct displayport_audio_config_data *audio_config_data)
{
	displayport_reg_set_ch_status_ch_cnt(audio_config_data->audio_channel_cnt);
	displayport_reg_set_ch_status_word_length(audio_config_data->audio_bit);
	displayport_reg_set_ch_status_sampling_frequency(audio_config_data->audio_fs);
	displayport_reg_set_ch_status_clock_accuracy(NOT_MATCH);
}

void displayport_wait_audio_buf_empty(struct displayport_device *displayport)
{
	u32 cnt = 1000;

	do {
		cnt--;
		udelay(1);
	} while (!displayport->audio_buf_empty_check && cnt);

	if (!cnt)
		displayport_err("%s is timeout.\n", __func__);
}

void displayport_audio_enable(struct displayport_audio_config_data *audio_config_data)
{
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
	/* channel mapping: FL, FR, C, SW, RL, RR */
	displayport_reg_set_audio_ch_mapping(1, 2, 4, 3, 5, 6, 7, 8);

	displayport_reg_set_audio_m_n(ASYNC_MODE, audio_config_data->audio_fs);
	displayport_reg_set_audio_function_enable(audio_config_data->audio_enable);
	displayport_reg_set_init_dma_config();
	displayport_reg_set_dma_burst_size(audio_config_data->audio_word_length);
	displayport_reg_set_dma_pack_mode(audio_config_data->audio_packed_mode);
	displayport_reg_set_pcm_size(audio_config_data->audio_bit);
	displayport_reg_set_audio_ch(audio_config_data->audio_channel_cnt);
	displayport_reg_set_audio_fifo_function_enable(audio_config_data->audio_enable);
	displayport_reg_set_audio_ch_status_same(1);
	displayport_reg_set_audio_sampling_frequency(audio_config_data->audio_fs);
	displayport_reg_set_dp_audio_enable(audio_config_data->audio_enable);
	displayport_set_audio_ch_status(audio_config_data);
	displayport_reg_set_audio_master_mode_enable(audio_config_data->audio_enable);
#else
	displayport_reg_set_audio_m_n(ASYNC_MODE, audio_config_data->audio_fs);
	displayport_reg_set_audio_function_enable(audio_config_data->audio_enable);
	displayport_reg_set_dma_burst_size(audio_config_data->audio_word_length);
	displayport_reg_set_pcm_size(audio_config_data->audio_bit);
	displayport_reg_set_dma_pack_mode(audio_config_data->audio_packed_mode);
	displayport_reg_set_audio_ch(audio_config_data->audio_channel_cnt);
	displayport_reg_set_audio_fifo_function_enable(audio_config_data->audio_enable);
	displayport_reg_set_audio_sampling_frequency(audio_config_data->audio_fs);
	/* channel mapping: FL, FR, C, SW, RL, RR */
	displayport_reg_set_audio_ch_mapping(1, 2, 4, 3, 5, 6, 7, 8);
	displayport_reg_set_dp_audio_enable(audio_config_data->audio_enable);
	displayport_set_audio_ch_status(audio_config_data);
	displayport_reg_set_audio_ch_status_same(1);
	displayport_reg_set_audio_master_mode_enable(audio_config_data->audio_enable);
#endif
	displayport_reg_print_audio_state();
}

void displayport_audio_disable(void)
{
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
	struct displayport_device *displayport = get_displayport_drvdata();
#endif
	if (displayport_read_mask(SST1_AUDIO_ENABLE, AUDIO_EN) == 1) {
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
		displayport_reg_set_dma_force_req_low(1);
#endif
		udelay(1000);
		displayport_reg_set_dp_audio_enable(0);
		displayport_reg_set_audio_fifo_function_enable(0);
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
		displayport_reg_set_audio_ch(1);
		displayport->audio_buf_empty_check = 0;
		displayport_reg_set_audio_master_mode_enable(1);
		displayport_wait_audio_buf_empty(displayport);
		displayport_reg_set_audio_master_mode_enable(0);
#else
		displayport_reg_set_clear_audio_fifo();
#endif
		displayport_info("audio_disable\n");
	} else
		displayport_info("audio_disable, AUDIO_EN = 0\n");
}

void displayport_audio_wait_buf_full(void)
{
	displayport_reg_set_audio_master_mode_enable(0);
#if !defined(CONFIG_SOC_EXYNOS9820_EVT0)
	displayport_reg_set_dma_req_gen(0);
#else
	displayport_reg_wait_buf_full();
#endif
	displayport_info("displayport_audio_wait_buf_full\n");
}

void displayport_audio_dma_force_req_release(void)
{
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
	displayport_reg_set_dma_force_req_low(0);
#else
	displayport_info("skip displayport_audio_dma_force_req_release(not need)\n");
	displayport_reg_set_dma_req_gen(1);
#endif
}

void displayport_audio_bist_enable(struct displayport_audio_config_data audio_config_data)
{
	displayport_info("displayport_audio_bist\n");
	displayport_info("audio_enable = %d\n", audio_config_data.audio_enable);
	displayport_info("audio_channel_cnt = %d\n", audio_config_data.audio_channel_cnt);
	displayport_info("audio_fs = %d\n", audio_config_data.audio_fs);

	if (audio_config_data.audio_enable == 1) {
		displayport_reg_set_audio_m_n(ASYNC_MODE, audio_config_data.audio_fs);
		displayport_reg_set_audio_function_enable(audio_config_data.audio_enable);

		displayport_reg_set_audio_ch(audio_config_data.audio_channel_cnt);
		displayport_reg_set_audio_fifo_function_enable(audio_config_data.audio_enable);
		displayport_reg_set_audio_ch_status_same(1);
		displayport_reg_set_audio_sampling_frequency(audio_config_data.audio_fs);
		displayport_reg_set_dp_audio_enable(audio_config_data.audio_enable);
		displayport_reg_set_audio_bist_mode(1);
		displayport_set_audio_ch_status(&audio_config_data);
		displayport_reg_set_audio_master_mode_enable(audio_config_data.audio_enable);
	} else {
		displayport_reg_set_audio_master_mode_enable(0);
		displayport_audio_disable();
	}
}

void displayport_audio_init_config(void)
{
#if defined(CONFIG_SOC_EXYNOS9820_EVT0)
	displayport_reg_set_dma_force_req_low(1);
#endif
	displayport_reg_set_audio_m_n(ASYNC_MODE, FS_48KHZ);
	displayport_reg_set_audio_function_enable(1);
	displayport_reg_set_audio_sampling_frequency(FS_48KHZ);
	displayport_reg_set_dp_audio_enable(1);
	displayport_reg_set_audio_master_mode_enable(1);
	displayport_info("displayport_audio_init_config\n");
}

void displayport_reg_set_hdcp22_system_enable(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(HDCP22_SYS_EN, val, SYSTEM_ENABLE);
}

void displayport_reg_set_hdcp22_mode(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(SYSTEM_COMMON_FUNCTION_ENABLE, val, HDCP22_FUNC_EN);
}

void displayport_reg_set_hdcp22_encryption_enable(u32 en)
{
	u32 val = en ? ~0 : 0;

	displayport_write_mask(HDCP22_CONTROL, val, HDCP22_ENC_EN);
}

u32 displayport_reg_get_hdcp22_encryption_enable(void)
{
	return displayport_read_mask(HDCP22_CONTROL, HDCP22_ENC_EN);
}

void displayport_reg_set_aux_pn_inv(u32 val)
{
	displayport_write_mask(AUX_CONTROL, val, AUX_PN_INV);
}
