============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  08:49:07 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)             launch                                           0 R 
U_crtl
  estado_atual_reg[0]/CP                                          0             0 R 
  estado_atual_reg[0]/QN       HS65_LS_DFPRQNX18       1  13.0   36  +171     171 F 
  fopt301/A                                                            +0     171   
  fopt301/Z                    HS65_LS_CNIVX34         3  29.1   30   +33     204 R 
  g201/A                                                               +0     204   
  g201/Z                       HS65_LS_NAND2X57        1  27.4   26   +34     238 F 
  fopt203/A                                                            +0     238   
  fopt203/Z                    HS65_LS_CNIVX82        11  89.0   32   +32     270 R 
U_crtl/inp_source 
g1397/A                                                                +0     270   
g1397/Z                        HS65_LS_IVX213          5 226.5   29   +35     305 F 
g1390/A                                                                +1     306   
g1390/Z                        HS65_LS_IVX213         15 113.3   24   +27     333 R 
g1465/B                                                                +0     333   
g1465/Z                        HS65_LS_NAND2X7         1   9.6   55   +49     382 F 
g1119/A                                                                +0     382   
g1119/Z                        HS65_LS_NAND2X21        3  31.4   51   +54     437 R 
U_inter/linha[8][3] 
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16/A[5] 
    g359/A                                                             +0     437   
    g359/Z                     HS65_LS_IVX44           3  28.6   26   +37     474 F 
    g354/A                                                             +0     474   
    g354/Z                     HS65_LS_NOR2X25         2  12.4   40   +37     511 R 
    g313/A                                                             +0     511   
    g313/Z                     HS65_LS_OA12X27         1  17.5   31   +75     586 R 
    g297/A                                                             +0     586   
    g297/Z                     HS65_LS_NAND2X43        5  50.0   46   +48     634 F 
    g292/B                                                             +0     634   
    g292/Z                     HS65_LS_AOI12X12        1   7.8   50   +47     681 R 
    g289/B                                                             +0     681   
    g289/Z                     HS65_LS_XNOR2X18        1  12.6   33   +90     771 F 
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16/Z[6] 
  g293/A                                                               +0     771   
  g293/Z                       HS65_LS_IVX35           3  26.7   31   +34     805 R 
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16/B[6] 
    g402/B                                                             +0     805   
    g402/Z                     HS65_LS_NOR2X25         3  21.4   44   +32     836 F 
    g380/B                                                             +0     837   
    g380/Z                     HS65_LS_NOR2X19         2  15.2   50   +48     885 R 
    g367/A                                                             +0     885   
    g367/Z                     HS65_LS_AND2X27         1  14.9   28   +74     958 R 
    g347/A                                                             +0     958   
    g347/Z                     HS65_LS_NOR2X38         5  36.3   29   +34     993 F 
    g339/B                                                             +0     993   
    g339/Z                     HS65_LS_OAI12X12        1   7.7   46   +41    1033 R 
    g336/B                                                             +0    1034   
    g336/Z                     HS65_LS_XOR2X18         2  12.5   33   +89    1123 F 
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16/Z[9] 
  csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi/in_0[9] 
    g498/A0                                                            +0    1123   
    g498/S0                    HS65_LS_HA1X18          1  15.6   33  +114    1237 F 
    g488/A0                                                            +0    1237   
    g488/S0                    HS65_LS_FA1X27          2  21.7   40  +144    1381 F 
    g453/B                                                             +0    1382   
    g453/Z                     HS65_LS_NOR2X38         3  34.7   52   +49    1430 R 
    g420/B                                                             +0    1430   
    g420/Z                     HS65_LS_OAI12X24        3  31.6   52   +56    1486 F 
    g413/B                                                             +0    1486   
    g413/Z                     HS65_LS_AOI12X35        4  32.6   58   +55    1542 R 
    g406/B                                                             +0    1542   
    g406/Z                     HS65_LS_OAI12X18        1  11.2   35   +45    1587 F 
    g393/A                                                             +0    1587   
    g393/Z                     HS65_LS_NOR2X25         1  16.0   41   +45    1632 R 
    g380/B                                                             +0    1632   
    g380/Z                     HS65_LSS_XNOR2X24      11  40.0   67   +86    1718 F 
  csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi/out_0[14] 
U_inter/out_interpolation[0][8] 
clipping[0].U_clip/in_clip[8] 
  gte_446_34/A[8] 
    g180/B                                                             +0    1718   
    g180/Z                     HS65_LS_NOR2X25         1  11.8   41   +46    1764 R 
    g177/C                                                             +0    1764   
    g177/Z                     HS65_LS_OAI12X24        1  17.6   38   +50    1814 F 
  gte_446_34/Z 
  g40/A                                                                +0    1814   
  g40/Z                        HS65_LS_IVX53           8  31.3   27   +32    1846 R 
  g35/B                                                                +0    1846   
  g35/Z                        HS65_LS_NAND2AX7        1   3.7   32   +34    1880 F 
clipping[0].U_clip/out_clip[0] 
reg_out_clip_reg[0][0]/D  <<<  HS65_LS_DFPRQNX9                        +0    1880   
reg_out_clip_reg[0][0]/CP      setup                              0  +110    1990 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)             capture                                       2090 R 
                               adjustments                           -100    1990   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : reg_out_clip_reg[0][0]/D
