%!PS-Adobe-3.0
%%BoundingBox: (atend)
%%Pages: (atend)
%%PageOrder: (atend)
%%DocumentFonts: (atend)
%%Creator: Frame 4.0
%%DocumentData: Clean7Bit
%%EndComments
%%BeginProlog
%
% Frame ps_prolog 4.0, for use with Frame 4.0 products
% This ps_prolog file is Copyright (c) 1986-1993 Frame Technology
% Corporation.  All rights reserved.  This ps_prolog file may be
% freely copied and distributed in conjunction with documents created
% using FrameMaker, FrameBuilder and FrameViewer as long as this 
% copyright notice is preserved.
%
% Frame products normally print colors as their true color on a color printer
% or as shades of gray, based on luminance, on a black-and white printer. The
% following flag, if set to True, forces all non-white colors to print as pure
% black. This has no effect on bitmap images.
/FMPrintAllColorsAsBlack             false def
%
% Frame products can either set their own line screens or use a printer's 
% default settings. Three flags below control this separately for no 
% separations, spot separations and process separations. If a flag
% is true, then the default printer settings will not be changed. If it is
% false, Frame products will use their own settings from a table based on
% the printer's resolution.
/FMUseDefaultNoSeparationScreen      true  def
/FMUseDefaultSpotSeparationScreen    true  def
/FMUseDefaultProcessSeparationScreen false def
%
% For any given PostScript printer resolution, Frame products have two sets of 
% screen angles and frequencies for printing process separations, which are 
% recomended by Adobe. The following variable chooses the higher frequencies
% when set to true or the lower frequencies when set to false. This is only
% effective if the appropriate FMUseDefault...SeparationScreen flag is false.
/FMUseHighFrequencyScreens true def
%
% PostScript Level 2 printers contain an "Accurate Screens" feature which can
% improve process separation rendering at the expense of compute time. This 
% flag is ignored by PostScript Level 1 printers.
/FMUseAcccurateScreens true def
%
% The following PostScript procedure defines the spot function that Frame
% products will use for process separations. You may un-comment-out one of
% the alternative functions below, or use your own.
%
% Dot function
/FMSpotFunction {abs exch abs 2 copy add 1 gt 
		{1 sub dup mul exch 1 sub dup mul add 1 sub }
		{dup mul exch dup mul add 1 exch sub }ifelse } def
%
% Line function
% /FMSpotFunction { pop } def
%
% Elipse function
% /FMSpotFunction { dup 5 mul 8 div mul exch dup mul exch add 
%		sqrt 1 exch sub } def
%
%
/FMversion (4.0) def 
/FMLevel1 /languagelevel where {pop languagelevel} {1} ifelse 2 lt def
/FMPColor
	FMLevel1 {
		false
		/colorimage where {pop pop true} if
	} {
		true
	} ifelse
def
/FrameDict 400 dict def 
systemdict /errordict known not {/errordict 10 dict def
		errordict /rangecheck {stop} put} if
% The readline in PS 23.0 doesn't recognize cr's as nl's on AppleTalk
FrameDict /tmprangecheck errordict /rangecheck get put 
errordict /rangecheck {FrameDict /bug true put} put 
FrameDict /bug false put 
mark 
% Some PS machines read past the CR, so keep the following 3 lines together!
currentfile 5 string readline
00
0000000000
cleartomark 
errordict /rangecheck FrameDict /tmprangecheck get put 
FrameDict /bug get { 
	/readline {
		/gstring exch def
		/gfile exch def
		/gindex 0 def
		{
			gfile read pop 
			dup 10 eq {exit} if 
			dup 13 eq {exit} if 
			gstring exch gindex exch put 
			/gindex gindex 1 add def 
		} loop
		pop 
		gstring 0 gindex getinterval true 
		} bind def
	} if
/FMshowpage /showpage load def
/FMquit /quit load def
/FMFAILURE { 
	dup = flush 
	FMshowpage 
	/Helvetica findfont 12 scalefont setfont
	72 200 moveto
	show FMshowpage 
	FMquit 
	} def 
/FMVERSION {
	FMversion ne {
		(Frame product version does not match ps_prolog!) FMFAILURE
		} if
	} def 
/FMBADEPSF { 
	(PostScript Lang. Ref. Man., 2nd Ed., H.2.4 says EPS must not call X              )
	dup dup (X) search pop exch pop exch pop length 
	4 -1 roll 
	putinterval 
	FMFAILURE
	} def
/FMLOCAL {
	FrameDict begin
	0 def 
	end 
	} def 
/concatprocs
	{
	/proc2 exch cvlit def/proc1 exch cvlit def/newproc proc1 length proc2 length add array def
	newproc 0 proc1 putinterval newproc proc1 length proc2 putinterval newproc cvx
}def
FrameDict begin 
/FMnone 0 def
/FMcyan 1 def
/FMmagenta 2 def
/FMyellow 3 def
/FMblack 4 def
/FMcustom 5 def
/FrameNegative false def 
/FrameSepIs FMnone def 
/FrameSepBlack 0 def
/FrameSepYellow 0 def
/FrameSepMagenta 0 def
/FrameSepCyan 0 def
/FrameSepRed 1 def
/FrameSepGreen 1 def
/FrameSepBlue 1 def
/FrameCurGray 1 def
/FrameCurPat null def
/FrameCurColors [ 0 0 0 1 0 0 0 ] def 
/FrameColorEpsilon .001 def	
/eqepsilon {		
	sub dup 0 lt {neg} if
	FrameColorEpsilon le
} bind def
/FrameCmpColorsCMYK { 
	2 copy 0 get exch 0 get eqepsilon {
		2 copy 1 get exch 1 get eqepsilon {
			2 copy 2 get exch 2 get eqepsilon {
				3 get exch 3 get eqepsilon
			} {pop pop false} ifelse
		}{pop pop false} ifelse
	} {pop pop false} ifelse
} bind def
/FrameCmpColorsRGB { 
	2 copy 4 get exch 0 get eqepsilon {
		2 copy 5 get exch 1 get eqepsilon {
			6 get exch 2 get eqepsilon
		}{pop pop false} ifelse
	} {pop pop false} ifelse
} bind def
/RGBtoCMYK { 
	1 exch sub 
	3 1 roll 
	1 exch sub 
	3 1 roll 
	1 exch sub 
	3 1 roll 
	3 copy 
	2 copy 
	le { pop } { exch pop } ifelse 
	2 copy 
	le { pop } { exch pop } ifelse 
	dup dup dup 
	6 1 roll 
	4 1 roll 
	7 1 roll 
	sub 
	6 1 roll 
	sub 
	5 1 roll 
	sub 
	4 1 roll 
} bind def
/CMYKtoRGB { 
	dup dup 4 -1 roll add 						  
	5 1 roll 3 -1 roll add 						  
	4 1 roll add 								  
	1 exch sub dup 0 lt {pop 0} if 3 1 roll 	  
	1 exch sub dup 0 lt {pop 0} if exch 	      
	1 exch sub dup 0 lt {pop 0} if exch	  		  
} bind def
/FrameSepInit {
	1.0 RealSetgray
} bind def
/FrameSetSepColor { 
	/FrameSepBlue exch def
	/FrameSepGreen exch def
	/FrameSepRed exch def
	/FrameSepBlack exch def
	/FrameSepYellow exch def
	/FrameSepMagenta exch def
	/FrameSepCyan exch def
	/FrameSepIs FMcustom def
	setCurrentScreen	
} bind def
/FrameSetCyan {
	/FrameSepBlue 1.0 def
	/FrameSepGreen 1.0 def
	/FrameSepRed 0.0 def
	/FrameSepBlack 0.0 def
	/FrameSepYellow 0.0 def
	/FrameSepMagenta 0.0 def
	/FrameSepCyan 1.0 def
	/FrameSepIs FMcyan def
	setCurrentScreen	
} bind def
 
/FrameSetMagenta {
	/FrameSepBlue 1.0 def
	/FrameSepGreen 0.0 def
	/FrameSepRed 1.0 def
	/FrameSepBlack 0.0 def
	/FrameSepYellow 0.0 def
	/FrameSepMagenta 1.0 def
	/FrameSepCyan 0.0 def
	/FrameSepIs FMmagenta def
	setCurrentScreen
} bind def
 
/FrameSetYellow {
	/FrameSepBlue 0.0 def
	/FrameSepGreen 1.0 def
	/FrameSepRed 1.0 def
	/FrameSepBlack 0.0 def
	/FrameSepYellow 1.0 def
	/FrameSepMagenta 0.0 def
	/FrameSepCyan 0.0 def
	/FrameSepIs FMyellow def
	setCurrentScreen
} bind def
 
/FrameSetBlack {
	/FrameSepBlue 0.0 def
	/FrameSepGreen 0.0 def
	/FrameSepRed 0.0 def
	/FrameSepBlack 1.0 def
	/FrameSepYellow 0.0 def
	/FrameSepMagenta 0.0 def
	/FrameSepCyan 0.0 def
	/FrameSepIs FMblack def
	setCurrentScreen
} bind def
 
/FrameNoSep { 
	/FrameSepIs FMnone def
	setCurrentScreen
} bind def
/FrameSetSepColors { 
	FrameDict begin
	[ exch 1 add 1 roll ]
	/FrameSepColors  
	exch def end
	} bind def
/FrameColorInSepListCMYK { 
	FrameSepColors {  
       		exch dup 3 -1 roll 
       		FrameCmpColorsCMYK 
       		{ pop true exit } if
    	} forall 
	dup true ne {pop false} if
	} bind def
/FrameColorInSepListRGB { 
	FrameSepColors {  
       		exch dup 3 -1 roll 
       		FrameCmpColorsRGB 
       		{ pop true exit } if
    	} forall 
	dup true ne {pop false} if
	} bind def
/RealSetgray /setgray load def
/RealSetrgbcolor /setrgbcolor load def
/RealSethsbcolor /sethsbcolor load def
end 
/setgray { 
	FrameDict begin
	FrameSepIs FMnone eq
		{ RealSetgray } 
		{ 
		FrameSepIs FMblack eq 
			{ RealSetgray } 
			{ FrameSepIs FMcustom eq 
			  FrameSepRed 0 eq and
			  FrameSepGreen 0 eq and
			  FrameSepBlue 0 eq and {
			  	RealSetgray
			  } {
				1 RealSetgray pop 
			  } ifelse
			} ifelse
		} ifelse
	end
} bind def
/setrgbcolor { 
	FrameDict begin
	FrameSepIs FMnone eq
	{  RealSetrgbcolor }
	{
		3 copy [ 4 1 roll ] 
		FrameColorInSepListRGB
		{
				FrameSepBlue eq exch 
			 	FrameSepGreen eq and exch 
			 	FrameSepRed eq and
			 	{ 0 } { 1 } ifelse
		}
		{
			FMPColor {
				RealSetrgbcolor
				currentcmykcolor
			} {
				RGBtoCMYK
			} ifelse
			FrameSepIs FMblack eq
			{1.0 exch sub 4 1 roll pop pop pop} {
			FrameSepIs FMyellow eq
			{pop 1.0 exch sub 3 1 roll pop pop} {
			FrameSepIs FMmagenta eq
			{pop pop 1.0 exch sub exch pop } {
			FrameSepIs FMcyan eq
			{pop pop pop 1.0 exch sub } 
			{pop pop pop pop 1} ifelse } ifelse } ifelse } ifelse 
		} ifelse
		RealSetgray
	} 
	ifelse
	end
} bind def
/sethsbcolor {
	FrameDict begin
	FrameSepIs FMnone eq 
	{ RealSethsbcolor } 
	{
		RealSethsbcolor 
		currentrgbcolor  
		setrgbcolor 
	} 
	ifelse
	end
} bind def
FrameDict begin
/setcmykcolor where {
	pop /RealSetcmykcolor /setcmykcolor load def
} {
	/RealSetcmykcolor {
		4 1 roll
		3 { 3 index add 0 max 1 min 1 exch sub 3 1 roll} repeat 
		setrgbcolor pop
	} bind def
} ifelse
userdict /setcmykcolor { 
		FrameDict begin
		FrameSepIs FMnone eq
		{ RealSetcmykcolor } 
		{
			4 copy [ 5 1 roll ]
			FrameColorInSepListCMYK
			{
				FrameSepBlack eq exch 
				FrameSepYellow eq and exch 
				FrameSepMagenta eq and exch 
				FrameSepCyan eq and 
				{ 0 } { 1 } ifelse
			}
			{
				FrameSepIs FMblack eq
				{1.0 exch sub 4 1 roll pop pop pop} {
				FrameSepIs FMyellow eq
				{pop 1.0 exch sub 3 1 roll pop pop} {
				FrameSepIs FMmagenta eq
				{pop pop 1.0 exch sub exch pop } {
				FrameSepIs FMcyan eq
				{pop pop pop 1.0 exch sub } 
				{pop pop pop pop 1} ifelse } ifelse } ifelse } ifelse 
			} ifelse
			RealSetgray
		}
		ifelse
		end
	} bind put
FMLevel1 not { 
	
	/patProcDict 5 dict dup begin
		<0f1e3c78f0e1c387> { 3 setlinewidth -1 -1 moveto 9 9 lineto stroke 
											4 -4 moveto 12 4 lineto stroke
											-4 4 moveto 4 12 lineto stroke} bind def
		<0f87c3e1f0783c1e> { 3 setlinewidth -1 9 moveto 9 -1 lineto stroke 
											-4 4 moveto 4 -4 lineto stroke
											4 12 moveto 12 4 lineto stroke} bind def
		<8142241818244281> { 1 setlinewidth -1 9 moveto 9 -1 lineto stroke
											-1 -1 moveto 9 9 lineto stroke } bind def
		<03060c183060c081> { 1 setlinewidth -1 -1 moveto 9 9 lineto stroke 
											4 -4 moveto 12 4 lineto stroke
											-4 4 moveto 4 12 lineto stroke} bind def
		<8040201008040201> { 1 setlinewidth -1 9 moveto 9 -1 lineto stroke 
											-4 4 moveto 4 -4 lineto stroke
											4 12 moveto 12 4 lineto stroke} bind def
	end def
	/patDict 15 dict dup begin
		/PatternType 1 def		
		/PaintType 2 def		
		/TilingType 3 def		
		/BBox [ 0 0 8 8 ] def 	
		/XStep 8 def			
		/YStep 8 def			
		/PaintProc {
			begin
			patProcDict bstring known {
				patProcDict bstring get exec
			} {
				8 8 true [1 0 0 -1 0 8] bstring imagemask
			} ifelse
			end
		} bind def
	end def
} if
/combineColor {
    FrameSepIs FMnone eq
	{
		graymode FMLevel1 or not {
			
			[/Pattern [/DeviceCMYK]] setcolorspace
			FrameCurColors 0 4 getinterval aload pop FrameCurPat setcolor
		} {
			FrameCurColors 3 get 1.0 ge {
				FrameCurGray RealSetgray
			} {
				FMPColor graymode and {
					0 1 3 { 
						FrameCurColors exch get
						1 FrameCurGray sub mul
					} for
					RealSetcmykcolor
				} {
					4 1 6 {
						FrameCurColors exch get
						graymode {
							1 exch sub 1 FrameCurGray sub mul 1 exch sub
						} {
							1.0 lt {FrameCurGray} {1} ifelse
						} ifelse
					} for
					RealSetrgbcolor
				} ifelse
			} ifelse
		} ifelse
	} { 
		FrameCurColors 0 4 getinterval aload
		FrameColorInSepListCMYK {
			FrameSepBlack eq exch 
			FrameSepYellow eq and exch 
			FrameSepMagenta eq and exch 
			FrameSepCyan eq and
			FrameSepIs FMcustom eq and
			{ FrameCurGray } { 1 } ifelse
		} {
			FrameSepIs FMblack eq
			{FrameCurGray 1.0 exch sub mul 1.0 exch sub 4 1 roll pop pop pop} {
			FrameSepIs FMyellow eq
			{pop FrameCurGray 1.0 exch sub mul 1.0 exch sub 3 1 roll pop pop} {
			FrameSepIs FMmagenta eq
			{pop pop FrameCurGray 1.0 exch sub mul 1.0 exch sub exch pop } {
			FrameSepIs FMcyan eq
			{pop pop pop FrameCurGray 1.0 exch sub mul 1.0 exch sub } 
			{pop pop pop pop 1} ifelse } ifelse } ifelse } ifelse 
		} ifelse
		graymode FMLevel1 or not {
			
			[/Pattern [/DeviceGray]] setcolorspace
			FrameCurPat setcolor
		} { 
			graymode not FMLevel1 and {
				
				dup 1 lt {pop FrameCurGray} if
			} if
			RealSetgray
		} ifelse
	} ifelse
} bind def
/savematrix {
	orgmatrix currentmatrix pop
	} bind def
/restorematrix {
	orgmatrix setmatrix
	} bind def
/dmatrix matrix def
/dpi    72 0 dmatrix defaultmatrix dtransform
    dup mul exch   dup mul add   sqrt def
	
/freq dpi dup 72 div round dup 0 eq {pop 1} if 8 mul div def
/sangle 1 0 dmatrix defaultmatrix dtransform exch atan def
/dpiranges   [  2540    2400    1693     1270    1200     635      600      0      ] def
/CMLowFreqs  [ 100.402  94.8683 89.2289 100.402  94.8683  66.9349  63.2456 47.4342 ] def
/YLowFreqs   [  95.25   90.0    84.65    95.25   90.0     70.5556  66.6667 50.0    ] def
/KLowFreqs   [  89.8026 84.8528 79.8088  89.8026 84.8528  74.8355  70.7107 53.033  ] def
/CLowAngles  [  71.5651 71.5651 71.5651 71.5651  71.5651  71.5651  71.5651 71.5651 ] def
/MLowAngles  [  18.4349 18.4349 18.4349 18.4349  18.4349  18.4349  18.4349 18.4349 ] def
/YLowTDot    [  true    true    false    true    true     false    false   false   ] def
/CMHighFreqs [ 133.87  126.491 133.843  108.503 102.523  100.402   94.8683 63.2456 ] def
/YHighFreqs  [ 127.0   120.0   126.975  115.455 109.091   95.25    90.0    60.0    ] def
/KHighFreqs  [ 119.737 113.137 119.713  128.289 121.218   89.8026  84.8528 63.6395 ] def
/CHighAngles [  71.5651 71.5651 71.5651  70.0169 70.0169  71.5651  71.5651 71.5651 ] def
/MHighAngles [  18.4349 18.4349 18.4349  19.9831 19.9831  18.4349  18.4349 18.4349 ] def
/YHighTDot   [  false   false   true     false   false    true     true    false   ] def
/PatFreq     [	10.5833 10.0     9.4055  10.5833 10.0	  10.5833  10.0	   9.375   ] def
/screenIndex {
	0 1 dpiranges length 1 sub { dup dpiranges exch get 1 sub dpi le {exit} {pop} ifelse } for
} bind def
/getCyanScreen {
	FMUseHighFrequencyScreens { CHighAngles CMHighFreqs} {CLowAngles CMLowFreqs} ifelse
		screenIndex dup 3 1 roll get 3 1 roll get /FMSpotFunction load
} bind def
/getMagentaScreen {
	FMUseHighFrequencyScreens { MHighAngles CMHighFreqs } {MLowAngles CMLowFreqs} ifelse
		screenIndex dup 3 1 roll get 3 1 roll get /FMSpotFunction load
} bind def
/getYellowScreen {
	FMUseHighFrequencyScreens { YHighTDot YHighFreqs} { YLowTDot YLowFreqs } ifelse
		screenIndex dup 3 1 roll get 3 1 roll get { 3 div
			{2 { 1 add 2 div 3 mul dup floor sub 2 mul 1 sub exch} repeat
			FMSpotFunction } } {/FMSpotFunction load } ifelse
			0.0 exch
} bind def
/getBlackScreen  {
	FMUseHighFrequencyScreens { KHighFreqs } { KLowFreqs } ifelse
		screenIndex get 45.0 /FMSpotFunction load 
} bind def
/getSpotScreen {
	getBlackScreen
} bind def
/getCompositeScreen {
	getBlackScreen
} bind def
/FMSetScreen 
	FMLevel1 { /setscreen load 
	}{ {
		8 dict begin
		/HalftoneType 1 def
		/SpotFunction exch def
		/Angle exch def
		/Frequency exch def
		/AccurateScreens FMUseAcccurateScreens def
		currentdict end sethalftone
	} bind } ifelse
def
/setDefaultScreen {
	FMPColor {
		orgrxfer cvx orggxfer cvx orgbxfer cvx orgxfer cvx setcolortransfer
	}
	{
		orgxfer cvx settransfer
	} ifelse
	orgfreq organgle orgproc cvx setscreen
} bind def
/setCurrentScreen {
	FrameSepIs FMnone eq {
		FMUseDefaultNoSeparationScreen {
			setDefaultScreen
		} {
			getCompositeScreen FMSetScreen
		} ifelse
	} {
		FrameSepIs FMcustom eq {
			FMUseDefaultSpotSeparationScreen {
				setDefaultScreen
			} {
				getSpotScreen FMSetScreen
			} ifelse
		} {
			FMUseDefaultProcessSeparationScreen {
				setDefaultScreen
			} {
				FrameSepIs FMcyan eq {
					getCyanScreen FMSetScreen
				} {
					FrameSepIs FMmagenta eq {
						getMagentaScreen FMSetScreen
					} {
						FrameSepIs FMyellow eq {
							getYellowScreen FMSetScreen
						} {
							getBlackScreen FMSetScreen
						} ifelse
					} ifelse
				} ifelse
			} ifelse
		} ifelse
	} ifelse 
} bind def
end
	/gstring FMLOCAL
	/gfile FMLOCAL
	/gindex FMLOCAL
	/orgrxfer FMLOCAL
	/orggxfer FMLOCAL
	/orgbxfer FMLOCAL
	/orgxfer FMLOCAL
	/orgproc FMLOCAL
	/orgrproc FMLOCAL
	/orggproc FMLOCAL
	/orgbproc FMLOCAL
	/organgle FMLOCAL
	/orgrangle FMLOCAL
	/orggangle FMLOCAL
	/orgbangle FMLOCAL
	/orgfreq FMLOCAL
	/orgrfreq FMLOCAL
	/orggfreq FMLOCAL
	/orgbfreq FMLOCAL
	/yscale FMLOCAL
	/xscale FMLOCAL
	/edown FMLOCAL
	/manualfeed FMLOCAL
	/paperheight FMLOCAL
	/paperwidth FMLOCAL
/FMDOCUMENT { 
	array /FMfonts exch def 
	/#copies exch def
	FrameDict begin
	0 ne /manualfeed exch def
	/paperheight exch def
	/paperwidth exch def
	0 ne /FrameNegative exch def 
	0 ne /edown exch def 
	/yscale exch def
	/xscale exch def
	FMLevel1 {
		manualfeed {setmanualfeed} if
		/FMdicttop countdictstack 1 add def 
		/FMoptop count def 
		setpapername 
		manualfeed {true} {papersize} ifelse 
		{manualpapersize} {false} ifelse 
		{desperatepapersize} {false} ifelse 
		{ (Can't select requested paper size for Frame print job!) FMFAILURE } if
		count -1 FMoptop {pop pop} for
		countdictstack -1 FMdicttop {pop end} for 
		}
		{{1 dict dup /PageSize [paperwidth paperheight]put setpagedevice}stopped
		{ (Can't select requested paper size for Frame print job!) FMFAILURE } if
		 {1 dict dup /ManualFeed manualfeed put setpagedevice } stopped pop }
	ifelse 
	
	FMPColor {
		currentcolorscreen
			cvlit /orgproc exch def
				  /organgle exch def 
				  /orgfreq exch def
			cvlit /orgbproc exch def
				  /orgbangle exch def 
				  /orgbfreq exch def
			cvlit /orggproc exch def
				  /orggangle exch def 
				  /orggfreq exch def
			cvlit /orgrproc exch def
				  /orgrangle exch def 
				  /orgrfreq exch def
			currentcolortransfer 
			FrameNegative {
				1 1 4 { 
					pop { 1 exch sub } concatprocs 4 1 roll
				} for
				4 copy
				setcolortransfer
			} if
			cvlit /orgxfer exch def
			cvlit /orgbxfer exch def
			cvlit /orggxfer exch def
			cvlit /orgrxfer exch def
	} {
		currentscreen 
			cvlit /orgproc exch def
				  /organgle exch def 
				  /orgfreq exch def
				  
		currenttransfer 
		FrameNegative {
			{ 1 exch sub } concatprocs
			dup settransfer
		} if 
		cvlit /orgxfer exch def
	} ifelse
	end 
} def 
/pagesave FMLOCAL
/orgmatrix FMLOCAL
/landscape FMLOCAL
/pwid FMLOCAL
/FMBEGINPAGE { 
	FrameDict begin 
	/pagesave save def
	3.86 setmiterlimit
	/landscape exch 0 ne def
	landscape { 
		90 rotate 0 exch dup /pwid exch def neg translate pop 
	}{
		pop /pwid exch def
	} ifelse
	edown { [-1 0 0 1 pwid 0] concat } if
	0 0 moveto paperwidth 0 lineto paperwidth paperheight lineto 
	0 paperheight lineto 0 0 lineto 1 setgray fill
	xscale yscale scale
	/orgmatrix matrix def
	gsave 
} def 
/FMENDPAGE {
	grestore 
	pagesave restore
	end 
	showpage
	} def 
/FMFONTDEFINE { 
	FrameDict begin
	findfont 
	ReEncode 
	1 index exch 
	definefont 
	FMfonts 3 1 roll 
	put
	end 
	} def 
/FMFILLS {
	FrameDict begin dup
	array /fillvals exch def
	dict /patCache exch def
	end 
	} def 
/FMFILL {
	FrameDict begin
	 fillvals 3 1 roll put
	end 
	} def 
/FMNORMALIZEGRAPHICS { 
	newpath
	0.0 0.0 moveto
	1 setlinewidth
	0 setlinecap
	0 0 0 sethsbcolor
	0 setgray 
	} bind def
	/fx FMLOCAL
	/fy FMLOCAL
	/fh FMLOCAL
	/fw FMLOCAL
	/llx FMLOCAL
	/lly FMLOCAL
	/urx FMLOCAL
	/ury FMLOCAL
/FMBEGINEPSF { 
	end 
	/FMEPSF save def 
	/showpage {} def 
% See Adobe's "PostScript Language Reference Manual, 2nd Edition", page 714.
% "...the following operators MUST NOT be used in an EPS file:" (emphasis ours)
	/banddevice {(banddevice) FMBADEPSF} def
	/clear {(clear) FMBADEPSF} def
	/cleardictstack {(cleardictstack) FMBADEPSF} def 
	/copypage {(copypage) FMBADEPSF} def
	/erasepage {(erasepage) FMBADEPSF} def
	/exitserver {(exitserver) FMBADEPSF} def
	/framedevice {(framedevice) FMBADEPSF} def
	/grestoreall {(grestoreall) FMBADEPSF} def
	/initclip {(initclip) FMBADEPSF} def
	/initgraphics {(initgraphics) FMBADEPSF} def
	/initmatrix {(initmatrix) FMBADEPSF} def
	/quit {(quit) FMBADEPSF} def
	/renderbands {(renderbands) FMBADEPSF} def
	/setglobal {(setglobal) FMBADEPSF} def
	/setpagedevice {(setpagedevice) FMBADEPSF} def
	/setshared {(setshared) FMBADEPSF} def
	/startjob {(startjob) FMBADEPSF} def
	/lettertray {(lettertray) FMBADEPSF} def
	/letter {(letter) FMBADEPSF} def
	/lettersmall {(lettersmall) FMBADEPSF} def
	/11x17tray {(11x17tray) FMBADEPSF} def
	/11x17 {(11x17) FMBADEPSF} def
	/ledgertray {(ledgertray) FMBADEPSF} def
	/ledger {(ledger) FMBADEPSF} def
	/legaltray {(legaltray) FMBADEPSF} def
	/legal {(legal) FMBADEPSF} def
	/statementtray {(statementtray) FMBADEPSF} def
	/statement {(statement) FMBADEPSF} def
	/executivetray {(executivetray) FMBADEPSF} def
	/executive {(executive) FMBADEPSF} def
	/a3tray {(a3tray) FMBADEPSF} def
	/a3 {(a3) FMBADEPSF} def
	/a4tray {(a4tray) FMBADEPSF} def
	/a4 {(a4) FMBADEPSF} def
	/a4small {(a4small) FMBADEPSF} def
	/b4tray {(b4tray) FMBADEPSF} def
	/b4 {(b4) FMBADEPSF} def
	/b5tray {(b5tray) FMBADEPSF} def
	/b5 {(b5) FMBADEPSF} def
	FMNORMALIZEGRAPHICS 
	[/fy /fx /fh /fw /ury /urx /lly /llx] {exch def} forall 
	fx fw 2 div add fy fh 2 div add  translate
	rotate
	fw 2 div neg fh 2 div neg translate
	fw urx llx sub div fh ury lly sub div scale 
	llx neg lly neg translate 
	/FMdicttop countdictstack 1 add def 
	/FMoptop count def 
	} bind def
/FMENDEPSF {
	count -1 FMoptop {pop pop} for 
	countdictstack -1 FMdicttop {pop end} for 
	FMEPSF restore
	FrameDict begin 
	} bind def
FrameDict begin 
/setmanualfeed {
%%BeginFeature *ManualFeed True
	 statusdict /manualfeed true put
%%EndFeature
	} bind def
/max {2 copy lt {exch} if pop} bind def
/min {2 copy gt {exch} if pop} bind def
/inch {72 mul} def
/pagedimen { 
	paperheight sub abs 16 lt exch 
	paperwidth sub abs 16 lt and
	{/papername exch def} {pop} ifelse
	} bind def
	/papersizedict FMLOCAL
/setpapername { 
	/papersizedict 14 dict def 
	papersizedict begin
	/papername /unknown def 
		/Letter 8.5 inch 11.0 inch pagedimen
		/LetterSmall 7.68 inch 10.16 inch pagedimen
		/Tabloid 11.0 inch 17.0 inch pagedimen
		/Ledger 17.0 inch 11.0 inch pagedimen
		/Legal 8.5 inch 14.0 inch pagedimen
		/Statement 5.5 inch 8.5 inch pagedimen
		/Executive 7.5 inch 10.0 inch pagedimen
		/A3 11.69 inch 16.5 inch pagedimen
		/A4 8.26 inch 11.69 inch pagedimen
		/A4Small 7.47 inch 10.85 inch pagedimen
		/B4 10.125 inch 14.33 inch pagedimen
		/B5 7.16 inch 10.125 inch pagedimen
	end
	} bind def
/papersize {
	papersizedict begin
		/Letter {lettertray letter} def
		/LetterSmall {lettertray lettersmall} def
		/Tabloid {11x17tray 11x17} def
		/Ledger {ledgertray ledger} def
		/Legal {legaltray legal} def
		/Statement {statementtray statement} def
		/Executive {executivetray executive} def
		/A3 {a3tray a3} def
		/A4 {a4tray a4} def
		/A4Small {a4tray a4small} def
		/B4 {b4tray b4} def
		/B5 {b5tray b5} def
		/unknown {unknown} def
	papersizedict dup papername known {papername} {/unknown} ifelse get
	end
	statusdict begin stopped end 
	} bind def
/manualpapersize {
	papersizedict begin
		/Letter {letter} def
		/LetterSmall {lettersmall} def
		/Tabloid {11x17} def
		/Ledger {ledger} def
		/Legal {legal} def
		/Statement {statement} def
		/Executive {executive} def
		/A3 {a3} def
		/A4 {a4} def
		/A4Small {a4small} def
		/B4 {b4} def
		/B5 {b5} def
		/unknown {unknown} def
	papersizedict dup papername known {papername} {/unknown} ifelse get
	end
	stopped 
	} bind def
/desperatepapersize {
	statusdict /setpageparams known
		{
		paperwidth paperheight 0 1 
		statusdict begin
		{setpageparams} stopped 
		end
		} {true} ifelse 
	} bind def
/DiacriticEncoding [
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/.notdef /.notdef /.notdef /.notdef /space /exclam /quotedbl
/numbersign /dollar /percent /ampersand /quotesingle /parenleft
/parenright /asterisk /plus /comma /hyphen /period /slash /zero /one
/two /three /four /five /six /seven /eight /nine /colon /semicolon
/less /equal /greater /question /at /A /B /C /D /E /F /G /H /I /J /K
/L /M /N /O /P /Q /R /S /T /U /V /W /X /Y /Z /bracketleft /backslash
/bracketright /asciicircum /underscore /grave /a /b /c /d /e /f /g /h
/i /j /k /l /m /n /o /p /q /r /s /t /u /v /w /x /y /z /braceleft /bar
/braceright /asciitilde /.notdef /Adieresis /Aring /Ccedilla /Eacute
/Ntilde /Odieresis /Udieresis /aacute /agrave /acircumflex /adieresis
/atilde /aring /ccedilla /eacute /egrave /ecircumflex /edieresis
/iacute /igrave /icircumflex /idieresis /ntilde /oacute /ograve
/ocircumflex /odieresis /otilde /uacute /ugrave /ucircumflex
/udieresis /dagger /.notdef /cent /sterling /section /bullet
/paragraph /germandbls /registered /copyright /trademark /acute
/dieresis /.notdef /AE /Oslash /.notdef /.notdef /.notdef /.notdef
/yen /.notdef /.notdef /.notdef /.notdef /.notdef /.notdef
/ordfeminine /ordmasculine /.notdef /ae /oslash /questiondown
/exclamdown /logicalnot /.notdef /florin /.notdef /.notdef
/guillemotleft /guillemotright /ellipsis /.notdef /Agrave /Atilde
/Otilde /OE /oe /endash /emdash /quotedblleft /quotedblright
/quoteleft /quoteright /.notdef /.notdef /ydieresis /Ydieresis
/fraction /currency /guilsinglleft /guilsinglright /fi /fl /daggerdbl
/periodcentered /quotesinglbase /quotedblbase /perthousand
/Acircumflex /Ecircumflex /Aacute /Edieresis /Egrave /Iacute
/Icircumflex /Idieresis /Igrave /Oacute /Ocircumflex /.notdef /Ograve
/Uacute /Ucircumflex /Ugrave /dotlessi /circumflex /tilde /macron
/breve /dotaccent /ring /cedilla /hungarumlaut /ogonek /caron
] def
/ReEncode { 
	dup 
	length 
	dict begin 
	{
	1 index /FID ne 
		{def} 
		{pop pop} ifelse 
	} forall 
	0 eq {/Encoding DiacriticEncoding def} if 
	currentdict 
	end 
	} bind def
FMPColor 
	
	{
	/BEGINBITMAPCOLOR { 
		BITMAPCOLOR} def
	/BEGINBITMAPCOLORc { 
		BITMAPCOLORc} def
	/BEGINBITMAPTRUECOLOR { 
		BITMAPTRUECOLOR } def
	/BEGINBITMAPTRUECOLORc { 
		BITMAPTRUECOLORc } def
	}
	
	{
	/BEGINBITMAPCOLOR { 
		BITMAPGRAY} def
	/BEGINBITMAPCOLORc { 
		BITMAPGRAYc} def
	/BEGINBITMAPTRUECOLOR { 
		BITMAPTRUEGRAY } def
	/BEGINBITMAPTRUECOLORc { 
		BITMAPTRUEGRAYc } def
	}
ifelse
/K { 
	FMPrintAllColorsAsBlack {
		dup 1 eq 2 index 1 eq and 3 index 1 eq and not
			{7 {pop} repeat 0 0 0 1 0 0 0} if
	} if 
	FrameCurColors astore 
	pop combineColor
} bind def
/graymode true def
	/bwidth FMLOCAL
	/bpside FMLOCAL
	/bstring FMLOCAL
	/onbits FMLOCAL
	/offbits FMLOCAL
	/xindex FMLOCAL
	/yindex FMLOCAL
	/x FMLOCAL
	/y FMLOCAL
/setPatternMode {
	FMLevel1 {
		/bwidth  exch def
		/bpside  exch def
		/bstring exch def
		/onbits 0 def  /offbits 0 def
		freq sangle landscape {90 add} if 
			{/y exch def
			 /x exch def
			 /xindex x 1 add 2 div bpside mul cvi def
			 /yindex y 1 add 2 div bpside mul cvi def
			 bstring yindex bwidth mul xindex 8 idiv add get
			 1 7 xindex 8 mod sub bitshift and 0 ne FrameNegative {not} if
			 {/onbits  onbits  1 add def 1}
			 {/offbits offbits 1 add def 0}
			 ifelse
			}
			setscreen
		offbits offbits onbits add div FrameNegative {1.0 exch sub} if
		/FrameCurGray exch def
	} { 
		pop pop
		dup patCache exch known {
			patCache exch get
		} { 
			dup
			patDict /bstring 3 -1 roll put
			patDict 
			9 PatFreq screenIndex get div dup matrix scale
			makepattern
			dup 
			patCache 4 -1 roll 3 -1 roll put
		} ifelse
		/FrameCurGray 0 def
		/FrameCurPat exch def
	} ifelse
	/graymode false def
	combineColor
} bind def
/setGrayScaleMode {
	graymode not {
		/graymode true def
		FMLevel1 {
			setCurrentScreen
		} if
	} if
	/FrameCurGray exch def
	combineColor
} bind def
/normalize {
	transform round exch round exch itransform
	} bind def
/dnormalize {
	dtransform round exch round exch idtransform
	} bind def
/lnormalize { 
	0 dtransform exch cvi 2 idiv 2 mul 1 add exch idtransform pop
	} bind def
/H { 
	lnormalize setlinewidth
	} bind def
/Z {
	setlinecap
	} bind def
	
/PFill {
	graymode FMLevel1 or not {
		gsave 1 setgray eofill grestore
	} if
} bind def
/PStroke {
	graymode FMLevel1 or not {
		gsave 1 setgray stroke grestore
	} if
	stroke
} bind def
	/fillvals FMLOCAL
/X { 
	fillvals exch get
	dup type /stringtype eq
	{8 1 setPatternMode} 
	{setGrayScaleMode}
	ifelse
	} bind def
/V { 
	PFill gsave eofill grestore
	} bind def
/Vclip {
	clip
	} bind def
/Vstrk {
	currentlinewidth exch setlinewidth PStroke setlinewidth
	} bind def
/N { 
	PStroke
	} bind def
/Nclip {
	strokepath clip newpath
	} bind def
/Nstrk {
	currentlinewidth exch setlinewidth PStroke setlinewidth
	} bind def
/M {newpath moveto} bind def
/E {lineto} bind def
/D {curveto} bind def
/O {closepath} bind def
	/n FMLOCAL
/L { 
 	/n exch def
	newpath
	normalize
	moveto 
	2 1 n {pop normalize lineto} for
	} bind def
/Y { 
	L 
	closepath
	} bind def
	/x1 FMLOCAL
	/x2 FMLOCAL
	/y1 FMLOCAL
	/y2 FMLOCAL
/R { 
	/y2 exch def
	/x2 exch def
	/y1 exch def
	/x1 exch def
	x1 y1
	x2 y1
	x2 y2
	x1 y2
	4 Y 
	} bind def
	/rad FMLOCAL
/rarc 
	{rad 
	 arcto
	} bind def
/RR { 
	/rad exch def
	normalize
	/y2 exch def
	/x2 exch def
	normalize
	/y1 exch def
	/x1 exch def
	mark
	newpath
	{
	x1 y1 rad add moveto
	x1 y2 x2 y2 rarc
	x2 y2 x2 y1 rarc
	x2 y1 x1 y1 rarc
	x1 y1 x1 y2 rarc
	closepath
	} stopped {x1 y1 x2 y2 R} if 
	cleartomark
	} bind def
/RRR { 
	/rad exch def
	normalize /y4 exch def /x4 exch def
	normalize /y3 exch def /x3 exch def
	normalize /y2 exch def /x2 exch def
	normalize /y1 exch def /x1 exch def
	newpath
	normalize moveto 
	mark
	{
	x2 y2 x3 y3 rarc
	x3 y3 x4 y4 rarc
	x4 y4 x1 y1 rarc
	x1 y1 x2 y2 rarc
	closepath
	} stopped
	 {x1 y1 x2 y2 x3 y3 x4 y4 newpath moveto lineto lineto lineto closepath} if
	cleartomark
	} bind def
/C { 
	grestore
	gsave
	R 
	clip
	setCurrentScreen
} bind def
/CP { 
	grestore
	gsave
	Y 
	clip
	setCurrentScreen
} bind def
	/FMpointsize FMLOCAL
/F { 
	FMfonts exch get
	FMpointsize scalefont
	setfont
	} bind def
/Q { 
	/FMpointsize exch def
	F 
	} bind def
/T { 
	moveto show
	} bind def
/RF { 
	rotate
	0 ne {-1 1 scale} if
	} bind def
/TF { 
	gsave
	moveto 
	RF
	show
	grestore
	} bind def
/P { 
	moveto
	0 32 3 2 roll widthshow
	} bind def
/PF { 
	gsave
	moveto 
	RF
	0 32 3 2 roll widthshow
	grestore
	} bind def
/S { 
	moveto
	0 exch ashow
	} bind def
/SF { 
	gsave
	moveto
	RF
	0 exch ashow
	grestore
	} bind def
/B { 
	moveto
	0 32 4 2 roll 0 exch awidthshow
	} bind def
/BF { 
	gsave
	moveto
	RF
	0 32 4 2 roll 0 exch awidthshow
	grestore
	} bind def
/G { 
	gsave
	newpath
	normalize translate 0.0 0.0 moveto 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath 
	PFill fill
	grestore
	} bind def
/Gstrk {
	savematrix
    newpath
    2 index 2 div add exch 3 index 2 div sub exch 
    normalize 2 index 2 div sub exch 3 index 2 div add exch 
    translate
    scale 
    0.0 0.0 1.0 5 3 roll arc 
    restorematrix
    currentlinewidth exch setlinewidth PStroke setlinewidth
    } bind def
/Gclip { 
	newpath
	savematrix
	normalize translate 0.0 0.0 moveto 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath 
	clip newpath
	restorematrix
	} bind def
/GG { 
	gsave
	newpath
	normalize translate 0.0 0.0 moveto 
	rotate 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath
	PFill
	fill
	grestore
	} bind def
/GGclip { 
	savematrix
	newpath
    normalize translate 0.0 0.0 moveto 
    rotate 
    dnormalize scale 
    0.0 0.0 1.0 5 3 roll arc 
    closepath
	clip newpath
	restorematrix
	} bind def
/GGstrk { 
	savematrix
    newpath
    normalize translate 0.0 0.0 moveto 
    rotate 
    dnormalize scale 
    0.0 0.0 1.0 5 3 roll arc 
    closepath 
	restorematrix
    currentlinewidth exch setlinewidth PStroke setlinewidth
	} bind def
/A { 
	gsave
	savematrix
	newpath
	2 index 2 div add exch 3 index 2 div sub exch 
	normalize 2 index 2 div sub exch 3 index 2 div add exch 
	translate 
	scale 
	0.0 0.0 1.0 5 3 roll arc 
	restorematrix
	PStroke
	grestore
	} bind def
/Aclip {
	newpath
	savematrix
	normalize translate 0.0 0.0 moveto 
	dnormalize scale 
	0.0 0.0 1.0 5 3 roll arc 
	closepath 
	strokepath clip newpath
	restorematrix
} bind def
/Astrk {
	Gstrk
} bind def
/AA { 
	gsave
	savematrix
	newpath
	
	3 index 2 div add exch 4 index 2 div sub exch 
	
	normalize 3 index 2 div sub exch 4 index 2 div add exch
	translate 
	rotate 
	scale 
	0.0 0.0 1.0 5 3 roll arc 
	restorematrix
	PStroke
	grestore
	} bind def
/AAclip {
	savematrix
	newpath
    normalize translate 0.0 0.0 moveto 
    rotate 
    dnormalize scale 
    0.0 0.0 1.0 5 3 roll arc 
    closepath
	strokepath clip newpath
	restorematrix
} bind def
/AAstrk {
	GGstrk
} bind def
	/x FMLOCAL
	/y FMLOCAL
	/w FMLOCAL
	/h FMLOCAL
	/xx FMLOCAL
	/yy FMLOCAL
	/ww FMLOCAL
	/hh FMLOCAL
	/FMsaveobject FMLOCAL
	/FMoptop FMLOCAL
	/FMdicttop FMLOCAL
/BEGINPRINTCODE { 
	/FMdicttop countdictstack 1 add def 
	/FMoptop count 7 sub def 
	/FMsaveobject save def
	userdict begin 
	/showpage {} def 
	FMNORMALIZEGRAPHICS 
	3 index neg 3 index neg translate
	} bind def
/ENDPRINTCODE {
	count -1 FMoptop {pop pop} for 
	countdictstack -1 FMdicttop {pop end} for 
	FMsaveobject restore 
	} bind def
/gn { 
	0 
	{	46 mul 
		cf read pop 
		32 sub 
		dup 46 lt {exit} if 
		46 sub add 
		} loop
	add 
	} bind def
	/str FMLOCAL
/cfs { 
	/str sl string def 
	0 1 sl 1 sub {str exch val put} for 
	str def 
	} bind def
/ic [ 
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0223
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0223
	0
	{0 hx} {1 hx} {2 hx} {3 hx} {4 hx} {5 hx} {6 hx} {7 hx} {8 hx} {9 hx}
	{10 hx} {11 hx} {12 hx} {13 hx} {14 hx} {15 hx} {16 hx} {17 hx} {18 hx}
	{19 hx} {gn hx} {0} {1} {2} {3} {4} {5} {6} {7} {8} {9} {10} {11} {12}
	{13} {14} {15} {16} {17} {18} {19} {gn} {0 wh} {1 wh} {2 wh} {3 wh}
	{4 wh} {5 wh} {6 wh} {7 wh} {8 wh} {9 wh} {10 wh} {11 wh} {12 wh}
	{13 wh} {14 wh} {gn wh} {0 bl} {1 bl} {2 bl} {3 bl} {4 bl} {5 bl} {6 bl}
	{7 bl} {8 bl} {9 bl} {10 bl} {11 bl} {12 bl} {13 bl} {14 bl} {gn bl}
	{0 fl} {1 fl} {2 fl} {3 fl} {4 fl} {5 fl} {6 fl} {7 fl} {8 fl} {9 fl}
	{10 fl} {11 fl} {12 fl} {13 fl} {14 fl} {gn fl}
	] def
	/sl FMLOCAL
	/val FMLOCAL
	/ws FMLOCAL
	/im FMLOCAL
	/bs FMLOCAL
	/cs FMLOCAL
	/len FMLOCAL
	/pos FMLOCAL
/ms { 
	/sl exch def 
	/val 255 def 
	/ws cfs 
	/im cfs 
	/val 0 def 
	/bs cfs 
	/cs cfs 
	} bind def
400 ms 
/ip { 
	is 
	0 
	cf cs readline pop 
	{	ic exch get exec 
		add 
		} forall 
	pop 
	
	} bind def
/rip { 
	   
	  
	  bis ris copy pop 
      is
      0
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
	  pop pop 
	  ris gis copy pop 
	  dup is exch 
	  
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
	  pop pop
	  gis bis copy pop 
	  dup add is exch 
	  
      cf cs readline pop 
      {       ic exch get exec 
              add 
              } forall 
      pop 
      
      } bind def
/wh { 
	/len exch def 
	/pos exch def 
	ws 0 len getinterval im pos len getinterval copy pop
	pos len 
	} bind def
/bl { 
	/len exch def 
	/pos exch def 
	bs 0 len getinterval im pos len getinterval copy pop
	pos len 
	} bind def
/s1 1 string def
/fl { 
	/len exch def 
	/pos exch def 
	/val cf s1 readhexstring pop 0 get def
	pos 1 pos len add 1 sub {im exch val put} for
	pos len 
	} bind def
/hx { 
	3 copy getinterval 
	cf exch readhexstring pop pop 
	} bind def
	/h FMLOCAL
	/w FMLOCAL
	/d FMLOCAL
	/lb FMLOCAL
	/bitmapsave FMLOCAL
	/is FMLOCAL
	/cf FMLOCAL
/wbytes { 
      dup dup
      24 eq { pop pop 3 mul }
      { 8 eq {pop} {1 eq {7 add 8 idiv} {3 add 4 idiv} ifelse} ifelse } ifelse
	} bind def
/BEGINBITMAPBWc { 
	1 {} COMMONBITMAPc
	} bind def
/BEGINBITMAPGRAYc { 
	8 {} COMMONBITMAPc
	} bind def
/BEGINBITMAP2BITc { 
	2 {} COMMONBITMAPc
	} bind def
/COMMONBITMAPc { 
		 
	/r exch def
	/d exch def
	gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/h exch def /w exch def
	/lb w d wbytes def 
	sl lb lt {lb ms} if 
	/bitmapsave save def 
	r                    
	/is im 0 lb getinterval def 
	ws 0 lb getinterval is copy pop 
	/cf currentfile def 
	w h d [w 0 0 h neg 0 h] 
	{ip} image 
	bitmapsave restore 
	grestore
	} bind def
/BEGINBITMAPBW { 
	1 {} COMMONBITMAP
	} bind def
/BEGINBITMAPGRAY { 
	8 {} COMMONBITMAP
	} bind def
/BEGINBITMAP2BIT { 
	2 {} COMMONBITMAP
	} bind def
/COMMONBITMAP { 
	/r exch def
	/d exch def
	gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/h exch def /w exch def
	/bitmapsave save def 
	r                    
	/is w d wbytes string def
	/cf currentfile def 
	w h d [w 0 0 h neg 0 h] 
	{cf is readhexstring pop} image
	bitmapsave restore 
	grestore
	} bind def
/ngrayt 256 array def
/nredt 256 array def
/nbluet 256 array def
/ngreent 256 array def
	/gryt FMLOCAL
	/blut FMLOCAL
	/grnt FMLOCAL
	/redt FMLOCAL
	/indx FMLOCAL
	/cynu FMLOCAL
	/magu FMLOCAL
	/yelu FMLOCAL
	/k FMLOCAL
	/u FMLOCAL
FMLevel1 {
/colorsetup {
	currentcolortransfer
	/gryt exch def
	/blut exch def
	/grnt exch def
	/redt exch def
	0 1 255 {
		/indx exch def
		/cynu 1 red indx get 255 div sub def
		/magu 1 green indx get 255 div sub def
		/yelu 1 blue indx get 255 div sub def
		/k cynu magu min yelu min def
		/u k currentundercolorremoval exec def
%		/u 0 def
		nredt indx 1 0 cynu u sub max sub redt exec put
		ngreent indx 1 0 magu u sub max sub grnt exec put
		nbluet indx 1 0 yelu u sub max sub blut exec put
		ngrayt indx 1 k currentblackgeneration exec sub gryt exec put
	} for
	{255 mul cvi nredt exch get}
	{255 mul cvi ngreent exch get}
	{255 mul cvi nbluet exch get}
	{255 mul cvi ngrayt exch get}
	setcolortransfer
	{pop 0} setundercolorremoval
	{} setblackgeneration
	} bind def
}
{
/colorSetup2 {
	[ /Indexed /DeviceRGB 255 
		{dup red exch get 255 div 
		 exch dup green exch get 255 div 
		 exch blue exch get 255 div}
	] setcolorspace
} bind def
} ifelse
	/tran FMLOCAL
/fakecolorsetup {
	/tran 256 string def
	0 1 255 {/indx exch def 
		tran indx
		red indx get 77 mul
		green indx get 151 mul
		blue indx get 28 mul
		add add 256 idiv put} for
	currenttransfer
	{255 mul cvi tran exch get 255.0 div}
	exch concatprocs settransfer
} bind def
/BITMAPCOLOR { 
	/d 8 def
	gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/h exch def /w exch def
	/bitmapsave save def
	FMLevel1 {	
		colorsetup
		/is w d wbytes string def
		/cf currentfile def 
		w h d [w 0 0 h neg 0 h] 
		{cf is readhexstring pop} {is} {is} true 3 colorimage 
	} {
		colorSetup2
		/is w d wbytes string def
		/cf currentfile def 
		7 dict dup begin
			/ImageType 1 def
			/Width w def
			/Height h def
			/ImageMatrix [w 0 0 h neg 0 h] def
			/DataSource {cf is readhexstring pop} bind def
			/BitsPerComponent d def
			/Decode [0 255] def
		end image	
	} ifelse
	bitmapsave restore 
	grestore
	} bind def
/BITMAPCOLORc { 
	/d 8 def
	gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/h exch def /w exch def
	/lb w d wbytes def 
	sl lb lt {lb ms} if 
	/bitmapsave save def 
	FMLevel1 {	
		colorsetup
		/is im 0 lb getinterval def 
		ws 0 lb getinterval is copy pop 
		/cf currentfile def 
		w h d [w 0 0 h neg 0 h] 
		{ip} {is} {is} true 3 colorimage
	} {
		colorSetup2
		/is im 0 lb getinterval def 
		ws 0 lb getinterval is copy pop 
		/cf currentfile def 
		7 dict dup begin
			/ImageType 1 def
			/Width w def
			/Height h def
			/ImageMatrix [w 0 0 h neg 0 h] def
			/DataSource {ip} bind def
			/BitsPerComponent d def
			/Decode [0 255] def
		end image	
	} ifelse
	bitmapsave restore 
	grestore
	} bind def
/BITMAPTRUECOLORc { 
	/d 24 def
        gsave
 	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/h exch def /w exch def
	/lb w d wbytes def 
	sl lb lt {lb ms} if 
        /bitmapsave save def 
        
	/is im 0 lb getinterval def	
	/ris im 0 w getinterval def	
	/gis im w w getinterval def	
	/bis im w 2 mul w getinterval def 
        
        ws 0 lb getinterval is copy pop 
        /cf currentfile def 
        w h 8 [w 0 0 h neg 0 h] 
        {w rip pop ris} {gis} {bis} true 3 colorimage
        bitmapsave restore 
        grestore
        } bind def
/BITMAPTRUECOLOR { 
        gsave
		
		3 index 2 div add exch	
		4 index 2 div add exch	
		translate		
		rotate			
		1 index 2 div neg	
		1 index 2 div neg	
		translate		
		scale			
		/h exch def /w exch def
        /bitmapsave save def 
        /is w string def
        /gis w string def
        /bis w string def
        /cf currentfile def 
        w h 8 [w 0 0 h neg 0 h] 
        { cf is readhexstring pop } 
        { cf gis readhexstring pop } 
        { cf bis readhexstring pop } 
        true 3 colorimage 
        bitmapsave restore 
        grestore
        } bind def
/BITMAPTRUEGRAYc { 
	/d 24 def
        gsave
	
	3 index 2 div add exch	
	4 index 2 div add exch	
	translate		
	rotate			
	1 index 2 div neg	
	1 index 2 div neg	
	translate		
	scale			
	/h exch def /w exch def
	/lb w d wbytes def 
	sl lb lt {lb ms} if 
        /bitmapsave save def 
        
	/is im 0 lb getinterval def	
	/ris im 0 w getinterval def	
	/gis im w w getinterval def	
	/bis im w 2 mul w getinterval def 
        ws 0 lb getinterval is copy pop 
        /cf currentfile def 
        w h 8 [w 0 0 h neg 0 h] 
        {w rip pop ris gis bis w gray} image
        bitmapsave restore 
        grestore
        } bind def
/ww FMLOCAL
/r FMLOCAL
/g FMLOCAL
/b FMLOCAL
/i FMLOCAL
/gray { 
        /ww exch def
        /b exch def
        /g exch def
        /r exch def
        0 1 ww 1 sub { /i exch def r i get .299 mul g i get .587 mul
			b i get .114 mul add add r i 3 -1 roll floor cvi put } for
        r
        } bind def
/BITMAPTRUEGRAY { 
        gsave
		
		3 index 2 div add exch	
		4 index 2 div add exch	
		translate		
		rotate			
		1 index 2 div neg	
		1 index 2 div neg	
		translate		
		scale			
		/h exch def /w exch def
        /bitmapsave save def 
        /is w string def
        /gis w string def
        /bis w string def
        /cf currentfile def 
        w h 8 [w 0 0 h neg 0 h] 
        { cf is readhexstring pop 
          cf gis readhexstring pop 
          cf bis readhexstring pop w gray}  image
        bitmapsave restore 
        grestore
        } bind def
/BITMAPGRAY { 
	8 {fakecolorsetup} COMMONBITMAP
	} bind def
/BITMAPGRAYc { 
	8 {fakecolorsetup} COMMONBITMAPc
	} bind def
/ENDBITMAP {
	} bind def
end 
	/ALDsave FMLOCAL
	/ALDmatrix matrix def ALDmatrix currentmatrix pop
/StartALD {
	/ALDsave save def
	 savematrix
	 ALDmatrix setmatrix
	} bind def
/InALD {
	 restorematrix
	} bind def
/DoneALD {
	 ALDsave restore
	} bind def
/I { setdash } bind def
/J { [] 0 setdash } bind def
%%EndProlog
%%BeginSetup
(4.0) FMVERSION
1 1 0 0 612 792 0 1 18 FMDOCUMENT
0 0 /Times-BoldItalic FMFONTDEFINE
1 0 /Times-Roman FMFONTDEFINE
2 0 /Times-Bold FMFONTDEFINE
3 0 /Courier FMFONTDEFINE
4 0 /Times-Italic FMFONTDEFINE
5 0 /Courier-Bold FMFONTDEFINE
6 0 /Courier-Oblique FMFONTDEFINE
32 FMFILLS
0 0 FMFILL
1 0.1 FMFILL
2 0.3 FMFILL
3 0.5 FMFILL
4 0.7 FMFILL
5 0.9 FMFILL
6 0.97 FMFILL
7 1 FMFILL
8 <0f1e3c78f0e1c387> FMFILL
9 <0f87c3e1f0783c1e> FMFILL
10 <cccccccccccccccc> FMFILL
11 <ffff0000ffff0000> FMFILL
12 <8142241818244281> FMFILL
13 <03060c183060c081> FMFILL
14 <8040201008040201> FMFILL
16 1 FMFILL
17 0.9 FMFILL
18 0.7 FMFILL
19 0.5 FMFILL
20 0.3 FMFILL
21 0.1 FMFILL
22 0.03 FMFILL
23 0 FMFILL
24 <f0e1c3870f1e3c78> FMFILL
25 <f0783c1e0f87c3e1> FMFILL
26 <3333333333333333> FMFILL
27 <0000ffff0000ffff> FMFILL
28 <7ebddbe7e7dbbd7e> FMFILL
29 <fcf9f3e7cf9f3f7e> FMFILL
30 <7fbfdfeff7fbfdfe> FMFILL
%%EndSetup
%%Page: "1" 1
%%BeginPaperSize: Letter
%%EndPaperSize
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
J
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(1) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
1 18 Q
0 X
0 0 0 1 0 0 0 K
1.8 (PowerPC Processor binding to:) 190.55 624 P
1.8 (IEEE 1275-1994) 244.36 550 P
1.8 (Standard for Boot) 239.71 514 P
1.8 (\050Initialization, Con\336guration\051) 198.6 478 P
(Firmware) 271.01 442 T
1.8 (Revision: 1.6 DRAFT) 224.44 358 P
1.8 (Date: October 27, 1995) 218.82 322 P
0 0 0 1 0 0 0 K
FMENDPAGE
%%EndPage: "1" 1
%%Page: "2" 2
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(2) 535.5 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
FMENDPAGE
%%EndPage: "2" 2
%%Page: "3" 3
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(3) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 0 1 0 0 0 K
1 12 Q
0 X
(1) 36 711 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(2) 36 699 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(3) 36 687 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(4) 36 675 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(5) 36 663 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(6) 36 651 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(7) 36 639 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(8) 36 627 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(9) 36 615 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(10) 36 603 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(11) 36 591 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(12) 36 579 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(13) 36 567 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(14) 36 555 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(15) 36 543 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(16) 36 531 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(17) 36 519 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(18) 36 507 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(19) 36 495 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(20) 36 483 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(21) 36 471 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(22) 36 459 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(23) 36 447 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(24) 36 435 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(25) 36 423 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(26) 36 411 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(27) 36 399 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(28) 36 387 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(29) 36 375 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(30) 36 363 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(31) 36 351 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(32) 36 339 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(33) 36 327 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(34) 36 315 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(35) 36 303 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(36) 36 291 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(37) 36 279 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(38) 36 267 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(39) 36 255 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(40) 36 243 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(41) 36 231 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(42) 36 219 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(43) 36 207 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(44) 36 195 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(45) 36 183 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(46) 36 171 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(47) 36 159 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(48) 36 147 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(49) 36 135 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(50) 36 123 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(51) 36 111 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(52) 36 99 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(53) 36 87 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(54) 36 75 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(55) 36 63 T
0 0 0 1 0 0 0 K
27 72 54 720 C
0 0 612 792 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
2 18 Q
0 X
0 0 0 1 0 0 0 K
1.8 (Purpose of this PowerPC Pr) 72 708 P
1.8 (ocessor binding) 294.84 708 P
1 10 Q
0.94 (This document speci\336es the application of Open Firmware to a PowerPC Processor,  including requirements and) 72 678.33 P
1 (practices to support unique \336rmware speci\336c to a PowerPC Processor) 72 666.33 P
1 (.  The core requirements and practices) 359.02 666.33 P
1 (speci\336ed by Open Firmware must be augmented by processor) 72 654.33 P
1 (-speci\336c requirements to form a complete) 326.98 654.33 P
1 (speci\336cation for the \336rmware implementation for a PowerPC Processor.  This document establishes such) 72 642.33 P
1 (additional requirements pertaining to the processor and the support required by Open Firmware.) 72 630.33 P
2 18 Q
(T) 72 589 T
(ask Gr) 82.35 589 T
(oup Members) 134.53 589 T
1 10 Q
1 (The PowerPC Processor binding team members were the following:) 72 558.33 P
1 (Mitch Bradley) 72 539.33 P
1 (, FirmW) 130.4 539.33 P
1 (orks) 164.49 539.33 P
1 (Jordan Brown, SunSoft) 72 520.33 P
1 (Bob Cof) 72 501.33 P
1 (\336n, IBM) 106.99 501.33 P
1 (John Kingman, IBM) 72 482.33 P
1 (Luan Nguyen, Dr) 72 463.33 P
1 (., IBM) 143.71 463.33 P
1 (Mike Segapeli\050editor\051, IBM) 72 444.33 P
1 (Lilian W) 72 425.33 P
1 (alter) 108.03 425.33 P
1 (, FirePower) 125.4 425.33 P
2 18 Q
(T) 72 384 T
(rademarks) 82.67 384 T
1 10 Q
1 (The following terms, denoted by a registration symbol \050\250\051 or trademark symbol\050\252\051) 72 353.33 P
1 (on the \336rst occurrence in this publication, are registered trademarks ot trademarks of) 72 341.33 P
1 (the companies as shown in the list below:) 72 329.33 P
2 12 Q
(T) 90 310.33 T
(rademark) 97.12 310.33 T
(Company) 198 310.33 T
1 10 Q
(PowerPC) 90 291.33 T
1 (International Business Machines Corporation) 198 291.33 P
2 18 Q
(Revision History) 72 231 T
3 10 Q
(Revision 1.2) 72 200.33 T
(Revision 1.3) 72 188.33 T
(Revision 1.4) 72 176.33 T
220.8 163.51 172.8 163.51 2 L
V
0.4 H
0 Z
N
(Changes:) 172.8 164.33 T
(Revision 1.5) 72 140.33 T
214.8 127.51 172.8 127.51 2 L
V
N
(Changes) 172.8 128.33 T
(:) 214.8 128.33 T
(Revision 1.6) 72 116.33 T
(Included changes from Open Firmware Working Group Meeting;) 172.8 116.33 T
(09/20/95.) 172.8 104.33 T
220.8 91.51 172.8 91.51 2 L
V
N
(Changes:) 172.8 92.33 T
(Fixed errata, added new ELF Section, corrected format of) 172.8 80.33 T
0 0 0 1 0 0 0 K
FMENDPAGE
%%EndPage: "3" 3
%%Page: "4" 4
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(4) 535.5 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 0 1 0 0 0 K
1 12 Q
0 X
(1) 27 711 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(2) 27 699 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(3) 27 687 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(4) 27 675 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(5) 27 663 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(6) 27 651 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(7) 27 639 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(8) 27 627 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(9) 27 615 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(10) 27 603 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(11) 27 591 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(12) 27 579 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(13) 27 567 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(14) 27 555 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(15) 27 543 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(16) 27 531 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(17) 27 519 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(18) 27 507 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(19) 27 495 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(20) 27 483 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(21) 27 471 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(22) 27 459 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(23) 27 447 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(24) 27 435 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(25) 27 423 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(26) 27 411 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(27) 27 399 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(28) 27 387 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(29) 27 375 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(30) 27 363 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(31) 27 351 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(32) 27 339 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(33) 27 327 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(34) 27 315 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(35) 27 303 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(36) 27 291 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(37) 27 279 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(38) 27 267 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(39) 27 255 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(40) 27 243 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(41) 27 231 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(42) 27 219 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(43) 27 207 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(44) 27 195 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(45) 27 183 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(46) 27 171 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(47) 27 159 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(48) 27 147 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(49) 27 135 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(50) 27 123 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(51) 27 111 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(52) 27 99 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(53) 27 87 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(54) 27 75 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(55) 27 63 T
0 0 0 1 0 0 0 K
0 0 612 792 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
3 10 Q
0 X
0 0 0 1 0 0 0 K
(MP Section \050CIS) 172.8 713.33 T
( Calls\051.) 268.8 713.33 T
0 0 0 1 0 0 0 K
FMENDPAGE
%%EndPage: "4" 4
%%Page: "5" 5
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(5) 72 750 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 435.49 750 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 0 1 0 0 0 K
1 12 Q
0 X
(1) 36 711 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(2) 36 699 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(3) 36 687 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(4) 36 675 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(5) 36 663 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(6) 36 651 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(7) 36 639 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(8) 36 627 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(9) 36 615 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(10) 36 603 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(11) 36 591 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(12) 36 579 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(13) 36 567 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(14) 36 555 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(15) 36 543 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(16) 36 531 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(17) 36 519 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(18) 36 507 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(19) 36 495 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(20) 36 483 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(21) 36 471 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(22) 36 459 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(23) 36 447 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(24) 36 435 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(25) 36 423 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(26) 36 411 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(27) 36 399 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(28) 36 387 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(29) 36 375 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(30) 36 363 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(31) 36 351 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(32) 36 339 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(33) 36 327 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(34) 36 315 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(35) 36 303 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(36) 36 291 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(37) 36 279 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(38) 36 267 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(39) 36 255 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(40) 36 243 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(41) 36 231 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(42) 36 219 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(43) 36 207 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(44) 36 195 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(45) 36 183 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(46) 36 171 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(47) 36 159 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(48) 36 147 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(49) 36 135 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(50) 36 123 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(51) 36 111 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(52) 36 99 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(53) 36 87 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(54) 36 75 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(55) 36 63 T
0 0 0 1 0 0 0 K
27 72 54 720 C
0 0 612 792 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
2 18 Q
0 X
0 0 0 1 0 0 0 K
(T) 72 708 T
(able of Contents) 82.35 708 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
1 12 Q
(1. Overview) 90 619 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 150 619 T
( 7) 459 619 T
(2. References and Terms) 90 605 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 210 605 T
( 7) 459 605 T
(2.1 References) 108 591 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 180 591 T
(7) 462 591 T
(2.2 Terms) 108 577 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 159 577 T
(7) 462 577 T
(3. Endian-ness Support) 90 563 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 204 563 T
( 8) 459 563 T
(3.1 Bi-Endian Booting) 108 549 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 219 549 T
(8) 462 549 T
(4. Data Formats and Representations) 90 535 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 267 535 T
( 8) 459 535 T
(5. Addressing) 90 521 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 159 521 T
( 9) 459 521 T
(5.1 PowerPC address translation model) 108 507 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . .) 297 507 T
(9) 462 507 T
(5.1.1 Translation requirements) 126 493 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 276 493 T
(9) 462 493 T
(5.1.2 HTAB translation) 126 479 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 240 479 T
(9) 462 479 T
(5.1.3 BAT translation) 126 465 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 231 465 T
(9) 462 465 T
(5.2 Open Firmware\325s use of memory) 108 451 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . .) 288 451 T
(10) 456 451 T
(5.2.1 Real-Mode) 126 437 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 207 437 T
(10) 456 437 T
(5.2.2 Virtual-Mode) 126 423 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 219 423 T
(11) 456 423 T
(5.2.3  Device Interface \050Real-Mode\051) 126 409 T
( . . . . . . . . . . . . . . . . . . . . . . . . .) 303 409 T
(11) 456 409 T
(5.2.4 Device Interface \050Virtual-Mode\051) 126 395 T
(. . . . . . . . . . . . . . . . . . . . . . . .) 312 395 T
(11) 456 395 T
(5.2.5 Client Interface \050Real-Mode\051) 126 381 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . .) 294 381 T
(11) 456 381 T
(5.2.6 Client Interface \050Virtual-Mode\051) 126 367 T
(. . . . . . . . . . . . . . . . . . . . . . . . .) 306 367 T
(11) 456 367 T
(5.2.7 User Interface \050Real-Mode\051) 126 353 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . .) 288 353 T
(12) 456 353 T
(5.2.8 User Interface \050Virtual-Mode\051) 126 339 T
(. . . . . . . . . . . . . . . . . . . . . . . . . .) 300 339 T
(12) 456 339 T
(6. Properties) 90 325 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 153 325 T
( 13) 453 325 T
(6.1 Root node properties) 108 311 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 228 311 T
(13) 456 311 T
(6.2 CPU properties) 108 297 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 201 297 T
(13) 456 297 T
(6.2.1 The Device Tree) 126 283 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 234 283 T
(13) 456 283 T
(6.2.2 CPUS Node Properties) 126 269 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 264 269 T
(13) 456 269 T
(6.2.3 CPU Node Properties) 126 255 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 258 255 T
(14) 456 255 T
(6.2.4 TLB properties) 126 241 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 228 241 T
(15) 456 241 T
(6.2.5 Internal \050L1\051 cache properties) 126 227 T
( . . . . . . . . . . . . . . . . . . . . . . . . . .) 297 227 T
(15) 456 227 T
(6.2.6 Memory Management Unit properties) 126 213 T
(. . . . . . . . . . . . . . . . . . . .) 336 213 T
(16) 456 213 T
(6.3 External \050L2,L3...\051 cache node properties) 108 199 T
(. . . . . . . . . . . . . . . . . . . . . .) 324 199 T
(16) 456 199 T
(7. Methods) 90 185 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 144 185 T
( 17) 453 185 T
(7.1 MMU related methods) 108 171 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 237 171 T
(17) 456 171 T
(8. Client Interface Requirements) 90 157 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 249 157 T
( 17) 453 157 T
(8.1 Calling Conventions) 108 143 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 228 143 T
(17) 456 143 T
(9. Client Program Requirements) 90 129 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 246 129 T
( 18) 453 129 T
(9.1 Client Program Format) 108 115 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 240 115 T
(18) 456 115 T
(9.1.1 ELF Note Section) 126 101 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 240 101 T
(18) 456 101 T
(9.1.2  Handling ELF-format Client Programs) 126 87 T
( . . . . . . . . . . . . . . . . . .) 345 87 T
(19) 456 87 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
FMENDPAGE
%%EndPage: "5" 5
%%Page: "6" 6
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(6) 535.5 750 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 0 1 0 0 0 K
1 12 Q
0 X
(1) 27 711 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(2) 27 699 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(3) 27 687 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(4) 27 675 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(5) 27 663 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(6) 27 651 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(7) 27 639 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(8) 27 627 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(9) 27 615 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(10) 27 603 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(11) 27 591 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(12) 27 579 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(13) 27 567 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(14) 27 555 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(15) 27 543 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(16) 27 531 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(17) 27 519 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(18) 27 507 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(19) 27 495 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(20) 27 483 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(21) 27 471 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(22) 27 459 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(23) 27 447 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(24) 27 435 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(25) 27 423 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(26) 27 411 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(27) 27 399 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(28) 27 387 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(29) 27 375 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(30) 27 363 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(31) 27 351 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(32) 27 339 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(33) 27 327 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(34) 27 315 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(35) 27 303 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(36) 27 291 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(37) 27 279 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(38) 27 267 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(39) 27 255 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(40) 27 243 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(41) 27 231 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(42) 27 219 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(43) 27 207 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(44) 27 195 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(45) 27 183 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(46) 27 171 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(47) 27 159 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(48) 27 147 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(49) 27 135 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(50) 27 123 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(51) 27 111 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(52) 27 99 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(53) 27 87 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(54) 27 75 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
(55) 27 63 T
0 0 0 1 0 0 0 K
0 0 612 792 C
0 0 0 1 0 0 0 K
1 12 Q
0 X
0 0 0 1 0 0 0 K
(9.1.2.1  Recognizing ELF-format Programs) 144 712 T
( . . . . . . . . . . . . . . . .) 357 712 T
(19) 456 712 T
(9.1.2.2  Preparing ELF-format programs for execution) 144 698 T
(. . . . . . . .) 408 698 T
(20) 456 698 T
(9.2 Load Address) 108 684 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 195 684 T
(20) 456 684 T
(9.3 Initial Program State) 108 670 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 228 670 T
(21) 456 670 T
(9.3.1 Initial Register Values) 126 656 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 261 656 T
(21) 456 656 T
(9.3.2 Initial Stack) 126 642 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 213 642 T
(21) 456 642 T
(9.3.3 Client Interface Handler Address) 126 628 T
(. . . . . . . . . . . . . . . . . . . . . . . .) 312 628 T
(22) 456 628 T
(9.3.4 Client Program Arguments) 126 614 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 285 614 T
(22) 456 614 T
(9.4 Caching) 108 600 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 168 600 T
(22) 456 600 T
(9.5 Interrupts) 108 586 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 174 586 T
(22) 456 586 T
(9.6 Client callbacks) 108 572 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 204 572 T
(22) 456 572 T
(9.6.1 Real-Mode physical memory management assist callback) 126 558 T
(. . . .) 432 558 T
(23) 456 558 T
(9.6.2 Virtual address translation assist callbacks) 126 544 T
( . . . . . . . . . . . . . . . .) 357 544 T
(23) 456 544 T
(10. User Interface Requirements) 90 530 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 246 530 T
( 23) 453 530 T
(10.1 Machine Register Access) 108 516 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 255 516 T
(23) 456 516 T
(10.1.1 Branch Unit Registers) 126 502 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 267 502 T
(24) 456 502 T
(10.1.2 Fixed-Point Registers) 126 488 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 264 488 T
(24) 456 488 T
(10.1.3 Floating-Point Registers) 126 474 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 279 474 T
(24) 456 474 T
(11. Configuration Variables) 90 460 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 225 460 T
( 24) 453 460 T
(12. MP Extensions) 90 446 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 183 446 T
( 25) 453 446 T
(12.1 The Device Tree) 108 432 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 213 432 T
(25) 456 432 T
(12.1.1 Additional Properties) 126 418 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 264 418 T
(25) 456 418 T
(12.2 Initialization) 108 404 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 195 404 T
(25) 456 404 T
(12.2.1 State Diagram) 126 390 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 228 390 T
(25) 456 390 T
(12.3  Client Interface Services) 108 376 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 255 376 T
(26) 456 376 T
(12.3.1 Generic platform requirement) 126 362 T
( . . . . . . . . . . . . . . . . . . . . . . . . .) 303 362 T
(26) 456 362 T
(12.4 Breakpoints) 108 348 T
(. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 192 348 T
(27) 456 348 T
(12.5 Serialization) 108 334 T
( . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .) 195 334 T
(27) 456 334 T
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
FMENDPAGE
%%EndPage: "6" 6
%%Page: "7" 7
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(7) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
2 14 Q
0 X
0 0 0 1 0 0 0 K
(1.  Overview) 72 710.67 T
1 10 Q
1 (This document speci\336es the application of) 72 693.33 P
4 F
1 (IEEE Std 1275-1994 Standar) 249.65 693.33 P
1 (d for Boot \050Initialization, Con\336guration\051) 369.22 693.33 P
1 (Firmwar) 72 681.33 P
1 (e, Cor) 107.19 681.33 P
1 (e Practices and Requir) 132.82 681.33 P
1 (ements) 227.38 681.33 P
1 F
1 ( to computer systems that use the PowerPC Instruction Set) 255.15 681.33 P
0.86 (Architecture, including instruction-set-speci\336c requirements and practices for debugging, client program interface) 72 669.33 P
1 (and data formats. An implementation of Open Firmware for PowerPC) 72 657.33 P
4 F
1 (shall) 364.46 657.33 P
1 F
1 ( implement the core requirements as) 383.91 657.33 P
1 (de\336ned in [1] and the PowerPC-speci\336c extensions described in this binding.) 72 645.33 P
1 (While this document addresses the of) 72 626.33 P
1 (\336cial PowerPC architecture [2], the name "PowerPC" only requires) 226.52 626.33 P
1 (compliance to Book I. The descriptions that follow) 72 614.33 P
1 (, and the relevant sections describing translation features for) 282.22 614.33 P
1 (this binding, assume that the system\325) 72 602.33 P
1 (s PowerPC processor\050s\051 implement the entire set of Books I-III. Some) 224.23 602.33 P
0.9 ("PowerPC" processors may implement dif) 72 590.33 P
0.9 (ferent Book II-III features;  such processors may need a variant of this) 244.7 590.33 P
1 (binding describing the dif) 72 578.33 P
1 (ferences to the mapping functions, etc.) 177.87 578.33 P
1 (This document de\336nes the binding to PowerPC processors that use 32-bit addressing.  Since the minimum cell) 72 559.33 P
1 (size of Open Firmware is 32 bits, only one cell is necessary to represent addresses of processor bus devices;) 72 547.33 P
1 (hence, the value of) 72 535.33 P
3 F
2.4 ("#address-cells") 154.03 535.33 P
1 F
1 ( for) 250.03 535.33 P
3 F
2.4 (/) 268.69 535.33 P
4 F
1 (shall) 278.19 535.33 P
1 F
1 ( be 1.) 297.64 535.33 P
2 9 Q
0.9 (Note: 64-bit pr) 108 517 P
0.9 (ocessors can follow the speci\336cations contained her) 166.63 517 P
0.9 (ein as long as all) 367.35 517 P
0.8 (addr) 108 507 P
0.8 (esses r) 126.34 507 P
0.8 (elevant to Open Firmwar) 151.73 507 P
0.8 (e ar) 251.21 507 P
0.8 (e kept within the \336rst 4 GB; i.e., the upper 32 bits) 266.6 507 P
0.9 (of 64-bit addr) 108 497 P
0.9 (esses ar) 162.64 497 P
0.9 (e assumed to contain 0s.) 192.62 497 P
2 14 Q
(2.  Refer) 72 467.67 T
(ences and T) 122.67 467.67 T
(erms) 192.16 467.67 T
(2.1.  Refer) 72 435.67 T
(ences) 133.17 435.67 T
1 10 Q
1 (This standard shall be used in conjunction with the following publications. When the following standards are) 72 418.33 P
1 (superseded by an approved revision, the revision) 72 406.33 P
4 F
1 (shall) 276.74 406.33 P
1 F
1 ( apply) 296.19 406.33 P
1 (.) 321.26 406.33 P
([1]) 72 387.33 T
4 F
1 (IEEE Std 1275-1994 Standar) 90 387.33 P
1 (d for Boot \050Initialization, Con\336guration\051 Firmwar) 209.57 387.33 P
1 (e, Cor) 414.78 387.33 P
1 (e Practices and) 440.41 387.33 P
(Requir) 72 375.33 T
(ements) 98.85 375.33 T
1 F
(.) 126.62 375.33 T
([2]) 72 356.33 T
4 F
1 (PowerPC Ar) 90 356.33 P
1 (chitectur) 142.02 356.33 P
1 (e) 177.2 356.33 P
1 F
1 (, published by IBM \050Customer Reorder Number 52G7487\051.) 181.64 356.33 P
([3]) 72 337.33 T
4 F
1 (System V Application Binary Interface) 90 337.33 P
1 F
1 (, published by UNIX System Laboratories. This document describes) 247.87 337.33 P
1 (the generic architecture of the ELF \050Executable and Linking Format\051 object \336le format.) 72 325.33 P
([4]) 72 306.33 T
4 F
1 (Peering Inside the PE: A T) 90 306.33 P
1 (our of the W) 202.12 306.33 P
1 (in32 Portable Executable File Format) 254.29 306.33 P
1 F
1 (, found in the March, 1994) 411.61 306.33 P
1 (issue of) 72 294.33 P
4 F
1 (Micr) 107.33 294.33 P
1 (osoft Systems Journal) 126.4 294.33 P
1 F
1 (.) 215.62 294.33 P
([5]) 72 275.33 T
4 F
0.93 (System V Application Binary Interface, PowerPC Pr) 90 275.33 P
0.93 (ocessor Supplement) 305.46 275.33 P
1 F
0.93 (, Sunsoft. This document de\336nes the) 386.1 275.33 P
1 (PowerPC speci\336c ABI for System V and also gives details on the PowerPC ELF format.) 72 263.33 P
2 14 Q
(2.2.  T) 72 232.67 T
(erms) 108.05 232.67 T
1 10 Q
0.84 (This standard uses technical terms as they are de\336ned in the documents cited in "References", plus the following) 72 215.33 P
(terms:) 72 203.33 T
2 F
1 (cor) 72 184.33 P
1 (e, cor) 85.7 184.33 P
1 (e speci\336cation) 109.84 184.33 P
1 F
1 (: refers to) 170.56 184.33 P
4 F
1 (IEEE Std 1275-1994 Standar) 214.38 184.33 P
1 (d for Boot \050Initialization, Con\336guration\051) 333.95 184.33 P
1 (Firmwar) 72 172.33 P
1 (e, Cor) 107.19 172.33 P
1 (e Practices and Requir) 132.82 172.33 P
1 (ements) 227.38 172.33 P
2 F
1 (ELF) 72 153.33 P
1 F
1 (: Executable and Linking Format. A binary object \336le format de\336ned by [3][5] that is used to represent) 91.45 153.33 P
4 F
1 (client pr) 72 141.33 P
1 (ograms) 106.24 141.33 P
1 F
1 ( in Open Firmware for PowerPC.) 136.24 141.33 P
2 F
1 (linkage ar) 72 122.33 P
1 (ea) 115.88 122.33 P
1 F
1 (: An area within the stack that is reserved for saving certain registers across procedure calls in) 125.32 122.33 P
1 (PowerPC run-time models. This area is reserved by the caller and is allocated above the current stack pointer) 72 110.33 P
(\050) 72 98.33 T
5 F
(%r1) 75.33 98.33 T
1 F
(\051.) 93.33 98.33 T
52 532 54 542 R
V
FMENDPAGE
%%EndPage: "7" 7
%%Page: "8" 8
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(8) 535.5 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
2 10 Q
0 X
0 0 0 1 0 0 0 K
1 (Open Firmwar) 72 713.33 P
1 (e) 136.98 713.33 P
1 F
1 (: The \336rmware architecture de\336ned by the core speci\336cation or) 141.42 713.33 P
1 (, when used as an adjective, a) 401.9 713.33 P
1 (software component compliant with the core speci\336cation.) 72 701.33 P
2 F
1 (pr) 72 682.33 P
1 (ocedur) 81.82 682.33 P
1 (e descriptor) 111.08 682.33 P
1 F
1 (: a data structure used by some PowerPC run-time models to represent a C "pointer to) 162.9 682.33 P
1 (procedure". The \336rst word of this structure contains the actual address of the procedure.) 72 670.33 P
2 F
1 (Real-Mode) 72 651.33 P
1 F
1 (: The mode in which Open Firmware and its client are running with translation disabled; all) 119.21 651.33 P
1 (addresses passed between the client and Open Firmware are real \050i.e., hardware\051 addresses.) 72 639.33 P
2 F
1 (T) 72 620.33 P
1 (able of Contents \050T) 77.75 620.33 P
1 (OC\051) 162.51 620.33 P
1 F
1 (: A data structure used by some PowerPC run-time models that is used for access to) 180.84 620.33 P
1 (global variables and for inter) 72 608.33 P
1 (-module linkage. When a T) 191.33 608.33 P
1 (OC is used,) 304.85 608.33 P
2 F
1 (%r2) 356.74 608.33 P
1 F
1 ( contains its base address.) 376.18 608.33 P
2 F
1 (V) 72 589.33 P
1 (irtual-Mode) 78.85 589.33 P
1 F
1 (: The mode in which Open Firmware and its client share a single virtual address space, and) 130.51 589.33 P
0.85 (address translation is enabled; all addresses passed between the client and Open Firmware are virtual \050translated\051) 72 577.33 P
(addresses.) 72 565.33 T
2 14 Q
(3.  Endian-ness Support) 72 534.67 T
1 10 Q
1 (An implementation of the PowerPC Open Firmware must support both Big- and Little-Endian system) 72 517.33 P
1 (implementations. This section describes added features to the core Open Firmware architecture features to) 72 505.33 P
1 (support bi-endian booting.) 72 493.33 P
2 14 Q
(3.1.  Bi-Endian Booting) 72 462.67 T
1 10 Q
0.79 (The Con\336guration V) 72 445.33 P
0.79 (ariable) 155.79 445.33 P
5 F
1.88 (little-endian?) 186.29 445.33 P
1 F
0.79 ( must be implemented. The basic concept of bi-endian support is) 270.29 445.33 P
1 (to keep in the) 72 433.33 P
5 F
2.4 (little-endian?) 132.66 433.33 P
1 F
1 ( variable a "cached" indication of the desired endian-ness of client programs) 216.66 433.33 P
1 (\050for example operating systems or their loaders\051. This variable indicates the expected endian-mode of a boot) 72 421.33 P
1 (tar) 72 409.33 P
1 (get;) 82.37 409.33 P
5 F
2.4 (false) 100.87 409.33 P
1 F
1 ( \0500\051 indicates Big-Endian,) 130.87 409.33 P
5 F
2.4 (true) 240.69 409.33 P
1 F
1 ( \050-1\051 indicates Little-Endian; the default value of) 264.69 409.33 P
5 F
2.4 (little-) 469.32 409.33 P
2.4 (endian?) 72 397.33 P
1 F
1 ( is implementation dependent.) 114 397.33 P
1 (The client program must describe its endian-mode in the header section of its image as described in) 72 378.33 P
1 (section) 72 366.33 P
1 (9.1.1.. When Open Firmware is started, Open Firmware must use the value of) 102.83 366.33 P
5 F
2.4 (little-endian?) 429.11 366.33 P
1 F
1 ( to) 513.11 366.33 P
1 (establish the endian-mode of a system. After Open Firmware locates and loads a client program, the correct) 72 354.33 P
1 (endian-mode must be veri\336ed with the description in the header section of the client program image. If the) 72 342.33 P
1 (cached value is correct, Open Firmware proceeds, with the system in its current endian-mode.) 72 330.33 P
0.94 (If, however) 72 311.33 P
0.94 (, Open Firmware determines that the endian-mode of the client program is dif) 118.64 311.33 P
0.94 (ferent from what it had) 440.58 311.33 P
1 (assumed, it must set) 72 299.33 P
5 F
2.4 (little-endian?) 159.06 299.33 P
1 F
1 ( appropriately and recon\336gure the) 243.06 299.33 P
413.86 298.24 386.08 298.24 2 L
V
0.49 H
0 Z
N
1 (system) 386.08 299.33 P
1 ( \050hardware and \336rmware\051 for) 413.86 299.33 P
1 (the new endian-mode, possibly by resetting the system as with) 72 287.33 P
5 F
2.4 (reset-all) 334.48 287.33 P
3 F
2.4 (.) 388.48 287.33 P
2 9 Q
0.9 (Note: the endian-mode applies to the entir) 108 269 P
0.9 (e hardwar) 274.73 269 P
0.9 (e system, including the pr) 315.21 269 P
0.9 (ocessor\050s\051.) 416.9 269 P
0.9 (Open Firmwar) 108 259 P
0.9 (e) 166.48 259 P
0 F
0.9 (shall) 173.63 259 P
2 F
0.9 ( perform whatever steps ar) 191.64 259 P
0.9 (e r) 299.04 259 P
0.9 (equir) 310.02 259 P
0.9 (ed to enable the system to run in) 330.36 259 P
0.9 (the speci\336ed mode) 108 249 P
0 F
0.9 (.) 180.3 249 P
4 10 Q
0.83 (Client pr) 72 234.33 P
0.83 (ogram) 108.3 234.33 P
1 F
0.83 (s can use) 134.41 234.33 P
3 F
1.98 (setprop) 175.48 234.33 P
1 F
0.83 ( to alter the value of) 217.48 234.33 P
5 F
1.98 (little-endian?) 305.2 234.33 P
3 F
1.98 (;) 389.2 234.33 P
1 F
0.83 ( users can alter it via the) 395.2 234.33 P
5 F
1.98 (setenv) 500.67 234.33 P
1 F
1 (command from the) 72 222.33 P
4 F
1 (user interface) 153.6 222.33 P
1 F
1 ( \050if present\051. The alteration of) 209.87 222.33 P
5 F
2.4 (little-endian?) 336.67 222.33 P
4 F
1 (shall not) 424.17 222.33 P
1 F
1 ( cause the system) 459.9 222.33 P
1 (to be recon\336gured until the system is re-booted.) 72 210.33 P
2 9 Q
0.9 (Note:  this mechanism intr) 108 192 P
0.9 (oduces an extra con\336guration pass. However) 213.43 192 P
0.9 (, this occurs only) 388.59 192 P
0.9 (when switching the endian-mode fr) 108 182 P
0.9 (om that which was last used. For most boots, Open) 246.44 182 P
0.9 (Firmwar) 108 172 P
0.9 (e will be appr) 142.33 172 P
0.9 (opriately con\336gur) 197.12 172 P
0.9 (ed, so that no additional overhead will occur) 266.61 172 P
0.9 (.) 442.09 172 P
2 14 Q
(4.  Data Formats and Repr) 72 126.67 T
(esentations) 231.95 126.67 T
1 10 Q
1 (The cell size) 72 109.33 P
4 F
1 (shall) 128.04 109.33 P
1 F
1 ( be 32 bits. Number ranges for) 147.49 109.33 P
4 F
1 (n) 278.91 109.33 P
1 F
1 (,) 283.91 109.33 P
4 F
1 (u) 289.91 109.33 P
1 F
1 (, and other cell-sized items are consistent with 32-bit,) 294.91 109.33 P
1 (two's-complement number representation.) 72 97.33 P
FMENDPAGE
%%EndPage: "8" 8
%%Page: "9" 9
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(9) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
1 10 Q
0 X
0 0 0 1 0 0 0 K
1 (The required alignment for items accessed with) 72 713.33 P
4 F
1 (a-addr) 271.46 713.33 P
1 F
1 ( addresses) 298.68 713.33 P
4 F
1 (shall) 344 713.33 P
1 F
1 ( be four) 363.45 713.33 P
1 (-byte aligned \050i.e., a multiple of) 396.35 713.33 P
(4\051.) 72 701.33 T
1 (Each operation involving a) 72 682.33 P
4 F
1 (qaddr) 186.54 682.33 P
1 F
1 ( address) 210.43 682.33 P
4 F
1 (shall) 247.42 682.33 P
1 F
1 ( be performed with a single 32-bit access to the addressed) 266.87 682.33 P
1 (location; similarly) 72 670.33 P
1 (, each) 145.41 670.33 P
4 F
1 (waddr) 173.23 670.33 P
1 F
1 ( access) 198.79 670.33 P
4 F
1 (shall) 231.33 670.33 P
1 F
1 ( be performed with a single 16-bit access. This implies four) 250.78 670.33 P
1 (-byte) 498.6 670.33 P
1 (alignment for) 72 658.33 P
4 F
1 (qaddrs) 130.66 658.33 P
1 F
1 ( and two-byte alignment for) 158.44 658.33 P
4 F
1 (waddrs) 277.59 658.33 P
1 F
1 (.) 307.04 658.33 P
2 14 Q
(5.  Addr) 72 627.67 T
(essing) 121.14 627.67 T
(5.1.  PowerPC addr) 72 595.67 T
(ess translation model) 188.79 595.67 T
1 10 Q
1 (This section describes the model that is used for co-existence of Open Firmware and client programs \050i.e.,) 72 578.33 P
1 (operating systems\051 with respect to address translation.) 72 566.33 P
0.82 (The following overview of translation is provided so that the issues relevant to Open Firmware for PowerPC can) 72 547.33 P
1 (be discussed. Details that are not relevant to Open Firmware issues \050e.g., protection\051 are not described in detail;) 72 535.33 P
1 (the PowerPC architecture [2], particularly Book III, should be consulted for the details. For the scope of this) 72 523.33 P
1 (section, terms will be used as de\336ned in [2] and the 32-bit processor model is assumed.) 72 511.33 P
2 12 Q
(5.1.1.  T) 72 486 T
(ranslation r) 112.12 486 T
(equir) 172.24 486 T
(ements) 199.36 486 T
1 10 Q
2.26 (The default access mode of storage for load and stores \050i.e., with translation disabled -- referred to as) 72 469.33 P
4 F
2.26 (Real-) 518.34 469.33 P
1.23 (Mode) 72 457.33 P
1 F
1.23 (\051 within PowerPC assumes that caches are enabled \050in copy-back mode\051. In order to perform access to I/O) 94.77 457.33 P
1.23 (device registers, the access mode must be set to Cache-Inhibited, Guarded by establishing a translation with this) 72 445.33 P
1.24 (mode and enabling translation. Thus, even though most of a client program and/or Open Firmware can run with) 72 433.33 P
1 (translation disabled, it) 72 421.33 P
185.56 420.24 166.11 420.24 2 L
V
0.49 H
0 Z
N
1 (must) 166.11 421.33 P
1 ( be enabled when performing I/O.) 185.56 421.33 P
2 12 Q
(5.1.2.  HT) 72 396 T
(AB translation) 121.45 396 T
1 10 Q
1 (An Ef) 72 379.33 P
1 (fective Address \050EA\051 of the PowerPC processors is 32 bit wide. Each EA is then translated into a 52-bit) 96.98 379.33 P
0.9 (V) 72 367.33 P
0.9 (irtual Address \050V) 78.62 367.33 P
0.9 (A) 148.56 367.33 P
159.11 366.24 155.78 366.24 2 L
V
N
0.9 (\051) 155.78 367.33 P
0.9 ( by prepending a 24-bit V) 159.11 367.33 P
0.9 (irtual Segment Id \050VSID\051 to the 28 LSbs of the ef) 266.06 367.33 P
0.9 (fective address;) 473.21 367.33 P
1 (the VSID is obtained by indexing into a set of 16 Segment Registers \050SRs\051 using the 4 MSbs of the EA.) 72 355.33 P
1 (Finally) 72 343.33 P
1 (, the virtual address is translated into a Real Address \050RA\051.   This is done by mapping the V) 99.69 343.33 P
1 (irtual Page-) 484.44 343.33 P
0.88 (Number \050VPN\051 \050bits 0-39 of the V) 72 331.33 P
0.88 (A\051 into a Real Page Number \050RPN\051 and concatenating this RPN with the byte) 214.32 331.33 P
1 (of) 72 319.33 P
1 (fset \050bits 40-51 of the V) 80.15 319.33 P
1 (A\051. The mapping of VPN to RPN involves a hashing algorithm within the Hashed) 179.68 319.33 P
1 (Page T) 72 307.33 P
1 (able \050HT) 100.35 307.33 P
1 (AB\051 to locate a Page T) 136.37 307.33 P
1 (able Entry \050PTE\051 that matches the VPN and using that entry\325) 232.04 307.33 P
1 (s RPN) 484.79 307.33 P
1 (component. If a valid entry is not found, a Data Storage Interrupt \050DSI\051 or Instruction Storage Interrupt \050ISI\051 is) 72 295.33 P
1 (signalled, depending upon the source of the access.) 72 283.33 P
1 (This process is not performed for every translation! Processors will typically have a T) 72 264.33 P
1 (ranslation Look-aside) 428.2 264.33 P
1 (Buf) 72 252.33 P
1 (fer \050TLB\051 that caches the most recent translations, thus exploiting the natural spatial locality of programs to) 86.82 252.33 P
1 (reduce the overhead of address translation. On most PowerPC processors, the TLB updates are performed in) 72 240.33 P
1 (hardware. However) 72 228.33 P
1 (, the architecture allows an implementation to use a software-assisted mechanism to perform) 151.45 228.33 P
0.97 (the TLB updates. Such schemes must not af) 72 216.33 P
0.97 (fect the architected state of the processor unless the translation fails;) 254.13 216.33 P
1 (i.e., the HT) 72 204.33 P
1 (AB does not contain a valid PTE for the V) 118.47 204.33 P
1 (A and a DSI/ISI is signalled.) 296.44 204.33 P
2 9 Q
0.9 (Note: one unusual featur) 108 186 P
0.9 (e of this translation mechanism is that valid translations might) 205.79 186 P
0.9 (not be found in the HT) 108 176 P
0.9 (AB; the HT) 199.6 176 P
0.9 (AB might be too small to contain all of the curr) 245.74 176 P
0.9 (ently) 435.56 176 P
0.9 (valid translations. This intr) 108 166 P
0.9 (oduces a level of complexity in the use of addr) 215.56 166 P
0.9 (ess translation) 399.24 166 P
0.9 (by Open Firmwar) 108 156 P
0.9 (e, as discussed below) 179.14 156 P
0.9 (.) 260.85 156 P
2 12 Q
(5.1.3.  BA) 72 132 T
(T translation) 120.78 132 T
1 10 Q
0.81 (T) 72 115.33 P
0.81 (o further reduce the translation overhead for contiguous regions of virtual and real address spaces \050e.g., a frame) 77.41 115.33 P
1 (buf) 72 103.33 P
1 (fer) 85.15 103.33 P
1 (, or all of real memory\051, the Block Address T) 95.85 103.33 P
1 (ranslation \050BA) 285.3 103.33 P
1 (T\051 mechanism is also supported by PowerPC.) 344.35 103.33 P
1 (The Block Address T) 72 91.33 P
1 (ranslation involves the use of BA) 160.47 91.33 P
1 (T registers that contain a Block Ef) 297.96 91.33 P
1 (fective Page Index) 440.98 91.33 P
FMENDPAGE
%%EndPage: "9" 9
%%Page: "10" 10
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(10) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
1 10 Q
0 X
0 0 0 1 0 0 0 K
1 (\050BEPI\051, a Block Length \050BL\051 speci\336er and a Block Real Page Number \050BRPN\051; the architecture de\336nes 4 BA) 72 713.33 P
1 (T) 526.71 713.33 P
1 (registers for data \050DBA) 72 701.33 P
1 (T registers\051 and 4 BA) 168.03 701.33 P
1 (T registers for instruction \050IBA) 257.57 701.33 P
1 (T registers\051) 385.44 701.33 P
1 8 Q
0.8 (1) 432.26 705.33 P
1 10 Q
1 (.) 436.26 701.33 P
1 (Block Address T) 72 682.33 P
1 (ranslation is done my matching some number of upper bits of the EA \050speci\336ed by the BL) 141.42 682.33 P
1 (value\051 against each of the BA) 72 670.33 P
1 (T registers. If a match is found, the corresponding BRPN bits replace the matched) 194.47 670.33 P
1 (bits in the EA to produce the RA.) 72 658.33 P
1 (BA) 72 639.33 P
1 (T translation takes precedence over HT) 84.78 639.33 P
1 (AB translation; i.e., if a mapping for a storage location is present in) 246.43 639.33 P
1 (both a BA) 72 627.33 P
1 (T register and the HT) 114 627.33 P
1 (AB, the Block Address T) 203.29 627.33 P
1 (ranslation will be used.) 308.32 627.33 P
2 14 Q
(5.2.  Open Firmwar) 72 596.67 T
(e\325) 189.57 596.67 T
(s use of memory) 199.93 596.67 T
1 10 Q
1 (Open Firmware must use the memory resources within the space indicated by the) 72 579.33 P
5 F
2.4 (real-base, real-) 413 579.33 P
2.4 (size, virt-base) 72 567.33 P
3 F
2.4 (and) 172.8 567.33 P
5 F
2.4 ( virt-size) 190.8 567.33 P
1 F
1 (  Con\336guration V) 253.2 567.33 P
1 (ariables de\336ned for PowerPC. As described in) 325.37 567.33 P
1 (section) 72 555.33 P
1 (9.1.1., a mechanism is de\336ned to enable Open Firmware to determine if its current con\336guration is) 102.83 555.33 P
1 (consistent with the requirements of the client.) 72 543.33 P
1 (When a client program is loaded and the header of the client has either the) 72 524.33 P
5 F
2.4 (real-base) 386.65 524.33 P
1 F
1 ( or) 440.65 524.33 P
2 F
1 (virt-base) 455.98 524.33 P
1 F
1 ( values) 493.75 524.33 P
1 (equal to -1, \336rmware may choose its base locations.  If the values in the header of the client con\337ict with the) 72 512.33 P
1 (current values of the con\336guration variables then \336rmware shall set the con\336gurations variables to those found) 72 500.33 P
1 (in the client\325) 72 488.33 P
1 (s header and restart itself.) 124 488.33 P
1 (If a client does not provide enough real or virtual memory for \336rmware then the \336rmware should not boot the) 72 469.33 P
1 (client and the condition should be reported to the user) 72 457.33 P
1 (.) 295.7 457.33 P
1 (A PowerPC Open Firmware binding) 72 438.33 P
4 F
1 (shall) 225.6 438.33 P
1 F
1 ( support two dif) 245.05 438.33 P
1 (ferent addressing models, depending upon the setting) 311.48 438.33 P
1 (of the) 72 426.33 P
5 F
2.4 (real-mode?) 99.55 426.33 P
1 F
1 ( Con\336guration V) 159.55 426.33 P
1 (ariable. This variable indicates the Open Firmware addressing mode that a) 228.22 426.33 P
1 (client program expects;) 72 414.33 P
5 F
2.4 (false) 171.37 414.33 P
1 F
1 ( \0500\051 indicates V) 201.37 414.33 P
1 (irtual-Mode,) 265.7 414.33 P
5 F
2.4 (true) 319.47 414.33 P
1 F
1 ( \050-1\051 indicates Real-Mode; the default value of) 343.47 414.33 P
5 F
2.4 (real-mode?) 72 402.33 P
1 F
1 ( is implementation dependent.) 132 402.33 P
1.19 (The management of) 72 383.33 P
5 F
2.87 (real-mode?) 158.06 383.33 P
1 F
1.19 ( is analogous to) 218.06 383.33 P
5 F
2.87 (little-endian?) 287.84 383.33 P
1 F
1.19 (. Open Firmware determines its address-) 371.84 383.33 P
1.63 (ing mode using the value of) 72 371.33 P
5 F
3.92 (real-mode?) 195.69 371.33 P
1 F
1.63 (. If the current state of) 255.69 371.33 P
5 F
3.92 (real-mode?) 356.86 371.33 P
1 F
1.63 ( \050and hence, the current state) 416.86 371.33 P
1.74 (of Open Firmware\051 is incorrect, it) 72 359.33 P
4 F
1.74 (shall) 219.91 359.33 P
1 F
1.74 ( set) 239.36 359.33 P
5 F
4.18 (real-mode?) 258.95 359.33 P
1 F
1.74 ( appropriately and reset itself, possibly by executing) 318.95 359.33 P
5 F
(reset-all) 72 347.33 T
1 F
(.) 126 347.33 T
1 (Memory that connot be allocated for general purpose use, for example physical memory on PowerPC systems) 72 330.33 P
1 (used for interrupt vectors, shall not appear in the "available" property of the memory node.  A Client Program) 72 318.33 P
1 (that needs to use such memory for its architected purpose must not claim that area prior to use.) 72 306.33 P
1 (In the following two sections, some of conventions in Real-Mode and V) 72 287.33 P
1 (irtual-Mode address translations are) 371.26 287.33 P
1 (described. Remaining sections describe the assumptions that Open Firmware makes about the state and control) 72 275.33 P
1 (of the system in regard to Open Firmware\325) 72 263.33 P
1 (s use of system resources for three Open Firmware interfaces \050e.g.) 249.25 263.33 P
1 (Device, User and Client interfaces\051.) 72 251.33 P
2 12 Q
(5.2.1.  Real-Mode) 72 226 T
1 10 Q
1.96 (When) 72 209.33 P
5 F
4.69 (real-mode?) 100.33 209.33 P
1 F
1.96 ( is) 160.34 209.33 P
5 F
4.69 (true) 175.91 209.33 P
1 F
1.96 (, Open Firmware must con\336gure its address translation to run in Real-Mode. In) 199.91 209.33 P
1.87 (Real-Mode, the use of address translations by Open Firmware and its clients are considered independent; they) 72 197.33 P
1.35 (do not share any translations. All interfaces between the two must pass addresses with the RA of the data. Any) 72 185.33 P
1.64 (data structure shared by Open Firmware and its clients that refer to) 72 173.33 P
4 F
1.64 (virt) 361.6 173.33 P
1 F
1.64 ( addresses in [1], or this binding, must) 375.48 173.33 P
1 (be RAs \050i.e., hardware addresses\051.) 72 161.33 P
2 9 Q
0.9 (Note: in particular) 108 143 P
0.9 (, that the addr) 180.96 143 P
0.9 (ess of the Client interface handler) 238.5 143 P
0.9 (, that is passed to the) 371.4 143 P
0.9 (client, has to be a RA.) 108 133 P
72 86 540 116 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
207 94 351 94 2 L
0.25 H
2 Z
0 X
0 0 0 1 0 0 0 K
N
0 0 612 792 C
1 8 Q
0 X
0 0 0 1 0 0 0 K
(1) 108 83.33 T
1 10 Q
(The 601 has a single set of BA) 114 79.33 T
(T registers that are shared by both instruction and data accesses.) 235.93 79.33 T
52 564 54 586 R
V
52 521 54 531 R
V
FMENDPAGE
%%EndPage: "10" 10
%%Page: "11" 11
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(11) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
1 10 Q
0 X
0 0 0 1 0 0 0 K
1 (The Con\336guration V) 72 713.33 P
1 (ariables) 156.22 713.33 P
5 F
2.4 (real-base) 190.82 713.33 P
1 F
1 ( and) 244.82 713.33 P
5 F
2.4 (real-size) 266.26 713.33 P
1 F
1 ( should indicate the physical memory base and size) 320.26 713.33 P
0.96 (in which Open Firmware must locate itself.   The Con\336guration V) 72 701.33 P
0.96 (ariables) 345.89 701.33 P
5 F
2.31 (virt-base) 380.46 701.33 P
3 F
2.31 (and) 442.77 701.33 P
5 F
2.31 ( virt-size) 460.77 701.33 P
1 F
0.96 ( do) 523.08 701.33 P
1 (not have meaning and should be set to -1.) 72 689.33 P
2 12 Q
(5.2.2.  V) 72 645 T
(irtual-Mode) 113.22 645 T
1 10 Q
1.56 (When) 72 628.33 P
5 F
3.75 (real-mode?) 99.94 628.33 P
1 F
1.56 ( is) 159.94 628.33 P
5 F
3.75 (false) 174.74 628.33 P
1 F
1.56 (, Open Firmware) 204.74 628.33 P
4 F
1.56 (shall) 279.97 628.33 P
1 F
1.56 ( con\336gure itself to run in) 299.42 628.33 P
4 F
1.56 (V) 410.45 628.33 P
1.56 (irtual-Mode) 415.82 628.33 P
1 F
1.56 (. In V) 464.15 628.33 P
1.56 (irtual-Mode,) 489.73 628.33 P
1.26 (Open Firmware and its client will share a single virtual address space. This binding provides interfaces to allow) 72 616.33 P
1 (Open Firmware and its client to ensure that this single virtual address model can be maintained.) 72 604.33 P
1 (The Con\336guration V) 72 587.33 P
1 (ariables) 156.22 587.33 P
5 F
2.4 (virt-base) 190.82 587.33 P
3 F
2.4 (and) 253.22 587.33 P
5 F
2.4 ( virt-size) 271.22 587.33 P
1 F
1 (  should indicate the virtual address space base) 333.62 587.33 P
1 (address and size that Open Firmware should use. The Con\336guration V) 72 575.33 P
1 (ariables) 362.24 575.33 P
5 F
2.4 (real-base) 396.84 575.33 P
1 F
1 ( and) 450.84 575.33 P
5 F
2.4 (real-size) 472.28 575.33 P
1 F
1 (should indicate the physical memory base and size in which Open Firmware must locate itself.) 72 563.33 P
2 12 Q
(5.2.3.   Device Interface \050Real-Mode\051) 72 538 T
1 10 Q
1 (While Open Firmware is performing system initialization and probing functions, it establishes and maintains its) 72 521.33 P
1 (own translations. In particular) 72 509.33 P
1 (, it maintains its own HT) 194.58 509.33 P
1 (AB \050and/or BA) 298.23 509.33 P
1 (T registers\051 and handles any DSI/ISI) 360.78 509.33 P
1 (interrupts itself.) 72 497.33 P
2 9 Q
0.9 (Note: in Real-Mode, all translations will be) 108 479 P
0 F
0.9 (virt=real) 281.3 479 P
2 F
0.9 (; the primary r) 313.42 479 P
0.9 (eason for translation is) 373.7 479 P
0.9 (to allow appr) 108 469 P
0.9 (opriate I/O accesses.) 160.64 469 P
2 12 Q
(5.2.4.  Device Interface \050V) 72 445 T
(irtual-Mode\051) 203.84 445 T
1 10 Q
1.59 (Open Firmware will establish its own translation environment, handling DSI/ISI interrupts as in the Real-Mode) 72 428.33 P
1.29 (case. However) 72 416.33 P
1.29 (, this environment will, in general, contain) 131.75 416.33 P
4 F
1.29 (virt\255r) 313.02 416.33 P
1.29 (eal) 330.43 416.33 P
1 F
1.29 ( translations. The virtual address space used by) 342.65 416.33 P
1 (Open Firmware must be compatible with its client.) 72 404.33 P
2 9 Q
0.9 (Note: Since these virtual addr) 108 386 P
0.9 (esses will be used by the Client and/or User Interfaces \050e.g.,) 225.93 386 P
0.9 (for pointers to its code, device-tr) 108 376 P
0.9 (ee, etc.\051, their translations must be pr) 236.81 376 P
0.9 (eserved until the) 385.27 376 P
0.9 (target OS decides that it no longer r) 108 366 P
0.9 (equir) 251.87 366 P
0.9 (es the services of Open Firmwar) 272.21 366 P
0.9 (e.) 400.27 366 P
2 12 Q
(5.2.5.  Client Interface \050Real-Mode\051) 72 342 T
1 10 Q
1.47 (In Real-Mode, addresses of client data are real.; the client must ensure that all data areas referred to across the) 72 325.33 P
1.25 (Client Interface are valid real addresses. This may require moving data to meet any requirements for contiguous) 72 313.33 P
2.77 (storage areas \050e.g., for) 72 301.33 P
5 F
6.64 (read/write) 174.42 301.33 P
1 F
2.77 ( calls\051. T) 234.42 301.33 P
2.77 (ranslation) 274.87 301.33 P
4 F
2.77 (shall) 319.58 301.33 P
1 F
2.77 ( be disabled before the client interface call is) 339.03 301.33 P
(made.) 72 289.33 T
1 (Open Firmware will typically have to maintain its translations in order to perform I/O. Since the client may be) 72 272.33 P
1 (running with translation enabled \050except for the Client interface call\051, Open Firmware) 72 260.33 P
4 F
1 (shall) 429.76 260.33 P
1 F
1 ( save the state of all) 449.21 260.33 P
1 (relevant translation resources \050e.g., SDR1, BA) 72 248.33 P
1 (T) 261.69 248.33 P
1 (s\051 and restore them before returning to the client. Likewise, it) 267.1 248.33 P
4 F
0.96 (may) 72 236.33 P
1 F
0.96 ( take over the DSI/ISI interrupts for its own use \050e.g., for doing "lazy" allocation of BA) 88.66 236.33 P
0.96 (T) 451.87 236.33 P
0.96 (s\051; it) 457.28 236.33 P
4 F
0.96 (shall) 479.76 236.33 P
1 F
0.96 ( preserve) 499.21 236.33 P
1 (the state of any interrupt vectors for its client.) 72 224.33 P
1 (Since the state of the address translation system is not predictable to any interrupts, the client) 72 205.33 P
4 F
1 (shall) 462.68 205.33 P
1 F
1 ( ensure that) 482.13 205.33 P
1 (interrupts are disabled before calling the Client Interface handler) 72 193.33 P
1 (.) 338.27 193.33 P
1 (Once a client program starts execution, physical memory shall be managed by the client program. Since Open) 72 174.33 P
1 (Firmware does not know which physical memory locations the client program is using, Open Firmware shall) 72 162.33 P
1 (request physical memory) 72 150.33 P
1 (, if needed, from the client program \050using) 173.89 150.33 P
2 F
1 (alloc-r) 354.08 150.33 P
1 (eal-mem) 381.67 150.33 P
1 F
1 (\051.) 418.32 150.33 P
1 (In Real-Mode,) 72 131.33 P
2 F
1 (claim) 134.82 131.33 P
1 F
1 ( methods) 158.15 131.33 P
4 F
1 (shall) 199.04 131.33 P
1 F
1 ( not allocate more pages than are necessary to satisfy the request.) 218.49 131.33 P
2 12 Q
(5.2.6.  Client Interface \050V) 72 106 T
(irtual-Mode\051) 201.19 106 T
1 10 Q
1 (Client interface calls are essentially "subroutine" calls to Open Firmware. Hence, the client interface executes in) 72 89.33 P
1 (the environment of its client, including any translations that the OS has established. E.g., addresses passed in to) 72 77.33 P
52 698 54 720 R
V
52 572 54 594 R
V
FMENDPAGE
%%EndPage: "11" 11
%%Page: "12" 12
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(12) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
1 10 Q
0 X
0 0 0 1 0 0 0 K
1 (the client interface are assumed to be valid virtual addresses within the scope of the OS. Any DSI/ISI interrupts) 72 713.33 P
1 (are either invalid addresses or caused by HT) 72 701.33 P
1 (AB "spills". In either case, the OS has the responsibility for the) 255.65 701.33 P
1 (handling of such exceptions.) 72 689.33 P
2 9 Q
0.9 (Note: addr) 108 671 P
0.9 (esses that the Open Firmwar) 150.48 671 P
0.9 (e internal use will be those that wer) 264.4 671 P
0.9 (e established) 406.28 671 P
0.9 (by the Device interface \050or) 108 661 P
0.9 (, by subsequent actions of the Client or User interface\051. Thus,) 212.24 661 P
0.9 (the client must pr) 108 651 P
0.9 (eserve these Open Firmwar) 178.28 651 P
0.9 (e translations if it takes over the virtual) 286.54 651 P
0.9 (memory management function.) 108 641 P
1 10 Q
0.94 (In addition to using existing translations, the Client Interface might require the establishment of new translations) 72 626.33 P
1 (\050e.g., due to) 72 614.33 P
5 F
2.4 (map-in) 124.99 614.33 P
1 F
1 ( calls during) 160.99 614.33 P
5 F
2.4 (open) 215.93 614.33 P
1 F
1 ( time\051, or the removal of old translations \050e.g., during) 239.93 614.33 P
5 F
2.4 (map-out) 465.46 614.33 P
1 F
1 ( calls) 507.46 614.33 P
1 (during) 72 602.33 P
5 F
2.4 (close) 101.61 602.33 P
1 F
1 ( time\051. Since this requires altering the Client\325) 131.61 602.33 P
1 (s translation resources \050e.g., HT) 318.6 602.33 P
1 (AB\051, possibly) 449.27 602.33 P
1 (handling spill conditions, Open Firmware can not know how to perform these updates to the HT) 72 590.33 P
1 (AB.) 471.16 590.33 P
1 (Hence, there) 72 571.33 P
4 F
1 (shall) 127.03 571.33 P
1 F
1 ( be) 146.48 571.33 P
3 F
2.4 (callback) 162.92 571.33 P
1 F
1 ( services provided by the client for use by Open Firmware for such actions;) 210.92 571.33 P
1 (see section) 72 559.33 P
1 (9.6.2..) 119.1 559.33 P
1 (In order to let clients \050i.e., tar) 72 540.33 P
1 (get operating systems\051 know where Open Firmware lives in the address space, the) 194.74 540.33 P
1 (following rules) 72 528.33 P
4 F
1 (shall) 137.33 528.33 P
1 F
1 ( be followed by an Open Firmware implementation for PowerPC and by client programs.) 156.78 528.33 P
1 (Open Firmware:) 72 509.33 P
5 11 Q
(\245) 108 490.33 T
1 10 Q
(Open Firmware) 114.6 490.33 T
4 F
(shall) 180.14 490.33 T
1 F
( maintain its "translations\325 "mmu"-node property \050see section) 199.59 490.33 T
(6.2.6.\051) 447.36 490.33 T
5 11 Q
(\245) 108 475.33 T
1 10 Q
(Open Firmware\325) 114.6 475.33 T
(s) 180.42 475.33 T
2 F
(claim) 186.81 475.33 T
1 F
( methods) 210.14 475.33 T
4 F
(shall) 249.03 475.33 T
1 F
(not allocate more pages than are necessary to satisfy the) 270.98 475.33 T
(request.) 117 463.33 T
5 11 Q
-0.81 (\245) 108 448.33 P
1 10 Q
-0.31 (When a client executes) 114.6 448.33 P
2 F
-0.31 (set-callback) 208.34 448.33 P
1 F
-0.31 (, Open Firmware) 258.89 448.33 P
4 F
-0.31 (shall) 328.52 448.33 P
1 F
-0.31 ( attempt to invoke the "translate" callback.) 347.96 448.33 P
-0.01 (If the translate callback  is implemented, Open Firmware) 117 436.33 P
4 F
-0.01 (shall) 347.4 436.33 P
1 F
-0.01 ( cease use of address translation hard-) 366.85 436.33 P
(ware, instead using the client callbacks for changes to address translation.) 117 424.33 T
1 (The) 117 409.33 P
2 F
1 (exit) 136.05 409.33 P
1 F
1 ( service must continue to work after a) 151.6 409.33 P
2 F
1 (set-callback) 312.9 409.33 P
1 F
1 ( that takes over address translation. This) 363.45 409.33 P
1 (implies that Open Firmware takes responsibililty for address translation hardware upon) 117 397.33 P
2 F
1 (exit) 479.34 397.33 P
1 F
1 ( and must) 494.89 397.33 P
1 (maintain internal information about translations that it requests of the client.) 117 385.33 P
1 (Client Programs:) 72 366.33 P
5 11 Q
-0.92 (\245) 108 347.33 P
1 10 Q
-0.35 (Client programs that take control of the management of address translation hardware and expect to be) 114.6 347.33 P
(able to subsequently invoke Open Firmware client services must provide callbacks to assist Open) 117 335.33 T
(Firmware in address translation \050see section) 117 323.33 T
(9.6.2.\051.) 295.3 323.33 T
5 11 Q
(\245) 108 308.33 T
1 10 Q
(A client program shall not directly manipulate any address translation hardware before it either a\051) 114.6 308.33 T
(ceases to invoke OF client services or b\051 issues a) 117 296.33 T
2 F
(set-callback) 314.74 296.33 T
1 F
(to install the "translate" callback.) 367.79 296.33 T
2 9 Q
0.9 (Note: The intended sequence is that a client pr) 108 278 P
0.9 (ogram will \336rst issue a set-callback and) 293.03 278 P
0.9 (then take contr) 108 268 P
0.9 (ol of addr) 168.13 268 P
0.9 (ess translation hardwar) 207.27 268 P
0.9 (e.  Addr) 299.91 268 P
0.9 (ess translation hardwar) 332.79 268 P
0.9 (e includes) 425.43 268 P
0.9 (BA) 108 258 P
0.9 (T r) 119.83 258 P
0.9 (egisters, page table, segment r) 132.82 258 P
0.9 (egisters, Machine State Register and the interrupt vec-) 251.24 258 P
0.9 (tors r) 108 248 P
0.9 (elating to translation faults.) 129.98 248 P
2 12 Q
(5.2.7.  User Interface \050Real-Mode\051) 72 224 T
1 10 Q
1.29 (In Real-Mode, Open Firmware regains total control of the system. As with the Client interface in Real-Mode, it) 72 207.33 P
4 F
1.89 (shall) 72 195.33 P
1 F
1.89 ( save the state of the translation resources \050including interrupt vectors\051 upon entry and) 91.45 195.33 P
4 F
1.89 (shall) 464.55 195.33 P
1 F
1.89 ( restore them) 484 195.33 P
1 (upon exit.) 72 183.33 P
2 12 Q
(5.2.8.  User Interface \050V) 72 158 T
(irtual-Mode\051) 193.85 158 T
1 10 Q
1 (When the User interface is invoked, Open Firmware is responsible for managing the machine. Therefore, it will) 72 141.33 P
1 (take over control of any relevant interrupt vectors for its own handling. In particular) 72 129.33 P
1 (, it will take over DSI/ISI) 420.64 129.33 P
1 (handling in order to report errors to the user for bad addresses, protection violations, etc. However) 72 117.33 P
1 (, as described) 479.85 117.33 P
1 (above, one source of DSI/ISI may simply be HT) 72 105.33 P
1 (AB spills. As with the case of) 272.78 105.33 P
5 F
2.4 (map-in) 401.44 105.33 P
1 F
1 ( and) 437.44 105.33 P
5 F
2.4 (map-out) 458.88 105.33 P
1 F
1 ( calls,) 500.88 105.33 P
1 (the User interface can not know how to handle such spill conditions, itself, or even if this is, in fact, a spill) 72 93.33 P
1 (versus a bad address.) 72 81.33 P
52 102 54 112 R
V
FMENDPAGE
%%EndPage: "12" 12
%%Page: "13" 13
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(13) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
1 10 Q
0 X
0 0 0 1 0 0 0 K
1 (Hence, there) 72 713.33 P
4 F
1 (shall) 127.03 713.33 P
1 F
1 ( be a) 146.48 713.33 P
3 F
2.4 (callback) 170.86 713.33 P
1 F
1 ( service provided by the client for use by Open Firmware to resolve such) 218.86 713.33 P
1 (translations; see section) 72 701.33 P
1 (9.6.2.) 171.49 701.33 P
196.49 700.24 193.99 700.24 2 L
V
0.49 H
0 Z
N
1 (.) 193.99 701.33 P
2 14 Q
(6.  Pr) 72 670.67 T
(operties) 104.02 670.67 T
1 10 Q
1 (This section describes the standard properties of a PowerPC Open Firmware implementation.) 72 653.33 P
2 14 Q
(6.1.  Root node pr) 72 622.67 T
(operties) 178.3 622.67 T
1 10 Q
1 (The following properties of the root node \050) 72 605.33 P
3 F
2.4 ("/") 250.36 605.33 P
1 F
1 (\051 shall be created by an Open Firmware implementation.) 268.36 605.33 P
2 9 Q
0.9 (Note: Note that the r) 108 587 P
0.9 (oot node typically corr) 190.91 587 P
0.9 (esponds to the common pr) 280.19 587 P
0.9 (ocessor bus in a) 384.62 587 P
0.9 (PowerPC system.) 108 577 P
5 10 Q
("#address-cells") 72 562.33 T
1 F
1 (Standard property) 90 547.33 P
1 (, encoded as with) 162.28 547.33 P
5 F
2.4 (encode-int) 238.21 547.33 P
1 F
1 (, that speci\336es the number of cells required to represent) 298.21 547.33 P
1 (physical addresses on the processor bus; the value of) 90 537.33 P
3 F
2.4 ("#address-cells") 312.57 537.33 P
1 F
1 ( for the processor bus) 408.57 537.33 P
4 F
1 (shall) 502.16 537.33 P
1 F
1 ( be) 521.61 537.33 P
3 F
(1) 90 527.33 T
1 F
(.) 96 527.33 T
5 F
("clock-frequency") 72 509.33 T
1 F
1 (Standard property) 90 494.33 P
1 (, encoded as with) 162.28 494.33 P
5 F
2.4 (encode-int) 238.21 494.33 P
1 F
1 (, that represents the primary system bus speed \050in hertz\051.) 298.21 494.33 P
5 F
("system-id") 72 476.33 T
1 F
1 (Standard property) 90 461.33 P
1 (, encoded as with encode-string, that contains the identi\336cation of the computer system.) 162.28 461.33 P
1 (This string shall be unique across all systems and all manufacturers. If the system-id begins with "0", it) 90 451.33 P
1 (shall be of the form "0nnnnnnmmmmmm" where nnnnnn is a sequence of 6 uppercase hexadecimal digits) 90 441.33 P
1 (representing a 24-bit Or) 90 431.33 P
1 (ganizationally Unique Identi\336er \050OUI\051 assigned by the IEEE Registration Authority) 188.63 431.33 P
1 (Committee, and mmmmmm is a sequence of 6 uppercase hexadecimal digits representing a 24-bit binary) 90 421.33 P
1 (number assigned by the manufacturer to assure uniqueness.) 90 411.33 P
1 (Note: For systems with built-in ethernet or other IEEE 802-style interfaces, the 6-byte MAC address) 90 393.33 P
1 (assigned to that interface meets the requirements and should be used as the system-id.) 90 383.33 P
2 14 Q
(6.2.  CPU pr) 72 354.67 T
(operties) 146.02 354.67 T
2 12 Q
(6.2.1.  The Device T) 72 328 T
(r) 172.1 328 T
(ee) 177.22 328 T
1 10 Q
0.97 (Open Firmware requires that the multiple instances of any device that appears more than once in the device tree) 72 311.33 P
1 (must be distinguishable by means of their \322reg\323 properties. The \322reg\323 property must express the \322address\323 of) 72 299.33 P
1 (each node relative to its parent \322bus\323.  Furthermore, the core speci\336cation says that the root node of the device) 72 287.33 P
1 (tree usually represents the \322main physical bus\323 of the system.  Thus, if processors are not directly addressable) 72 275.33 P
1 (on the main physical bus, as is expected to be the case on many/most PowerPC-based systems, the CPU nodes) 72 263.33 P
0.96 (on such systems may not be children of the root node but must instead be children of a pseudo-device node.  In) 72 251.33 P
1 (this case, the name of the pseudo-device node, which will usually be a child of the root node, shall be \322cpus\323.) 72 239.33 P
1 (The \322cpus\323 node shall have one child node of device-type \322cpu\323 for each processor) 72 220.33 P
1 (. The value of the \322reg\323) 417.4 220.33 P
1 (property of each CPU node shall be a prop-encoded-array) 72 208.33 P
1 (, an integer encoded as with encode-int; its textual) 310.39 208.33 P
1 (representation shall be the hexadecimal representation of the integer) 72 196.33 P
1 (..) 352.16 196.33 P
2 9 Q
0.9 (Note: It is r) 108 178 P
0.9 (ecommended to have the number used in the r) 154.77 178 P
0.9 (eg pr) 339.3 178 P
0.9 (operty r) 359.78 178 P
0.9 (elated to the inter) 391.76 178 P
0.9 (-) 461.86 178 P
0.9 (pr) 108 168 P
0.9 (ocessor iinterrupt destination used by the platform.) 116.84 168 P
2 12 Q
(6.2.2.  CPUS Node Pr) 72 144 T
(operties) 181.44 144 T
1 10 Q
1 (The following properties shall be created within the "cpus" node.) 72 127.33 P
5 F
("#address-cells") 72 110.33 T
1 F
1 (Standard) 90 95.33 P
4 F
1 (pr) 129.05 95.33 P
1 (op-name) 137.57 95.33 P
1 F
1 ( to de\336ne the number of cells required to represent the physical addresses for the "cpu") 172.56 95.33 P
1 (nodes \050i.e., the children of the "cpus" node\051.) 90 85.33 P
52 650 54 660 R
V
52 602 54 612 R
V
52 524 54 554 R
V
52 350 54 364 R
V
52 82 54 203 R
V
FMENDPAGE
%%EndPage: "13" 13
%%Page: "14" 14
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(14) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
4 10 Q
0 X
0 0 0 1 0 0 0 K
1 (pr) 90 713.33 P
1 (op-encoded-array) 98.52 713.33 P
1 F
1 (: Integer constant 1, encoded as with) 170.72 713.33 P
5 F
2.4 (encode-int) 326.58 713.33 P
1 F
1 (.) 386.58 713.33 P
1 (   The value of) 90 695.33 P
3 F
2.4 ("#address-cells") 156.54 695.33 P
1 F
1 ( for the "cpus" node) 252.54 695.33 P
4 F
1 (shall) 343.35 695.33 P
1 F
1 ( be) 362.8 695.33 P
3 F
2.4 (1) 379.24 695.33 P
1 F
1 (.) 385.24 695.33 P
5 F
("#size-cells") 72 677.33 T
1 F
1 (Standard) 90 662.33 P
4 F
1 ( pr) 129.05 662.33 P
1 (op-name) 141.07 662.33 P
1 F
1 (to de\336ne the number of cells necessary to represent the length of a physical address) 179.56 662.33 P
(range.) 90 652.33 T
4 F
1 (pr) 90 634.33 P
1 (op-encoded-array) 98.52 634.33 P
1 F
1 (: Integer constant 0, encoded as with) 170.72 634.33 P
2 F
1 (encode-int.) 326.58 634.33 P
1 F
1 (The value of "#size-cells" for the "cpus" pseudo-device node is 0 because the processors that are) 90 616.33 P
1 (represented by the cpu nodes do not consume any physical address space.) 90 606.33 P
2 12 Q
(6.2.3.  CPU Node Pr) 72 583 T
(operties) 174.77 583 T
1 10 Q
1 (For each CPU in the system, a cpu-node) 72 566.33 P
4 F
1 (shall) 243.59 566.33 P
1 F
1 ( be de\336ned as a child of) 263.04 566.33 P
3 F
2.4 ("cpus") 367.52 566.33 P
1 F
1 ( The following properties apply) 403.52 566.33 P
1 (to each of these nodes.) 72 554.33 P
5 F
("name") 72 535.33 T
1 F
1 (Open Firmware standard property) 90 520.33 P
1 (. The value of the is property shall be of the form: "PowerPC,XXX",) 228.15 520.33 P
1 (where XXX is 601, 603, 604 etc.) 90 510.33 P
5 F
2.4 ("device_type") 72 492.33 P
1 F
1 (Open Firmware standard property) 90 477.33 P
1 (. The value of this property for CPU nodes) 228.15 477.33 P
4 F
1 (shall) 410.46 477.33 P
1 F
1 ( be) 429.91 477.33 P
3 F
2.4 ("cpu") 446.35 477.33 P
1 F
1 (.) 476.35 477.33 P
5 F
("reg") 72 459.33 T
1 F
1 (Standard) 90 444.33 P
4 F
1 (pr) 129.05 444.33 P
1 (op-name) 137.57 444.33 P
1 F
1 (to de\336ne a cpu node\325) 176.06 444.33 P
1 (s unit-address.) 263.38 444.33 P
4 F
1 (pr) 90 426.33 P
1 (op-encoded-array) 98.52 426.33 P
1 F
1 (: an integer encoded as with) 170.72 426.33 P
2 F
1 (encode-int) 291.14 426.33 P
1 F
1 (; its textual representation shall be the) 335.58 426.33 P
1 (hexadecimal representation of the integer) 90 416.33 P
1 (.) 258.96 416.33 P
1 (For a cpu node, the value of the "reg" property shall be the per) 90 398.33 P
1 (-processor interrupt line assigned to the) 352.57 398.33 P
1 (processor represented by the node. For a uni-processor system the value of the "reg" property shall be zero.) 90 388.33 P
2 9 Q
0.9 (Note: W) 108 371 P
0.9 (ith r) 140.98 371 P
0.9 (espect to the r) 158.46 371 P
0.9 (eg pr) 214.73 371 P
0.9 (operty) 235.21 371 P
0.9 (, the speci\336cation of encoded int is true only for the) 259.71 371 P
0.9 (case of the \322cpus\323 pseudo-bus because, if an  implementation of a PowerPC system puts) 108 361 P
0.9 (the CPUs on a r) 108 351 P
0.9 (eal bus, e.g., the \322main physical addr) 172.43 351 P
0.9 (ess bus\323 r) 319.18 351 P
0.9 (epr) 358.33 351 P
0.9 (esented by the r) 371.16 351 P
0.9 (oot) 434.44 351 P
0.9 (node, the r) 108 341 P
0.9 (eg pr) 150.88 341 P
0.9 (operty would be in the form r) 171.37 341 P
0.9 (equir) 290.1 341 P
0.9 (ed by that bus .) 310.44 341 P
5 10 Q
("cpu-version") 72 326.33 T
1 F
0.86 (Standard property) 90 311.33 P
0.86 (, encoded as with) 162.14 311.33 P
5 F
2.07 (encode-int) 237.52 311.33 P
1 F
0.86 (, that represents the processor type. This value is obtained) 297.52 311.33 P
1 (by reading the Processor V) 90 301.33 P
1 (ersion Register of the CPU.) 201.2 301.33 P
5 F
("clock-frequency") 72 283.33 T
1 F
1 (Standard property) 90 268.33 P
1 (, encoded as with) 162.28 268.33 P
5 F
2.4 (encode-int) 238.21 268.33 P
1 F
1 (, that represents the internal processor speed \050in hertz\051 of) 298.21 268.33 P
1 (this node.) 90 258.33 P
5 F
("timebase-frequency") 72 240.33 T
1 F
1 (Standard property) 90 225.33 P
1 (, encoded as with) 162.28 225.33 P
5 F
2.4 (encode-int) 238.21 225.33 P
1 F
1 (, that represents the rate \050in hertz\051 at which the PowerPC) 298.21 225.33 P
1 (T) 90 215.33 P
1 (imeBase and Decrementer registers increment.) 95.76 215.33 P
1 (Note: The 601 PowerPC does not have a timebase frequency) 90 197.33 P
1 (, therefore on a 601 PowerPC the value) 341.36 197.33 P
1 (reported in this property shall be 1 billion which represents the logical rate of the real time clock.) 90 187.33 P
5 F
("64-bit") 72 169.33 T
4 F
1 (pr) 90 154.33 P
1 (op-encoded-array) 98.52 154.33 P
1 F
1 (: <none>) 170.72 154.33 P
1 (This property) 90 136.33 P
1 (, if present, indicates that the PowerPC microprocessor de\336ned by this CPU node is a 64-bit) 144.51 136.33 P
1 (implementation of the PowerPC architecture. The absence of this property indicates that the microprocessor) 90 126.33 P
1 (de\336ned by this CPU node is a 32 bit implementation of the PowerPC architecture) 90 116.33 P
5 F
("603-translation") 72 98.33 T
4 F
1 (pr) 90 83.33 P
1 (op-encoded-array) 98.52 83.33 P
1 F
1 (: <none>) 170.72 83.33 P
52 563 54 720 R
V
52 338 54 466 R
V
FMENDPAGE
%%EndPage: "14" 14
%%Page: "15" 15
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(15) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
1 10 Q
0 X
0 0 0 1 0 0 0 K
1 (This property) 90 713.33 P
1 (, if present, indicates that the PowerPC microprocessor de\336ned by this CPU node uses the) 144.51 713.33 P
1 (PowerPC 603 de\336ned mechanism to update its T) 90 703.33 P
1 (ranslation Lookaside Buf) 291.92 703.33 P
1 (fers \050TLBs\051. The absence of this) 394.84 703.33 P
1 (property indicates that the PowerPC microprocessor de\336ned by this CPU node does not use the PowerPC) 90 693.33 P
1 (603 de\336ned mechanism to update its TLBs.) 90 683.33 P
5 F
("603-power-management") 72 665.33 T
4 F
1 (pr) 90 650.33 P
1 (op-encoded-array) 98.52 650.33 P
1 F
1 (: <none>) 170.72 650.33 P
1 (This property) 90 632.33 P
1 (, if present, indicates that the PowerPC microprocessor de\336ned by this CPU node implements) 144.51 632.33 P
1 (the PowerPC 603 de\336ned power management states. The absence of this property indicates that the) 90 622.33 P
1 (PowerPC microprocessor de\336ned by this CPU node does not support the PowerPC 603 de\336ned power) 90 612.33 P
1 (management states.) 90 602.33 P
2 12 Q
(6.2.4.  TLB pr) 72 579 T
(operties) 143.8 579 T
1 10 Q
1.41 (Since the PowerPC architecture de\336nes the MMU as being part of the processor) 72 562.33 P
1.41 (, the properties de\336ned by Sec-) 408.51 562.33 P
1 (tion 3.6.5 of [1] and the following MMU-related properties shall be presented under "cpu" nodes.) 72 550.33 P
5 F
("tlb-size") 72 533.33 T
1 F
1 (Standard property) 90 518.33 P
1 (, encoded as with) 162.28 518.33 P
5 F
2.4 (encode-int) 238.21 518.33 P
1 F
1 (, that represents the total number of TLB entries.) 298.21 518.33 P
5 F
("tlb-sets") 72 500.33 T
1 F
1 (Standard property) 90 485.33 P
1 (, encoded as with encode-int, that represents the number of associativity sets of the TLB.) 162.28 485.33 P
1 (A value of 1 indicates that the TLB is fully-associative.) 90 475.33 P
2 12 Q
(6.2.5.  Internal \050L1\051 cache pr) 72 452 T
(operties) 218.44 452 T
1 10 Q
1 (The PowerPC architecture de\336nes a Harvard-style cache architecture; however) 72 435.33 P
1 (, uni\336ed caches are an) 395.05 435.33 P
1 (implementation option. All of the PowerPC cache instructions act upon a cache "block" \050also referred to as a) 72 423.33 P
1 (cache "line"\051. The internal \050also referred to as "L1"\051 caches of PowerPC processors are represented in the Open) 72 411.33 P
1 (Firmware device tree by the following properties contained under) 72 399.33 P
3 F
2.4 ("cpu") 346.22 399.33 P
1 F
1 ( nodes.) 376.22 399.33 P
5 F
("cache-unif) 72 380.33 T
(ied") 138 380.33 T
1 F
1 (This property) 90 365.33 P
1 (, if present, indicates that the internal cache has a uni\336ed or) 144.51 365.33 P
1 (ganization. Absence of this) 392.78 365.33 P
1 (property indicates that the internal caches are implemented as separate instruction and data caches.) 90 355.33 P
5 F
("i-cache-size") 72 337.33 T
1 F
1 (Standard property) 90 322.33 P
1 (, encoded as with) 162.28 322.33 P
5 F
2.4 (encode-int) 238.21 322.33 P
1 F
1 (, that represents the total size \050in bytes\051 of the internal) 298.21 322.33 P
1 (instruction cache.) 90 312.33 P
5 F
("i-cache-sets") 72 294.33 T
1 F
1 (Standard property) 90 279.33 P
1 (, encoded as with) 162.28 279.33 P
5 F
2.4 (encode-int) 238.21 279.33 P
1 F
1 (, that represents number of associativity sets of the) 298.21 279.33 P
1 (internal instruction cache. A value of 1 signi\336es that the instruction cache is fully associative.) 90 269.33 P
5 F
("i-cache-block-size") 72 251.33 T
1 F
0.86 (Standard property) 90 236.33 P
0.86 (, encoded as with) 162.14 236.33 P
5 F
2.05 (encode-int) 237.49 236.33 P
1 F
0.86 (, that represents the internal instruction cache's block size,) 297.49 236.33 P
1 (in bytes.) 90 226.33 P
5 F
("d-cache-size") 72 208.33 T
1 F
1 (Standard property) 90 193.33 P
1 (, encoded as with) 162.28 193.33 P
5 F
2.4 (encode-int) 238.21 193.33 P
1 F
1 (, that represents the total size \050in bytes\051 of the internal) 298.21 193.33 P
1 (data cache.) 90 183.33 P
5 F
("d-cache-sets") 72 165.33 T
1 F
1 (Standard property) 90 150.33 P
1 (, encoded as with) 162.28 150.33 P
5 F
2.4 (encode-int) 238.21 150.33 P
1 F
1 (, that represents number of associativity sets of the) 298.21 150.33 P
1 (internal data cache. A value of 1 signi\336es that the data cache is fully associative.) 90 140.33 P
5 F
("d-cache-block-size") 72 122.33 T
1 F
1 (Standard property) 90 107.33 P
1 (, encoded as with) 162.28 107.33 P
5 F
2.4 (encode-int) 238.21 107.33 P
1 F
1 (, that represents the internal \050L1\051 data cache's block size,) 298.21 107.33 P
1 (in bytes.) 90 97.33 P
5 F
("l2-cache") 72 79.33 T
FMENDPAGE
%%EndPage: "15" 15
%%Page: "16" 16
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(16) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
1 10 Q
0 X
0 0 0 1 0 0 0 K
1 (Standard property) 90 713.33 P
1 (, encoded as with) 162.28 713.33 P
5 F
2.4 (encode-int) 238.21 713.33 P
1 F
1 (, that represents another level of cache in the memory) 298.21 713.33 P
(hierarchy) 90 703.33 T
(.) 127.11 703.33 T
1 (Absence of this property indicates that no further levels of cache are present. If present, its value is the) 90 685.33 P
4 F
1 (phandle) 90 675.33 P
1 F
1 ( of the device node that represents the L2 cache.) 122.22 675.33 P
2 12 Q
(6.2.6.  Memory Management Unit pr) 72 652 T
(operties) 259.75 652 T
1 10 Q
1.51 (T) 72 635.33 P
1.51 (o aid a client in "taking over" the translation mechanism and still interact with Open Firmware \050via the clie) 77.41 635.33 P
4 F
1.51 (nt) 532.22 635.33 P
1.78 (interface) 72 623.33 P
1 F
1.78 (\051, the client needs to know what translations have been established by Open Firmware. The following) 107.55 623.33 P
1 (standard property shall exist within the package to which the "mmu" property of the /chosen package refers.) 72 611.33 P
5 F
("translations") 72 594.33 T
1 F
1 (This property) 90 579.33 P
1 (, consisting of sets of translations, de\336nes the currently active translations that have been) 144.51 579.33 P
1 (established by Open Firmware \050e.g., using map\051. Each set has the following format:) 90 569.33 P
3 F
2.4 (\050 virt size phys mode \051) 126 551.33 P
1 F
1 (Each value is encoded as with) 90 533.33 P
5 F
2.4 (encode-int) 218.75 533.33 P
1 F
1 (.) 278.75 533.33 P
2 14 Q
(6.3.  External \050L2,L3...\051 cache node pr) 72 504.67 T
(operties) 298.07 504.67 T
1 10 Q
1 (Some systems might include external \050L2\051 cache\050s\051. As with the internal caches, they can be implemented as) 72 487.33 P
1 (either Harvard-style or uni\336ed. Unlike the L1 properties, that are contained within the) 72 475.33 P
3 F
2.4 ("cpu") 430.77 475.33 P
1 F
1 ( nodes, L2 caches) 460.77 475.33 P
1 (are contained within other device tree nodes.) 72 463.33 P
1 (The following properties de\336ne the characteristics of such L2 caches. These properties) 72 444.33 P
4 F
1 (shall) 433.08 444.33 P
1 F
1 ( be contained as a) 452.53 444.33 P
0.99 (child node of one of the CPU nodes; this is to allow path-name access to the node. All) 72 432.33 P
3 F
2.36 ("cpu") 436.63 432.33 P
1 F
0.99 ( nodes that share) 466.63 432.33 P
1 (the same L2 cache \050including the cpu node under which the L2 cache node is contained\051) 72 420.33 P
4 F
1 (shall) 443.47 420.33 P
1 F
1 ( contain an) 462.92 420.33 P
3 F
2.4 ("l2-) 512.3 420.33 P
2.4 (cache") 72 408.33 P
1 F
1 ( property whose value is the) 108 408.33 P
6 F
2.4 (phandle) 228.98 408.33 P
1 F
1 ( of that L2 cache node.) 270.98 408.33 P
2 9 Q
0.9 (Note: it is possible to extend this scheme to arbitrary levels of secondary) 108 390 P
0.9 (, tertiary) 394.27 390 P
0.9 (, etc.) 428.66 390 P
0.9 (caches. The) 108 380 P
3 F
2.16 ("l2-cache") 156.55 380 P
2 F
0.9 ( pr) 210.55 380 P
0.9 (operty shall be used in one level of the cache hierar) 222.53 380 P
0.9 (chy to) 426.86 380 P
0.9 (r) 108 370 P
0.9 (epr) 111.83 370 P
0.9 (esent the next level. The device node for a subsequent level shall appear as a child of) 124.67 370 P
0.9 (one of the caches in the hierar) 108 360 P
0.9 (chy to allow path-name traversal.) 228.22 360 P
5 10 Q
("device-type") 72 345.33 T
1 F
1 (Open Firmware Standard property; the device-type of L2-cache nodes) 90 330.33 P
4 F
1 (shall) 381.98 330.33 P
1 F
1 ( be) 401.43 330.33 P
3 F
2.4 ("cache") 417.87 330.33 P
1 F
1 (.) 459.87 330.33 P
5 F
("cache-unif) 72 312.33 T
(ied") 138 312.33 T
1 F
1 (This property) 90 297.33 P
1 (, if present, indicates that the L2 cache has a uni\336ed or) 144.51 297.33 P
1 (ganization. Absence of this property) 373.34 297.33 P
1 (indicates that the L2 caches are implemented as separate instruction and data caches.) 90 287.33 P
5 F
("i-cache-size") 72 269.33 T
1 F
1 (Standard property) 90 254.33 P
1 (, encoded as with) 162.28 254.33 P
5 F
2.4 (encode-int) 238.21 254.33 P
1 F
1 (, that represents the total size \050in bytes\051 of the L2) 298.21 254.33 P
1 (instruction cache.) 90 244.33 P
5 F
("i-cache-sets") 72 226.33 T
1 F
1 (Standard property) 90 211.33 P
1 (, encoded as with) 162.28 211.33 P
5 F
2.4 (encode-int) 238.21 211.33 P
1 F
1 (, that represents number of associativity sets of the L2) 298.21 211.33 P
1 (instruction cache. A value of 1 signi\336es that the instruction cache is fully associative.) 90 201.33 P
5 F
("d-cache-size") 72 183.33 T
1 F
1 (Standard property) 90 168.33 P
1 (, encoded as with) 162.28 168.33 P
5 F
2.4 (encode-int) 238.21 168.33 P
1 F
1 (, that represents the total size \050in bytes\051 of the L2 data) 298.21 168.33 P
(cache.) 90 158.33 T
5 F
("d-cache-sets") 72 140.33 T
1 F
1 (Standard property) 90 125.33 P
1 (, encoded as with) 162.28 125.33 P
5 F
2.4 (encode-int) 238.21 125.33 P
1 F
1 (, that represents number of associativity sets of the L2) 298.21 125.33 P
1 (instruction cache. A value of 1 signi\336es that the instruction cache is fully associative.) 90 115.33 P
5 F
("l2-cache") 72 97.33 T
52 548 54 558 R
V
FMENDPAGE
%%EndPage: "16" 16
%%Page: "17" 17
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(17) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
1 10 Q
0 X
0 0 0 1 0 0 0 K
1 (Standard property) 90 713.33 P
1 (, encoded as with) 162.28 713.33 P
5 F
2.4 (encode-int) 238.21 713.33 P
1 F
1 (, that represents another level of cache in the memory) 298.21 713.33 P
(hierarchy) 90 703.33 T
(.) 127.11 703.33 T
1 (Absence of this property indicates that no further levels of cache are present. If present, its value is the) 90 685.33 P
4 F
1 (phandle) 90 675.33 P
1 F
1 ( of the device node that represents the cache at the next level.) 122.22 675.33 P
2 14 Q
(7.  Methods) 72 646.67 T
1 10 Q
1 (This section describes the additional standard methods required of a PowerPC Open Firmware implementation.) 72 629.33 P
2 14 Q
(7.1.  MMU r) 72 598.67 T
(elated methods) 146 598.67 T
1 10 Q
0.98 (The mmu methods de\336ned by section 3.6.5. of [1]) 72 581.33 P
4 F
0.98 (shall) 283.58 581.33 P
1 F
0.98 ( be implemented by CPU nodes. The value of the) 303.02 581.33 P
5 F
2.35 (mode) 512.52 581.33 P
1 F
1 (parameter for the relevant methods \050e.g.,) 72 569.33 P
5 F
2.4 (map) 243.23 569.33 P
1 F
1 (\051) 261.23 569.33 P
4 F
1 (shall) 268.06 569.33 P
1 F
1 ( be the value that is contained within PTEs that control) 287.51 569.33 P
1 (W) 72 557.33 P
1 (rite-through, Cache-Inhibit, Memory-coherent, Guarded and the 2 protection bits; thus, its format is:) 81.04 557.33 P
5 F
2.4 (WIMGxPP) 72 545.33 P
1 F
1 (, where x is a reserved bit that) 112.89 545.33 P
4 F
1 (shall) 243.36 545.33 P
1 F
1 ( be 0. In order for I/O accesses to be properly performed in a) 262.81 545.33 P
1 (PowerPC system, address ranges that are mapped by) 72 533.33 P
5 F
2.4 (map-in) 293.02 533.33 P
4 F
1 (shall) 332.52 533.33 P
1 F
1 ( be marked as Cache-Inhibited, Guarded.) 351.97 533.33 P
1 (The default mode \050i.e., the mode speci\336ed by the value "-1" for the "mode" ar) 72 514.33 P
1 (gument is -1\051 for the "map-in") 396.8 514.33 P
1 (and "modify" mmu methods of CPU nodes shall be appropriate for memory if the beginning of the physical) 72 502.33 P
1 (address range af) 72 490.33 P
1 (fected by the operation refers to system memory) 138.79 490.33 P
1 (, and appropriate for I/O devices otherwise.) 338.71 490.33 P
2 14 Q
(8.  Client Interface Requir) 72 459.67 T
(ements) 229.22 459.67 T
1 10 Q
1 (A PowerPC Open Firmware implementation) 72 442.33 P
4 F
1 (shall) 257.82 442.33 P
1 F
1 ( implement a client interface \050as de\336ned in chapter 6 of [1]\051) 277.27 442.33 P
1 (according to the speci\336cations contained within this section.) 72 430.33 P
2 14 Q
(8.1.) 72 399.67 T
(Calling Conventions) 100 399.67 T
2 10 Q
(Notes) 72 114.83 T
1 (1.) 108 99.83 P
1 F
1 (Only the non-volatile \336elds \050) 119 99.83 P
3 F
2.4 (cr2-cr4) 238.55 99.83 P
1 F
1 (\051 need to be preserved.) 280.55 99.83 P
2 F
1 (2.) 108 83.83 P
1 F
1 (As de\336ned by section 6.3.1. of [1].) 119 83.83 P
109 360.5 179.5 378 R
6 X
V
2 12 Q
0 X
(Register\050s\051) 114 364 T
180.5 360.5 467.5 378 R
6 X
V
0 X
(      V) 186 364 T
(alue) 211.56 364 T
468.5 360.5 512 378 R
6 X
V
0 X
(Notes) 474 364 T
5 10 Q
(%msr) 114 348.33 T
2 F
(pr) 186 348.33 T
(eserved by client interface) 195.82 348.33 T
5 F
(%cr) 114 333.33 T
2 F
(pr) 186 333.33 T
(eserved by client interface) 195.82 333.33 T
(1) 481.5 333.33 T
5 F
(%r1-%r2) 114 318.33 T
2 F
(pr) 186 318.33 T
(eserved by client interface) 195.82 318.33 T
5 F
(%r3) 114 303.33 T
2 F
(argument array addr) 186 303.33 T
(ess on client interface entry) 276.92 303.33 T
(2) 481.5 303.33 T
(r) 186 288.33 T
(esult value \050) 190.26 288.33 T
5 F
(true) 241.37 288.33 T
2 F
( or) 265.37 288.33 T
5 F
(false) 279.81 288.33 T
2 F
(\051 on client interface r) 309.81 288.33 T
(eturn) 399.05 288.33 T
(2) 481.5 288.33 T
5 F
(%r13-%r31) 114 273.33 T
2 F
(pr) 186 273.33 T
(eserved by client interface) 195.82 273.33 T
5 F
(%sprg0-) 114 256.33 T
(%sprg3) 114 244.33 T
2 F
(pr) 186 256.33 T
(eserved by client interface) 195.82 256.33 T
5 F
(%fpscr) 114 229.33 T
2 F
(pr) 186 229.33 T
(eserved by client interface) 195.82 229.33 T
5 F
(%f0-%f31) 114 212.33 T
2 F
(pr) 186 212.33 T
(eserved by client interface) 195.82 212.33 T
5 F
(%lr) 114 195.33 T
1 F
(,) 131.6 195.33 T
5 F
(%ctr) 114 183.33 T
1 F
(,) 137.6 183.33 T
5 F
(%xer) 114 171.33 T
2 F
(unde\336ned) 186 195.33 T
(Other SPRs) 114 156.33 T
(pr) 186 156.33 T
(eserved by client interface) 195.82 156.33 T
1 F
(3) 474 156.33 T
1 7.5 Q
(T) 252.75 139 T
(able 1.) 256.81 139 T
( Register usage conventions) 284.3 139 T
108 378 108 153 2 L
V
2 H
0 Z
N
180 380 180 151 2 L
V
1 H
N
468 380 468 151 2 L
V
N
513 378 513 153 2 L
V
2 H
N
107 379 514 379 2 L
V
N
109 360.25 512 360.25 2 L
V
0.5 H
N
109 357.75 512 357.75 2 L
V
N
107 344 514 344 2 L
V
1 H
N
107 329 514 329 2 L
V
N
107 314 514 314 2 L
V
N
179.5 299 514 299 2 L
4 X
V
N
107 284 514 284 2 L
0 X
V
N
107 267 514 267 2 L
V
N
107 240 514 240 2 L
V
N
107 223 514 223 2 L
V
N
107 206 514 206 2 L
V
N
107 167 514 167 2 L
V
N
107 152 514 152 2 L
V
2 H
N
52 487 54 540 R
V
FMENDPAGE
%%EndPage: "17" 17
%%Page: "18" 18
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(18) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
2 10 Q
0 X
0 0 0 1 0 0 0 K
1 (3.) 108 713.33 P
1 F
1 ( Other special purpose registers) 115.5 713.33 P
0.98 (T) 72 697.33 P
0.98 (o invoke a client interface service, a) 77.41 697.33 P
4 F
0.98 (client pr) 230.87 697.33 P
0.98 (ogram) 265.09 697.33 P
1 F
0.98 (constructs a client interface) 294.67 697.33 P
4 F
0.98 (ar) 410.77 697.33 P
0.98 (gument array) 419.29 697.33 P
1 F
0.98 ( as speci\336ed in) 474.43 697.33 P
1 (the core Open Firmware document, places its address in) 72 685.33 P
5 F
2.4 (%r3) 307.62 685.33 P
1 F
1 ( and transfers to the) 325.62 685.33 P
4 F
1 (client interface handler) 411.99 685.33 P
1 F
1 (, with) 507.47 685.33 P
1 (the return address in) 72 673.33 P
5 F
2.4 (%lr) 159.87 673.33 P
1 F
1 (. \050A typical way of accomplishing this is to copy the) 177.32 673.33 P
4 F
1 (client interface handler) 399.97 673.33 P
1 F
1 ('s address) 495.85 673.33 P
1 (into) 72 661.33 P
5 F
2.4 (%ctr) 91.06 661.33 P
1 F
1 (and executing a) 123.46 661.33 P
5 F
2.4 (bctrl) 191.72 661.33 P
1 F
1 (.\051) 221.72 661.33 P
0.86 (The) 72 642.33 P
4 F
0.86 (client interface handler) 90.91 642.33 P
0.86 (shall) 189.87 642.33 P
1 F
0.86 ( perform the service speci\336ed by the contents of the ar) 209.32 642.33 P
0.86 (gument array that begins) 434.91 642.33 P
1 (at the address in) 72 630.33 P
5 F
2.4 (%r3) 143.21 630.33 P
1 F
1 (, place the return value \050indicating success or failure of the attempt to invoke the client) 161.21 630.33 P
1 (interface service\051 back into) 72 618.33 P
5 F
2.4 (%r3) 187.07 618.33 P
1 F
1 (, and return to the) 205.07 618.33 P
4 F
1 (client pr) 283.39 618.33 P
1 (ogram) 317.63 618.33 P
1 F
1 (. This is typically done by a Branch to Link) 343.74 618.33 P
1 (Register \050) 72 606.33 P
5 F
2.4 (blr) 112.16 606.33 P
1 F
1 (\051.) 130.16 606.33 P
1 (The) 72 587.33 P
4 F
1 (client interface handler) 91.05 587.33 P
1 (shall) 190.43 587.33 P
1 F
1 ( preserve the contents of the Stack Pointer \050) 209.88 587.33 P
5 F
2.4 (%r) 392.29 587.33 P
2 F
1 (1) 404.29 587.33 P
1 F
1 (\051, T) 409.29 587.33 P
1 (OC Pointer \050) 424.55 587.33 P
5 F
2.4 (%r2) 477.66 587.33 P
1 F
1 (\051,) 495.66 587.33 P
1 (Condition Register \050) 72 575.33 P
5 F
2.4 (%cr) 155.67 575.33 P
1 F
1 (\051 all non-volatile registers \050) 173.67 575.33 P
5 F
2.4 (%r13) 286.54 575.33 P
3 F
2.4 (-) 310.54 575.33 P
5 F
2.4 (%r31) 316.54 575.33 P
1 F
1 (\051 and all special purpose registers except) 340.54 575.33 P
5 F
2.4 (%lr) 512.22 575.33 P
1 F
1 (,) 529.82 575.33 P
5 F
2.4 (%ctr) 72 563.33 P
1 F
1 (and) 99.5 563.33 P
5 F
2.4 (%xer) 117.44 563.33 P
1 F
1 (.) 140.89 563.33 P
1 (The preservation of) 72 544.33 P
5 F
2.4 (%r2) 155.81 544.33 P
1 F
1 ( allows T) 173.81 544.33 P
1 (OC-based client programs to function correctly) 212.85 544.33 P
1 (. Open Firmware) 406.33 544.33 P
4 F
1 (shall not) 479.87 544.33 P
1 F
1 (depend upon whether its client is T) 72 532.33 P
1 (OC-based or not. If the client interface handler) 218.36 532.33 P
1 (, itself, is T) 412.13 532.33 P
1 (OC-based, it must) 460.23 532.33 P
1 (provide for the appropriate initialization of its) 72 520.33 P
5 F
2.4 (%r2) 264.81 520.33 P
1 F
1 (.) 282.81 520.33 P
2 14 Q
(9.  Client Pr) 72 489.67 T
(ogram Requir) 144.07 489.67 T
(ements) 228.2 489.67 T
(9.1.  Client Pr) 72 457.67 T
(ogram Format) 154.57 457.67 T
1 10 Q
1 (The data format of a client program compliant with this speci\336cation) 72 440.33 P
4 F
1 (shall) 361.02 440.33 P
1 F
1 ( be either ELF \050Executable and) 380.47 440.33 P
1 (Linkage Format\051 as de\336ned by [3][5], and extended by section) 72 428.33 P
1 (9.1.1., or PE \050Portable Executable\051 as de\336ned by) 333.45 428.33 P
1 ([4]. The standard ELF format contains explicit indication as to the program's execution modes \050e.g., 32- or 64-) 72 416.33 P
1 (bit, Big- or Little-Endian\051; this version of the speci\336cation only deals with the 32-bit version \050i.e.,) 72 404.33 P
3 F
(ELFCLASS32) 72 392.33 T
1 F
(\051.) 132 392.33 T
2 9 Q
0.9 (Note: other client pr) 108 374 P
0.9 (ogram formats) 188.77 374 P
0 F
0.9 (may) 250.05 374 P
2 F
0.9 ( be supported, in an implementation speci\336c man-) 265.55 374 P
0.9 (ner) 108 364 P
0.9 (, by an Open Firmwar) 120.17 364 P
0.9 (e implementation.) 209.36 364 P
1 10 Q
1 (A standard) 72 349.33 P
4 F
1 (client pr) 120.1 349.33 P
1 (ogram) 154.34 349.33 P
1 F
1 ( shall be statically linked, requiring no relocation of the image. The program's entry) 180.45 349.33 P
1 (point \050) 72 337.33 P
3 F
2.4 (e_entry) 99.39 337.33 P
1 F
1 (\051) 141.39 337.33 P
4 F
1 (shall) 148.22 337.33 P
1 F
1 ( contain the address of the \336rst PowerPC instruction of the client program. It is the) 167.67 337.33 P
1 (responsibility of the client program to establish the appropriate value of the T) 72 325.33 P
1 (OC \050) 393.78 325.33 P
5 F
2.4 (%r2) 414.5 325.33 P
1 F
1 (\051, if necessary) 432.5 325.33 P
1 (.) 489.66 325.33 P
2 9 Q
0.9 (Note: the entry point is the addr) 108 307 P
0.9 (ess of the \336rst instruction of the client pr) 236.73 307 P
0.9 (ogram, not that) 399.25 307 P
0.9 (of a pr) 108 297 P
0.9 (ocedur) 135.13 297 P
0.9 (e descriptor) 161.47 297 P
0 F
0.9 (.) 207.61 297 P
2 12 Q
(9.1.1.  ELF Note Section) 72 273 T
1 10 Q
1.65 (Part of the process of loading a client program involves verifying its environmental requirements \050e.g., endian-) 72 256.33 P
1.99 (ness and address translation mode\051 against the current \336rmware con\336guration. The client\325) 72 244.33 P
1.99 (s endian-ness can be) 452.12 244.33 P
2.79 (directly determined by examining the ELF EI-DA) 72 232.33 P
2.79 (T) 287.62 232.33 P
2.79 (A value; ELFDA) 292.93 232.33 P
2.79 (T) 366.29 232.33 P
2.79 (A2LSB \0501\051 implies Little-Endian while) 371.6 232.33 P
1.21 (ELFDA) 72 220.33 P
1.21 (T) 103.11 220.33 P
1.21 (A2MSB \0502\051 implies Big-Endian. However) 108.42 220.33 P
1.21 (, the other client requirements \050e.g., address translation mode\051) 282.58 220.33 P
1.95 (are de\336ned by means of an ELF Note Section \050SHT_NOTE\051. The following describes the format of the Note) 72 208.33 P
1 (Section for a client program \336le.) 72 196.33 P
0.99 (As de\336ned by [3], an ELF \336le can be "annotated" by means of Note Sections within the executable \336le. A Note) 72 179.33 P
1 (Section contains a "header" followed by a \050possibly null\051 "descriptor", as follows:) 72 167.33 P
52 541 54 551 R
V
FMENDPAGE
%%EndPage: "18" 18
%%Page: "19" 19
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(19) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
2 9 Q
0 X
0 0 0 1 0 0 0 K
0.9 (Note: the endian format of the values corr) 108 558 P
0.9 (esponds to the endian-ness speci\336ed by the) 275.36 558 P
3 10 Q
2.4 (EI-) 446.92 558 P
2.4 (DATA) 108 548 P
2 9 Q
0.9 ( \336eld of the \336le.) 132 548 P
1 10 Q
1 (The format of a Note Section header can be described by an Open Firmware) 72 533.33 P
3 F
2.4 (struct) 393.69 533.33 P
1 F
1 ( as:) 429.69 533.33 P
3 F
(struct) 90 514.33 T
(\134 Note Section header for Open Firmware) 144 514.33 T
(/L) 90 503.33 T
(field) 117 503.33 T
(ns.namesz) 171 503.33 T
(\134 length of ns.name, including NULL) 252 503.33 T
(/L) 90 492.33 T
(field) 117 492.33 T
(ns.descrsz) 171 492.33 T
(/L) 90 481.33 T
(field) 117 481.33 T
(ns.type) 171 481.33 T
(0) 90 470.33 T
(field) 117 470.33 T
(ns.name) 171 470.33 T
(\134 NULL-terminated, /L padded) 252 470.33 T
1 F
1 (The) 72 445.33 P
3 F
2.4 (ns.name) 91.05 445.33 P
1 F
1 ( \336eld of the PowerPC Open Firmware Note Section) 133.05 445.33 P
4 F
1 (shall) 350.64 445.33 P
1 F
1 ( be) 370.09 445.33 P
3 F
2.4 ("PowerPC") 386.53 445.33 P
1 F
1 (; the) 440.53 445.33 P
3 F
2.4 (ns.type) 462.53 445.33 P
1 F
1 ( \336eld) 504.53 445.33 P
4 F
1 (shall) 72 433.33 P
1 F
1 ( be) 91.45 433.33 P
3 F
2.4 ( 0x1275.) 104.39 433.33 P
1 F
1 (Following the Note Section header is a descriptor \050) 72 414.33 P
3 F
2.4 (desc) 283.86 414.33 P
1 F
1 (\051; the length \050in bytes\051 of the descriptor is speci\336ed by) 307.86 414.33 P
1 (a word in the Note Section\325) 72 402.33 P
1 (s header \050) 186.71 402.33 P
3 F
2.4 (descsz) 227.58 402.33 P
1 F
1 (\051. The interpretation of the descriptor depends upon the kind of) 263.58 402.33 P
1 (Note Section in which it is contained. For Open Firmware, the format of the Note Section\325) 72 390.33 P
1 (s descriptor can be) 448.35 390.33 P
1 (described by an Open Firmware) 72 378.33 P
3 F
2.4 (struct) 207.8 378.33 P
1 F
1 (, as follows:) 243.8 378.33 P
3 F
(struct) 90 359.33 T
(\134 Note Section descriptor) 144 359.33 T
(/L) 90 348.33 T
(field) 117 348.33 T
(ns.real-mode) 171 348.33 T
(/L) 90 337.33 T
(field) 117 337.33 T
(ns.real-base) 171 337.33 T
(/L) 90 326.33 T
(field) 117 326.33 T
(ns.real-size) 171 326.33 T
(/L) 90 315.33 T
(field) 117 315.33 T
(ns.virt-base) 171 315.33 T
(/L) 90 304.33 T
(field) 117 304.33 T
(ns.virt-size) 171 304.33 T
2 12 Q
(9.1.2.   Handling ELF-format Client Pr) 72 269 T
(ograms) 271.45 269 T
(9.1.2.1.   Recognizing ELF-format Pr) 72 243 T
(ograms) 260.76 243 T
1 10 Q
1 ("Init-program" shall recognize client program images that conform to all the  requirements listed below as) 72 226.33 P
1 ("ELF-format" programs.) 72 214.33 P
0.89 ( In the description below) 72 195.33 P
0.89 (, \336eld names refer to \336elds within the ELF "\336le  header" structure, which is assumed to) 174.32 195.33 P
1 (begin at load-base, and of) 72 183.33 P
1 (fsets are  relative to the beginning of that structure.  Multi-byte numerical \336elds  are) 178.85 183.33 P
1 (interpreted according to the endianness speci\336ed by the "data" \336eld  at of) 72 171.33 P
1 (fset 5.) 376.37 171.33 P
5 11 Q
(a\051) 108 152.33 T
1 10 Q
(The "ident" \336eld \050at of) 126 152.33 T
(fset 0\051 contains the string "\1347fELF", where '\1347f' is a byte whose value is) 216.19 152.33 T
(\050hex\051 7f.  This indicates the beginning of an ELF \336le header) 126 140.33 T
(.) 365.41 140.33 T
5 11 Q
(b\051) 108 125.33 T
1 10 Q
-0.01 (The "class" \336eld \050at of) 126 125.33 P
-0.01 (fset 4\051 contains the value 1. This indicates the 32-bit variant of the ELF for-) 215.58 125.33 P
(mat.) 126 113.33 T
5 11 Q
(c\051) 108 98.33 T
1 10 Q
(The "type" \336eld \050at of) 126 98.33 T
(fset 16\051 contains the value 2.  This indicates that the ELF image is execut-) 213.41 98.33 T
(able.) 126 86.33 T
72 72 540 720 C
97.91 573 514.09 710 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
260.19 584 341.19 710 R
7 X
0 0 0 1 0 0 0 K
V
0.5 H
0 Z
0 X
N
260.19 692 341.19 692 2 L
7 X
V
2 Z
0 X
N
260.19 674 341.19 674 2 L
7 X
V
0 X
N
260.19 656 341.19 656 2 L
7 X
V
0 X
N
260.19 620 341.19 620 2 L
7 X
V
0 X
N
3 10 Q
(namesz) 286.19 698.17 T
(descsz) 287.19 680 T
(type) 292.19 663 T
(name) 291.19 642 T
(. . .) 287.19 631 T
(desc) 292.19 608 T
(. . .) 285.19 601 T
340.91 710 358.91 665 2 L
7 X
V
0 X
N
340.91 620 358.91 665 2 L
7 X
V
0 X
N
(header) 365.91 663 T
340.91 620 358.91 602 2 L
7 X
V
0 X
N
358.91 602 340.91 584 2 L
7 X
V
0 X
N
(descriptor) 365.91 600 T
72 72 540 720 C
0 0 612 792 C
52 530 54 564 R
0 X
0 0 0 1 0 0 0 K
V
52 399 54 452 R
V
52 375 54 385 R
V
52 149 54 277 R
V
52 122 54 132 R
V
52 95 54 105 R
V
FMENDPAGE
%%EndPage: "19" 19
%%Page: "20" 20
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(20) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
5 11 Q
0 X
0 0 0 1 0 0 0 K
(d\051) 108 713.33 T
1 10 Q
(The "machine" \336eld \050at of) 126 713.33 T
(fset 18\051 contains the value 20.  This indicates that the ELF image is for) 230.07 713.33 T
(the PowerPC instruction set.) 126 701.33 T
2 12 Q
(9.1.2.2.   Pr) 72 676 T
(eparing ELF-format pr) 129.44 676 T
(ograms for execution) 249.22 676 T
1 10 Q
1 (Upon recognition of the client program image at load-base as an ELF-format  program, "init-program" shall) 72 659.33 P
1 (prepare the program for execution by performing the following sequence of steps.) 72 647.33 P
1 ( In the description below) 72 628.33 P
1 (, the \336elds mentioned by name are within ELF "program header" structures, unless) 174.78 628.33 P
1 (speci\336ed otherwise.) 72 616.33 P
5 11 Q
(a\051) 108 597.33 T
1 10 Q
-0.04 (Search for an ELF "note" section of type "1275" as de\336ned in Section) 126 597.33 P
-0.04 (9.1.1. on page) 407.05 597.33 P
-0.04 (18.  If one is) 465.84 597.33 P
(found, and the values speci\336ed by its descriptor do not match the \336rmware's current operating) 126 585.33 T
(mode,  set the appropriate con\336guration variables to the values speci\336ed in the note section) 126 573.33 T
(descriptor) 126 561.33 T
(, and restart the \336rmware so that it will re-execute the "boot" command that resulted in) 165.59 561.33 T
(the execution of init-program) 126 549.33 T
5 11 Q
(b\051) 108 534.33 T
1 10 Q
(Allocate and map suf) 126 534.33 T
(\336cient physical memory for all the program  sections of type "PT_LOAD") 211.08 534.33 T
(\050i.e. whose "p_type" \336eld contains the value 1\051 listed in the ELF image's program headers.) 126 522.33 T
5 11 Q
(c\051) 108 507.33 T
1 10 Q
(Copy the program headers to a "safe" location to guard against the possibility of them being over-) 126 507.33 T
(written by the following steps.) 126 495.33 T
5 11 Q
(d\051) 108 480.33 T
1 10 Q
(For each program section of type "PT_LOAD":) 126 480.33 T
5 11 Q
(1.) 126 465.33 T
1 10 Q
(Copy the initialized portion of the program section from its current location in the loaded) 144 465.33 T
(image to the location given by the section's "p_vaddr" \336eld.) 144 453.33 T
5 11 Q
(2.) 126 438.33 T
1 10 Q
(Fill the rest of the copied section with zero bytes \050i.e.  \336ll "p_\336lez - p_memsz" bytes begin-) 144 438.33 T
(ning at the address "p_vaddr + p_\336lesz"\051.) 144 426.33 T
5 11 Q
(e\051) 108 411.33 T
1 10 Q
-0.35 (Set the saved program state so that subsequent execution of "go" will begin execution at the virtual) 126 411.33 P
(address given by the "e_entry"\336eld in the ELF \336le header) 126 399.33 T
(.) 355.52 399.33 T
1 ( The implementation need not take precautions to ensure that the process of copying and zeroing program) 72 384.33 P
1 (sections does not overwrite the portions of the load image that have not yet been copied.  In order to guarantee) 72 372.33 P
1 (correct copying, the value of the "load-base" con\336guration variable and the destination addresses of the various) 72 360.33 P
1 (sections must be such that such overwriting does not occur) 72 348.33 P
1 (.  One suf) 315.7 348.33 P
1 (\336cient condition is that the region of) 357.4 348.33 P
1 (memory beginning at load-base, of size equal to the size of the loaded image, be disjoint from the regions of) 72 336.33 P
1 (memory to which the program sections are copied and zero-\336lled.  There are other less-stringent suf) 72 324.33 P
1 (\336cient) 486.73 324.33 P
1 (conditions, especially for simple ELF images with a small number of program sections that are to be copied to) 72 312.33 P
1 (contiguous regions.) 72 300.33 P
1 (An example of another suf) 72 281.33 P
1 (\336cient condition would be as follows:) 182.46 281.33 P
1 (An ELF client program consists of two segments: a text segment \050read/execute\051 and a data segment) 72 262.33 P
1 (\050read/write/execute\051.  Only the data segment may have a memory size greater than the \336le size \050implied "bss"\051.) 72 250.33 P
0.88 (Further) 72 238.33 P
0.88 (, to ease the problem of mapping the image for V) 101.04 238.33 P
0.88 (irtual mode, the page of) 306.16 238.33 P
0.88 (fsets within memory must equal) 404.76 238.33 P
1 (the page of) 72 226.33 P
1 (fsets within the \336le.  The de\336nition of "page of) 118.25 226.33 P
1 (fset" is those bits of an address which are below the) 314.47 226.33 P
1 (granularity of memory allocation or mapping. \050i.e. page size of 4K implies page of) 72 214.33 P
1 (fset mask of 4K - 1\051) 415.32 214.33 P
1 (An implementation shall permit the ELF image to contain other sections in addition to those described above,) 72 195.33 P
1 (but need not take any action beyond that de\336ned above as a result of the presence of such other sections.) 72 183.33 P
2 14 Q
(9.2.  Load Addr) 72 152.67 T
(ess) 166.26 152.67 T
1 10 Q
1 (The load address is speci\336ed by the value of the) 72 135.33 P
5 F
2.4 (load-base) 276.41 135.33 P
1 F
1 ( Con\336guration V) 330.41 135.33 P
1 (ariable. The value of) 399.08 135.33 P
2 F
1 (load-base) 488.33 135.33 P
1 F
1 (shall be a real address in real mode or a virtual address in virtual mode. At least 4 MB of memory) 72 123.33 P
4 F
1 (shall) 486.27 123.33 P
1 F
1 ( be) 505.72 123.33 P
1 (available for loading at that address. It is strongly recommended that as much memory as is practical for the) 72 111.33 P
1 (particular system be available there, thus allow the loading of lar) 72 99.33 P
1 (ge client programs. Note that this address) 340.94 99.33 P
1 (represents the area into which the client program \336le will be read by) 72 87.33 P
2 F
1 (load) 360.22 87.33 P
1 F
1 (; it does not correspond to the) 378.56 87.33 P
1 (addresses at which the program will be executed.) 72 75.33 P
52 710 54 720 R
V
52 625 54 684 R
V
52 148 54 604 R
V
FMENDPAGE
%%EndPage: "20" 20
%%Page: "21" 21
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(21) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
2 14 Q
0 X
0 0 0 1 0 0 0 K
(9.3.  Initial Pr) 72 710.67 T
(ogram State) 154.59 710.67 T
1 10 Q
1 (This section de\336nes the "initial program state", the execution environment that exists when the \336rst machine) 72 693.33 P
1 (instruction of a) 72 681.33 P
4 F
1 (client pr) 138.05 681.33 P
1 (ogram) 172.29 681.33 P
1 F
1 ( of the format speci\336ed above begins execution. Many aspects of the "initial) 198.4 681.33 P
1 (program state" are established by) 72 669.33 P
5 F
2.4 (init-program) 212.44 669.33 P
1 F
1 (, which sets the) 284.44 669.33 P
4 F
1 (saved pr) 352.6 669.33 P
1 (ogram state) 387.39 669.33 P
1 F
1 ( so that subsequent) 435.89 669.33 P
1 (execution of) 72 657.33 P
2 F
1 (go) 126.21 657.33 P
1 F
1 ( will begin execution of the) 136.21 657.33 P
4 F
1 (client pr) 254.42 657.33 P
1 (ogram) 288.66 657.33 P
1 F
1 ( with the speci\336ed environment.) 314.77 657.33 P
2 12 Q
(9.3.1.  Initial Register V) 72 632 T
(alues) 192.55 632 T
1 10 Q
1 (Upon entry to the client program, the following registers shall contain the following values:) 72 615.33 P
2 F
(Notes:) 72 319.83 T
0.85 (1) 108 304.83 P
1 F
0.85 (. Open Firmware will typically require the use of external interrupts for its) 113 304.83 P
4 F
0.85 (user interface) 424.03 304.83 P
1 F
0.85 (.) 480.15 304.83 P
1 (However) 108 294.83 P
1 (, when a) 144.25 294.83 P
4 F
1 (client pr) 183.35 294.83 P
1 (ogram) 217.59 294.83 P
1 F
1 ( is invoked, external interrupts) 243.7 294.83 P
4 F
1 (shall) 373.13 294.83 P
1 F
1 ( be disabled. If a) 392.58 294.83 P
4 F
1 (cli-) 466.45 294.83 P
1 (ent pr) 108 284.83 P
1 (ogram) 132.24 284.83 P
1 F
1 ( causes the invocation of the user interface, external interrupts) 158.35 284.83 P
4 F
1 (may) 419.12 284.83 P
1 F
1 ( be re-) 435.78 284.83 P
(enabled.) 108 274.83 T
2 F
1 (2) 108 258.83 P
1 F
1 (. The 601 processor uses a dif) 113 258.83 P
1 (ferent mechanism for controlling the endian-mode of the) 237.96 258.83 P
1 (processor) 108 248.83 P
1 (. On the 601, the LE bit is contained in the HID0 register; this bit controls the) 145.77 248.83 P
1 (endian-mode of both program and privileged states.) 108 238.83 P
2 F
1 (3) 108 222.83 P
1 F
1 (. Open Firmware does not make any assumptions about whether a client program is) 113 222.83 P
1 (T) 108 212.83 P
1 (OC-based or not. It is the responsibility of the client program to set) 113.93 212.83 P
5 F
2.4 (%r2) 398.02 212.83 P
1 F
1 ( to its T) 416.02 212.83 P
1 (OC, if) 449.68 212.83 P
(necessary) 108 202.83 T
(.) 146.22 202.83 T
2 F
1 (4) 108 186.83 P
1 F
1 (. As de\336ned in the Section 5.6 of the PR*P speci\336cation.) 113 186.83 P
2 12 Q
(9.3.2.  Initial Stack) 72 163.5 T
1 10 Q
1 (Client programs) 72 146.83 P
4 F
1 (shall) 141.22 146.83 P
1 F
1 ( be invoked with a valid stack pointer \050) 160.67 146.83 P
5 F
2.4 (%r1) 324.76 146.83 P
1 F
1 (\051 with at least 32K bytes of memory available) 342.76 146.83 P
1 (for stack growth. The stack pointer) 72 135.83 P
4 F
1 (shall) 220.47 135.83 P
1 F
1 ( be 16-byte aligned, reserving suf) 239.92 135.83 P
1 (\336cient room for a linkage area \05032) 378.6 135.83 P
0.93 (bytes above the address in) 72 124.83 P
5 F
2.24 (%r1) 184.14 124.83 P
1 F
0.93 (\051. If the system is executing in Real-Mode, the value in) 202.14 124.83 P
5 F
2.24 (%r1) 434.88 124.83 P
1 F
0.93 ( is a real \050hardware\051) 452.88 124.83 P
1 (address; if in V) 72 113.83 P
1 (irtual-Mode, the address in) 135.78 113.83 P
5 F
2.4 (%r1) 250.04 113.83 P
1 F
1 ( is a mapped virtual address.) 268.04 113.83 P
151.66 587.5 208.84 601 R
6 X
V
2 F
0 X
(Register\050s\051) 156.66 590.33 T
209.84 587.5 460.84 601 R
6 X
V
0 X
(         V) 215.34 590.33 T
(alue) 244.14 590.33 T
461.84 587.5 496.34 601 R
6 X
V
0 X
(Notes) 467.34 590.33 T
(%msr) 156.66 577.33 T
(EE=0, interrupts disabled) 215.34 577.33 T
(  1) 467.34 577.33 T
(PR=0, supervisor state) 215.34 564.33 T
(FP=1, \337oating point enabled) 215.34 549.33 T
(ME=1, machine checks enabled) 215.34 534.33 T
(FE0,FE1=0, \337oating point exceptions disabled) 215.34 519.33 T
(IP) 215.34 504.33 T
(, see section) 224.42 504.33 T
(9.5.) 276.63 504.33 T
(IR,DR, see section) 215.34 489.33 T
(5.2.1.) 295.6 489.33 T
(SF=0, 32-bit mode) 215.34 474.33 T
(ILE,LE, see section) 215.34 459.33 T
(3.1.) 300.62 459.33 T
(  2) 467.34 459.33 T
(%r1) 156.66 446.33 T
(see section) 215.34 446.33 T
(9.3.2.) 262.55 446.33 T
(%r2) 156.66 431.33 T
(0) 215.34 431.33 T
(  3) 467.34 431.33 T
(%r3) 156.66 418.33 T
(r) 215.34 418.33 T
(eserved) 219.6 418.33 T
(  4) 467.34 418.33 T
(%r4) 156.66 405.33 T
(r) 215.34 405.33 T
(eserved) 219.6 405.33 T
( 4) 470.34 404 T
(%r5) 156.66 390.33 T
(see section) 215.34 390.33 T
(9.3.3.) 262.55 390.33 T
(%r6,%r7) 156.66 375.33 T
(see section) 215.34 375.33 T
(9.3.4.) 262.55 375.33 T
(Others) 156.66 360.33 T
(0) 215.34 360.33 T
1 7.5 Q
(T) 273.96 341 T
(able 2.) 278.01 341 T
( Initial Register V) 305.51 341 T
(alues) 358.63 341 T
150.66 601 150.66 355 2 L
V
2 H
0 Z
N
209.34 603 209.34 353 2 L
V
1 H
N
461.34 603 461.34 353 2 L
V
N
497.34 601 497.34 355 2 L
V
2 H
N
149.66 602 498.34 602 2 L
V
N
151.66 587.25 496.34 587.25 2 L
V
0.5 H
N
151.66 584.75 496.34 584.75 2 L
V
N
208.84 573 498.34 573 2 L
4 X
V
1 H
N
208.84 558 498.34 558 2 L
V
N
208.84 543 498.34 543 2 L
V
N
208.84 528 498.34 528 2 L
V
N
208.84 513 498.34 513 2 L
V
N
208.84 498 498.34 498 2 L
V
N
208.84 483 498.34 483 2 L
V
N
208.84 468 498.34 468 2 L
V
N
149.66 455 498.34 455 2 L
0 X
V
N
149.66 440 498.34 440 2 L
V
N
149.66 427 498.34 427 2 L
V
N
149.66 414 498.34 414 2 L
V
N
149.66 399 498.34 399 2 L
V
N
149.66 384 498.34 384 2 L
V
N
149.66 369 498.34 369 2 L
V
N
149.66 354 498.34 354 2 L
V
2 H
N
52 110.5 54 131.5 R
V
FMENDPAGE
%%EndPage: "21" 21
%%Page: "22" 22
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(22) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
2 12 Q
0 X
0 0 0 1 0 0 0 K
(9.3.3.  Client Interface Handler Addr) 72 712 T
(ess) 261.77 712 T
1 10 Q
1 (When client programs are invoked,) 72 695.33 P
5 F
2.4 (%r5) 220.3 695.33 P
4 F
1 (shall) 241.8 695.33 P
1 F
1 ( contain the address of the entry point of the) 261.25 695.33 P
4 F
1 (client interface) 450.11 695.33 P
1 (handler) 72 683.33 P
1 F
1 (. If the system is executing in Real-Mode, the value in) 102.56 683.33 P
5 F
2.4 (%r5) 332.7 683.33 P
1 F
1 ( is a real \050hardware\051 address; if in V) 350.7 683.33 P
1 (irtual-) 501.94 683.33 P
1 (Mode, the address in) 72 671.33 P
5 F
2.4 (%r5) 161.82 671.33 P
1 F
1 ( is a mapped virtual address.) 179.82 671.33 P
2 9 Q
0.9 (Note: this addr) 108 653 P
0.9 (ess points to the \336rst instruction of the) 167.63 653 P
0 F
0.9 (client interface handler) 323.83 653 P
2 F
0.9 (, not to a pr) 411.8 653 P
0.9 (o-) 459.99 653 P
0.9 (cedur) 108 643 P
0.9 (e descriptor) 129.83 643 P
0.9 (.) 175.64 643 P
2 12 Q
(9.3.4.  Client Pr) 72 619 T
(ogram Arguments) 151.78 619 T
1 10 Q
1 (The calling program) 72 602.33 P
4 F
1 (may) 159.15 602.33 P
1 F
1 (pass to the client an array of bytes of arbitrary content; if this array is present, its) 179.31 602.33 P
1 (address and length) 72 590.33 P
4 F
1 (shall) 151.93 590.33 P
1 F
1 ( be passed in registers) 171.38 590.33 P
5 F
2.4 (%r6) 266.64 590.33 P
1 F
1 ( and) 284.64 590.33 P
5 F
2.4 (%r7) 306.08 590.33 P
1 F
1 (, respectively) 324.08 590.33 P
1 (. For programs booted directly by) 377.75 590.33 P
1 (Open Firmware, the length of this array is zero. Secondary boot programs may use this ar) 72 578.33 P
1 (gument array to pass) 444.81 578.33 P
1 (information to the programs that they boot.) 72 566.33 P
2 9 Q
0.71 (Note: The Open Firmwar) 108 548 P
0.71 (e standard makes no pr) 208.19 548 P
0.71 (ovision for specifying such an array or its) 301.35 548 P
0.9 (contents. Ther) 108 538 P
0.9 (efor) 164.23 538 P
0.9 (e, in the absence of implementation-dependent extensions, a client pr) 179.56 538 P
0.9 (o-) 450.74 538 P
0.9 (gram executed dir) 108 528 P
0.9 (ectly fr) 179.62 528 P
0.9 (om an Open Firmwar) 207.59 528 P
0.9 (e implementation will not be passed such) 293.88 528 P
0.9 (an array) 108 518 P
0.9 (. However) 141.65 518 P
0.9 (, intermediate boot pr) 180.71 518 P
0.9 (ograms that simulate or pr) 267.24 518 P
0.9 (opagate the Open) 373.66 518 P
0.9 (Firmwar) 108 508 P
0.9 (e client interface to the pr) 142.33 508 P
0.9 (ograms that they load can pr) 245.38 508 P
0.9 (ovide such an array for) 360.47 508 P
0.9 (their clients.) 108 498 P
0.9 (Note:) 108 481 P
5 F
2.16 (boot) 132.14 481 P
2 F
0.9 ( command line arguments, typically consisting of the name of a \336le to be) 153.74 481 P
0.9 (loaded by a secondary boot pr) 108 471 P
0.9 (ogram followed by \337ags selecting various secondary boot) 228.1 471 P
0.9 (and operating system options, ar) 108 461 P
0.9 (e pr) 236.69 461 P
0.9 (ovided to client pr) 252.68 461 P
0.9 (ograms via the) 324.96 461 P
3 F
2.16 ("bootargs") 386.41 461 P
2 F
0.9 ( and) 440.4 461 P
3 F
2.16 ("bootpath") 108 451 P
2 F
0.9 ( pr) 162 451 P
0.9 (operties of the) 173.99 451 P
3 F
2.16 ("/chosen") 233.42 451 P
2 F
0.9 ( node.) 282.02 451 P
2 14 Q
(9.4.  Caching) 72 421.67 T
1 10 Q
1 (The caches of the processor) 72 404.33 P
4 F
1 (shall) 190.57 404.33 P
1 F
1 ( be enabled when the client program is called. Memory areas allocated on) 210.02 404.33 P
1 (behalf of the client program) 72 392.33 P
4 F
1 (shall) 191.14 392.33 P
1 F
1 ( be marked as cacheable. Accesses to "I/O" devices \050especially) 210.59 392.33 P
1 (, to devices) 470.35 392.33 P
1 (across "bridges"\051) 72 380.33 P
4 F
1 (shall) 144.92 380.33 P
1 F
1 ( be made with the register access words \050e.g.,) 164.37 380.33 P
5 F
2.4 (rl@) 357.21 380.33 P
1 F
1 (\051.) 375.21 380.33 P
2 14 Q
(9.5.  Interrupts) 72 349.67 T
1 10 Q
1 (Open Firmware requires that interrupts be "vectored" to its handlers when it is in control of the processor; this) 72 332.33 P
1 (will occur when the User Interface is running. Client Interface calls are considered to execute in the) 72 320.33 P
1 (environment of the client, and hence, do not assume ownership of interrupts.) 72 308.33 P
1 (In order for Open Firmware to process interrupts in an ef) 72 289.33 P
1 (\336cient manner) 309.54 289.33 P
1 (, an area of memory for the exclusive) 367.63 289.33 P
1 (use by Open Firmware) 72 277.33 P
4 F
1 (shall) 169.87 277.33 P
1 F
1 ( be reserved by the client program at \050real\051 memory locations 0x1E0\3110x1FF) 189.32 277.33 P
1 (.) 509.19 277.33 P
1 (Open Firmware) 72 258.33 P
4 F
1 (shall) 139.54 258.33 P
1 F
1 ( save and restore the \336rst location of each interrupt that it wants to "take over". I.e.,) 158.99 258.33 P
1 (whenever Open Firmware needs the use of an interrupt, it) 72 246.33 P
4 F
1 (shall) 315 246.33 P
1 F
1 ( save the current contents of the corresponding) 334.45 246.33 P
1 (entry point and replace that location with a branch to its entry point. When Open Firmware returns control, it) 72 234.33 P
4 F
1 (shall) 72 222.33 P
1 F
1 ( restore the RAM location to its original contents.) 91.45 222.33 P
2 14 Q
(9.6.  Client callbacks) 72 191.67 T
1 10 Q
1 (This section de\336nes the callback mechanism that allows Open Firmware to access services exported to it by the) 72 174.33 P
1 (client program. As described in section 6.3.2.6 and the glossary entries for) 72 162.33 P
3 F
2.4 (callback) 383.95 162.33 P
1 F
1 ( and) 431.95 162.33 P
3 F
2.4 ($callback) 453.39 162.33 P
1 F
1 ( in [1],) 507.39 162.33 P
1 (the callback mechanism follows the same rules as those of Client interface calls. I.e., an) 72 150.33 P
4 F
1 (ar) 440.54 150.33 P
1 (gument array) 449.06 150.33 P
1 F
1 ( is) 504.22 150.33 P
1 (constructed by Open Firmware and the address of that array is passed \050via) 72 138.33 P
5 F
2.4 (%r3) 383.54 138.33 P
1 F
1 (\051 to the client\325) 401.54 138.33 P
1 (s callback routine;) 460.37 138.33 P
1 (the address of the callback routine is supplied to Open Firmware by means of the) 72 126.33 P
3 F
2.4 (set-callback) 413.89 126.33 P
1 F
1 ( client call.) 485.89 126.33 P
1 (If the system is running in Real-Mode, the address of the client callback routine) 72 107.33 P
4 F
1 (shall) 407.34 107.33 P
1 F
1 ( be a real \050hardware\051) 426.79 107.33 P
1 (address; if it is running in V) 72 95.33 P
1 (irtual-Mode, the client callback routine address) 189.62 95.33 P
4 F
1 (shall) 386.97 95.33 P
1 F
1 ( be a mapped virtual address.) 406.42 95.33 P
52 668 54 690 R
V
52 159 54 169 R
V
FMENDPAGE
%%EndPage: "22" 22
%%Page: "23" 23
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(23) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
2 12 Q
0 X
0 0 0 1 0 0 0 K
(9.6.1.  Real-Mode physical memory management assist callback) 72 712 T
1 10 Q
(Once the control of physical memory is transferred to the client program, Open Firmware which is running in real-) 72 695.33 T
(mode must use the callback service provided by the client program to allocate physical memory) 72 683.33 T
(. Client programs) 454.62 683.33 T
(which expect Open Firmware to operate in read-mode must implement the following physical memory management) 72 671.33 T
(routine for Open Firmware:) 72 659.33 T
(alloc_real_mem) 72 643.33 T
3 F
(IN:) 108 631.33 T
([address] min_addr, [address] max_addr, size, mode) 144 631.33 T
(OUT:) 108 621.33 T
(error,) 144 621.33 T
([address] real_addr) 180 621.33 T
1 F
-0.67 (This routine allocates a contiguous physical memory of) 108 607.33 P
4 F
-0.67 (size) 327.06 607.33 P
1 F
-0.67 ( bytes within the address range between) 342.06 607.33 P
4 F
-0.67 (min_addr) 499.28 607.33 P
1 F
(and) 108 595.33 T
4 F
( max_addr) 122.44 595.33 T
1 F
(. The) 165.49 595.33 T
4 F
(mode) 188.54 595.33 T
1 F
( parameter contains the WIMGxPP bits as defined in section) 210.2 595.33 T
(7. A non-zero error) 454.61 595.33 T
-0.38 (code) 108 583.33 P
4 F
-0.38 (shall) 129 583.33 P
1 F
-0.38 ( be returned if the mapping can not be performed. If error code is zero \050i.e. allocation is succeeded\051) 148.45 583.33 P
(the routine returns the base address of the physical memory allocated for Open Firmware.) 108 571.33 T
2 12 Q
(9.6.2.  V) 72 546 T
(irtual addr) 113.22 546 T
(ess translation assist callbacks) 169.34 546 T
1 10 Q
1 (As mentioned in section) 72 529.33 P
1 (5.2.6., when Open Firmware is in V) 174.44 529.33 P
1 (irtual-Mode, client programs that take over control) 323.71 529.33 P
1 (of the system\325) 72 517.33 P
1 (s memory management must provide a set of callbacks that implement MMU functions. This) 130.11 517.33 P
1 (section de\336nes the input ar) 72 505.33 P
1 (guments and return values for these callbacks. The notation follows the style used in) 183.03 505.33 P
1 (chapter 6 of the Open Firmware speci\336cation [1].) 72 493.33 P
3 F
(map) 72 474.33 T
(IN:) 108 462.33 T
([address] phys, [address] virt, size, mode) 144 462.33 T
(OUT:) 108 452.33 T
(throw-code,) 144 452.33 T
(error) 216 452.33 T
1 F
-0.05 (This routine creates system-specific translation information; this will typically include the addition of PTEs) 108 438.33 P
(to the HTAB. If the mapping is successfully performed, a value of zero) 108 426.33 T
4 F
(shall) 395.44 426.33 T
1 F
( be placed in the) 414.89 426.33 T
3 F
(error) 485.43 426.33 T
6 F
(\050ret2\051) 108 414.33 T
1 F
( cell of the argument array; a non-zero error code) 144 414.33 T
4 F
(shall) 343.37 414.33 T
1 F
( be returned in) 362.82 414.33 T
3 F
(error) 423.36 414.33 T
6 F
( \050ret) 453.36 414.33 T
1 F
(2\051 if the map-) 483.36 414.33 T
(ping can not be performed.) 108 402.33 T
3 F
(unmap) 72 386.33 T
(IN:) 108 374.33 T
([address] virt, size) 144 374.33 T
(OUT:) 108 364.33 T
(throw-code) 144 364.33 T
1 F
(The system removes any data structures \050e.g., PTEs\051 for the virtual address range.) 108 350.33 T
3 F
(translate) 72 334.33 T
(IN: [address] virt) 108 322.33 T
(OUT: throw-code, error, [address] real, mode) 108 312.33 T
1 F
(The system attempts to compute the real address \050) 108 298.33 T
3 F
(real) 307.97 298.33 T
1 F
(\051 to which the virtual address \050) 331.97 298.33 T
3 F
(virt) 454.17 298.33 T
1 F
(\051 is mapped. If) 478.17 298.33 T
-0.04 (the translation is successful, a PTE) 108 286.33 P
4 F
-0.04 (shall) 249.71 286.33 P
1 F
-0.04 ( be placed into the HTAB for this translation,  the number of return) 269.16 286.33 P
(cells shall be four with the resulting real address  returned in) 108 274.33 T
3 F
(real \050) 352.4 274.33 T
6 F
(ret3) 388.4 274.33 T
3 F
(\051) 412.4 274.33 T
1 F
(  and) 418.4 274.33 T
3 F
(error \050) 440.34 274.33 T
6 F
(ret2) 482.34 274.33 T
3 F
(\051) 506.34 274.33 T
1 F
(shall) 518.34 274.33 T
-0.33 (be set to) 108 262.33 P
5 F
-0.8 (false) 142.83 262.33 P
1 F
-0.33 ( \0500\051. If the translation is not successful,  the number of return cells) 172.83 262.33 P
4 F
-0.33 (shall) 434.77 262.33 P
1 F
-0.33 (be two and) 456.39 262.33 P
3 F
-0.8 ( error) 499.6 262.33 P
(\050) 108 250.33 T
6 F
(ret2) 114 250.33 T
3 F
(\051) 138 250.33 T
4 F
(shall) 146.5 250.33 T
1 F
( be set to a non-zero error code.) 165.95 250.33 T
-0.49 (This call) 108 234.33 P
4 F
-0.49 (shall) 144.25 234.33 P
1 F
-0.49 ( be made when Open Firmware handles a DSI/ISI within the User interface. A successful result) 163.7 234.33 P
-0.38 (of the translate call indicates that Open Firmware can complete the interrupted access; a failure indicates that) 108 222.33 P
(an access was made to an invalid address.) 108 210.33 T
2 14 Q
(10.  User Interface Requir) 72 179.67 T
(ements) 227.65 179.67 T
1 10 Q
1 (An implementation of Open Firmware for PowerPC) 72 162.33 P
4 F
1 (shall) 289.81 162.33 P
1 F
1 ( conform to the core requirements as speci\336ed in [1]) 309.26 162.33 P
1 (and the following PowerPC-speci\336c extensions.) 72 150.33 P
2 14 Q
(10.1.  Machine Register Access) 72 119.67 T
1 10 Q
1 (The following) 72 102.33 P
4 F
1 (user interface) 133.44 102.33 P
1 F
1 ( commands represent PowerPC registers within the) 189.71 102.33 P
4 F
1 (saved pr) 403.63 102.33 P
1 (ogram state) 438.42 102.33 P
1 F
1 (. Executing) 486.92 102.33 P
1 (the command returns the saved value of the corresponding register) 72 90.33 P
1 (. The saved value may be set by preceding) 346.78 90.33 P
1 (the command with) 72 78.33 P
2 F
1 (to) 151.94 78.33 P
1 F
1 (; the actual registers are restored to the saved values when) 160.27 78.33 P
2 F
1 (go) 405.93 78.33 P
1 F
1 ( is executed.) 415.93 78.33 P
52 526 54 536 R
V
52 471 54 481 R
V
52 449 54 459 R
V
52 411 54 433 R
V
52 361 54 371 R
V
52 309 54 319 R
V
52 247 54 293 R
V
FMENDPAGE
%%EndPage: "23" 23
%%Page: "24" 24
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(24) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
2 12 Q
0 X
0 0 0 1 0 0 0 K
(10.1.1.  Branch Unit Registers) 72 712 T
5 10 Q
(%cr) 72 695.33 T
1 F
1 (Access saved copy of Condition Register) 90 680.33 P
1 (.) 259.15 680.33 P
5 F
(%ctr) 72 662.33 T
1 F
1 (Access saved copy of Count Register) 90 647.33 P
1 (.) 243.59 647.33 P
5 F
(%lr) 72 629.33 T
1 F
1 (Access saved copy of Link Register) 90 614.33 P
1 (.) 238.03 614.33 P
5 F
(%msr) 72 596.33 T
1 F
1 (Access saved copy of the low order 16 bits of SRR1 register) 90 581.33 P
1 (.) 341.8 581.33 P
5 F
2.4 (%srr0) 72 563.33 P
1 F
1 (and) 110.4 563.33 P
5 F
2.4 ( %srr1) 124.84 563.33 P
1 F
1 (Access saved copy of Save/Restore Registers.) 90 548.33 P
5 F
(%pc) 72 530.33 T
1 F
1 (An alias of ") 90 515.33 P
2 F
1 (%srr0) 143.46 515.33 P
1 F
1 (") 171.23 515.33 P
2 12 Q
(10.1.2.  Fixed-Point Registers) 72 492 T
5 10 Q
2.4 (%r0) 72 475.33 P
1 F
1 (through) 98.4 475.33 P
5 F
2.4 ( %r31) 129.51 475.33 P
1 F
1 (Access saved copies of \336xed-point registers.) 90 460.33 P
5 F
(%xer) 72 442.33 T
1 F
1 (Access saved copy of XER register) 90 427.33 P
1 (.) 235.8 427.33 P
5 F
2.4 (%sprg0) 72 409.33 P
1 F
1 (through) 116.4 409.33 P
5 F
2.4 ( %sprg3) 147.51 409.33 P
1 F
1 (Access saved copies of SPRG registers.) 90 394.33 P
2 12 Q
(10.1.3.  Floating-Point Registers) 72 371 T
1 10 Q
1 (Unlike the other registers, the \337oating point unit registers are not normally saved, since they are not used by) 72 354.33 P
1 (Open Firmware. The following access words, therefore, access the registers directly) 72 342.33 P
1 (.) 417.09 342.33 P
5 F
2.4 (%f0) 72 323.33 P
1 F
1 (through) 98.4 323.33 P
5 F
2.4 ( %f31) 129.51 323.33 P
1 F
1 (Access \337oating point registers.) 90 308.33 P
5 F
(%fpscr) 72 290.33 T
1 F
1 (Access Floating Point Status and Control Register) 90 275.33 P
1 (.) 296.01 275.33 P
1 (The following command displays the PowerPC CPU's) 72 257.33 P
4 F
1 (saved pr) 298.3 257.33 P
1 (ogram state) 333.09 257.33 P
1 F
1 (.) 381.59 257.33 P
5 F
(.registers) 72 238.33 T
2 14 Q
(1) 72 207.67 T
(1.  Con\336guration V) 78.23 207.67 T
(ariables) 192.06 207.67 T
1 10 Q
1 (In addition to the standard Con\336guration V) 72 190.33 P
1 (ariables de\336ned by the core Open Firmware document [1], the) 249.66 190.33 P
1 (following Con\336guration V) 72 178.33 P
1 (ariables) 179.56 178.33 P
4 F
1 (shall) 214.16 178.33 P
1 F
1 ( be implemented for PowerPC:) 233.61 178.33 P
5 F
("little-endian?") 72 159.33 T
1 F
1 (This boolean variable controls the endian-mode of Open Firmware. If) 90 144.33 P
5 F
2.4 (true) 381.33 144.33 P
1 F
1 ( \050-1\051, the endian-mode is Little-) 405.33 144.33 P
1 (Endian; if) 90 134.33 P
5 F
2.4 (false) 134.22 134.33 P
1 F
1 ( \0500\051, the endian-mode is Big-Endian. The default value is implementation dependent.) 164.22 134.33 P
5 F
("real-mode?") 72 116.33 T
1 F
0.94 (This boolean variable controls the address translation mode of Open Firmware. If) 90 101.33 P
5 F
2.25 (true) 429.78 101.33 P
1 F
0.94 ( \050-1\051, the addressing) 453.78 101.33 P
1 (mode is Real-Mode; if) 90 91.33 P
5 F
2.4 (false) 186.77 91.33 P
1 F
1 ( \0500\051, the addressing mode is V) 216.77 91.33 P
1 (irtual-Mode. The default value is) 342.43 91.33 P
1 (implementation dependent.) 90 81.33 P
52 131 54 141 R
V
52 88 54 108 R
V
FMENDPAGE
%%EndPage: "24" 24
%%Page: "25" 25
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(25) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
5 10 Q
0 X
0 0 0 1 0 0 0 K
("real-base") 72 713.33 T
1 F
1 (This integer variable de\336nes the starting physical address to be used by Open Firmware.) 90 698.33 P
5 F
("real-size") 72 680.33 T
1 F
1 (This integer variable de\336nes the size of the physical address space which can be used by Open Firmware.) 90 665.33 P
5 F
("virt-base") 72 647.33 T
1 F
1 (This integer variable de\336nes the starting virtual memory address which can be used by Open Firmware.) 90 632.33 P
5 F
("virt-size") 72 614.33 T
1 F
1 (This integer variable de\336nes the size of the virtual address space which can be used by Open Firmware.) 90 599.33 P
5 F
2.4 ("load-base") 75.5 584.33 P
1 F
0.84 (This integer variable de\336nes the default load address for) 90 569.33 P
4 F
0.84 (client pr) 324.97 569.33 P
0.84 (ogram) 359.05 569.33 P
1 F
0.84 (s when using the) 385.16 569.33 P
5 F
2.01 (load) 457.94 569.33 P
1 F
0.84 ( method. The) 481.94 569.33 P
1 (default value is implementation dependent.) 90 559.33 P
2 14 Q
(12.  MP Extensions) 72 530.67 T
1 10 Q
1 (This section speci\336es the application of) 72 513.33 P
1 (Open Firmware to PowerPC  multiprocessor \050MP\051 systems.  An Open) 242.04 513.33 P
1 (Firmware implementation for an MP PowerPC system shall implement the extensions described in this section) 72 501.33 P
1 (as well as the requirements described in previous sections of this binding.) 72 489.33 P
2 14 Q
(12.1.  The Device T) 72 458.67 T
(r) 185.29 458.67 T
(ee) 191.25 458.67 T
1 10 Q
2.41 (This section de\336nes an additional property under the "/chosen" Node for a MP extension.  Refer to Section) 72 441.33 P
1 (6.2.1. for more details about the device tree structure for a MP Con\336guration.) 72 429.33 P
2 12 Q
(12.1.1.  Additional Pr) 72 404 T
(operties) 181.13 404 T
1 10 Q
1 ("/chosen" Node Properties) 72 387.33 P
5 F
("cpu") 72 368.33 T
4 F
1 (pr) 90 353.33 P
1 (op-name) 98.52 353.33 P
1 F
1 (, identi\336es the running CPU.) 133.51 353.33 P
4 F
1 (pr) 90 335.33 P
1 (op-encode-array) 98.52 335.33 P
1 F
1 (: An integer) 165.72 335.33 P
1 (, encoded as with) 215.09 335.33 P
2 F
1 (encode-int,) 291.02 335.33 P
1 F
1 (which contains the i-handle of the CPU node) 341.46 335.33 P
1 (that is associated with the "running" CPU.) 90 325.33 P
2 14 Q
(12.2.  Initialization) 72 296.67 T
1 10 Q
1 (Open Firmware shall select one processor) 72 279.33 P
1 (, using an algorithm of its choice, to be the \322master\323 processor) 244.06 279.33 P
1 (, which) 504.34 279.33 P
1 (performs the role of the single processor on a uniprocessor system, either booting the client or providing the) 72 267.33 P
1 (user interface. Open Firmware shall place all the remaining processors into stopped state, a state in which the) 72 255.33 P
1 (processor does not perform Open Firmware or client functions and does not interfere with the operation of the) 72 243.33 P
1 (master processor) 72 231.33 P
1 (. A processor in stopped state remains in that state unless and until an executing client starts it) 139.93 231.33 P
1 (using the ST) 72 219.33 P
1 (AR) 123.76 219.33 P
1 (T) 137.05 219.33 P
1 (-CPU client service de\336ned below) 142.24 219.33 P
1 (.) 282.79 219.33 P
2 9 Q
0.9 (Note: Client pr) 108 201 P
0.9 (ogram shall use the Open \336rmwar) 167.62 201 P
0.9 (e "start-cpu" client interface service to) 303.21 201 P
0.9 (start all pr) 108 191 P
0.9 (ocessors befor) 150.63 191 P
0.9 (e it r) 205.6 191 P
0.9 (eclaims the Open Firmwar) 225.23 191 P
0.9 (e memory) 330.51 191 P
0.9 (Note: Since machine check on on pr) 108 174 P
0.9 (ocessor will be br) 250.73 174 P
0.9 (oadcasted to all pr) 320.01 174 P
0.9 (ocessors, the pr) 393.3 174 P
0.9 (o-) 454.17 174 P
0.9 (cessors which ar) 108 164 P
0.9 (e either idle or stopped state shall not exit their corr) 172.63 164 P
0.9 (espond state due to) 380.44 164 P
0.9 (machine check on the other pr) 108 154 P
0.9 (ocessor: Open Firmwar) 229.08 154 P
0.9 (e shall not depend on the content of) 321.7 154 P
0.9 (the low vector \050IP=0\051 in the event of machine check.) 108 144 P
2 12 Q
(12.2.1.  State Diagram) 72 120 T
1 10 Q
1.89 (The following State Diagram depicts the relationship of the) 72 103.33 P
2 F
1.89 (Running) 329.26 103.33 P
1 F
1.89 (,) 366.5 103.33 P
2 F
1.89 (Stopped) 373.39 103.33 P
1 F
1.89 ( and) 408.4 103.33 P
2 F
1.89 (Idle States) 431.62 103.33 P
1 F
1.89 ( to each other) 478.23 103.33 P
1.89 (.) 537.5 103.33 P
1 (The) 72 91.33 P
4 F
1 (Client Interface Service) 91.05 91.33 P
1 F
1 ( Calls are shown as how to move between the states.) 188.03 91.33 P
52 498 54 540 R
V
52 116 54 207 R
V
FMENDPAGE
%%EndPage: "25" 25
%%Page: "26" 26
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(26) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
2 9 Q
0 X
0 0 0 1 0 0 0 K
(FIGURE  1) 63 634.33 T
2 10 Q
(State Diagram) 117 634.33 T
2 14 Q
(12.3.   Client Interface Services) 63 272.67 T
1 10 Q
1.63 (The following client services are added for MP support on PowerPC systems. These interfaces make the client) 63 255.33 P
1.89 (program responsible for any Inter) 63 243.33 P
1.89 (-CPU communication needed for these interfaces. The rationale for this is to) 204.75 243.33 P
1.9 (architecturally separate the Inter) 63 231.33 P
1.9 (-CPU communication mechanism of the \336rmware from the client program and) 197.62 231.33 P
1 (vice versa.) 63 219.33 P
2 12 Q
(12.3.1.  Generic platform r) 63 194 T
(equir) 199.09 194 T
(ement) 226.21 194 T
1 10 Q
1 (The following four services are required: \0501\051 start-cpu, \0502\051 stop-self, \0503\051 idle-self, and \0504\051 resume-cpu.) 63 177.33 P
3 F
(start-cpu) 63 158.33 T
(IN:) 99 146.33 T
(nodeid, pc, arg) 135 146.33 T
(OUT:) 99 136.33 T
(none) 135 136.33 T
5 11 Q
(\245) 99 123.33 T
1 10 Q
(This client interface service starts the CPU) 105.6 123.33 T
5 11 Q
(\245) 99 112.33 T
1 10 Q
( The nodeid is the phandle of a node whose device-type is \322cpu\323.) 105.6 112.33 T
5 11 Q
(\245) 99 101.33 T
1 10 Q
(ST) 105.6 101.33 T
(AR) 116.47 101.33 T
(T) 129.76 101.33 T
(-CPU arranges for the CPU identi\336ed by *phandle* to begin executing client code at the real) 134.95 101.33 T
(address given by the *pc* input with an ar) 117 93.33 T
(gument, ar) 286.24 93.33 T
(g, passed in register r3. When it begins exe-) 328.83 93.33 T
(cution, the started processor shall be in the endian mode of the client program, and in real \050not) 117 85.33 T
(translated\051 addressing mode. The contents of registers other than r3 are indeterminate.) 117 77.33 T
43 528 45 538 R
V
43 252 45 282 R
V
43 120 45 202 R
V
43 82 45 92 R
V
99 369 477 675 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
99 369 477 675 R
7 X
0 0 0 1 0 0 0 K
V
90 450 49.5 51.75 184.5 609.75 G
0.5 H
2 Z
0 X
90 450 49.5 51.75 184.5 609.75 A
7 X
90 450 49.5 49.5 382.5 612 G
0 X
90 450 49.5 49.5 382.5 612 A
7 X
90 450 49.5 50 382.5 432.5 G
0 X
90 450 49.5 50 382.5 432.5 A
321.46 628.81 333 625.5 321.46 622.19 322.67 625.5 4 Y
V
234 625.5 322.67 625.5 2 L
N
245.54 595.19 234 598.5 245.54 601.81 244.33 598.5 4 Y
V
333 598.5 244.33 598.5 2 L
N
372.31 493.04 369 481.5 365.69 493.04 369 491.83 4 Y
V
369 562.5 369 491.83 2 L
N
392.69 550.96 396 562.5 399.31 550.96 396 552.17 4 Y
V
396 481.5 396 552.17 2 L
N
1 10 Q
(ST) 261 643.5 T
(AR) 271.87 643.5 T
(T) 285.16 643.5 T
(-CPU) 290.35 643.5 T
(ST) 261 580.5 T
(OP-SELF) 272.49 580.5 T
(IDLE-SELF) 315 519.66 T
(RESUME-CPU) 402.89 519.66 T
(Stopped State) 153 609.66 T
(Running State) 357.08 609.66 T
(Idle State) 360 427.5 T
0 0 612 792 C
FMENDPAGE
%%EndPage: "26" 26
%%Page: "27" 27
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(27) 72 750 T
(PowerPC Processor binding) 435.49 750 T
-0.38 (October 27, 1995 Revision 1.6 DRAFT) 396.75 38 P
72 738 540 738 2 L
1 H
2 Z
N
72 54 540 54 2 L
N
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
27 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
27 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 36 711 T
(2) 36 699 T
(3) 36 687 T
(4) 36 675 T
(5) 36 663 T
(6) 36 651 T
(7) 36 639 T
(8) 36 627 T
(9) 36 615 T
(10) 36 603 T
(11) 36 591 T
(12) 36 579 T
(13) 36 567 T
(14) 36 555 T
(15) 36 543 T
(16) 36 531 T
(17) 36 519 T
(18) 36 507 T
(19) 36 495 T
(20) 36 483 T
(21) 36 471 T
(22) 36 459 T
(23) 36 447 T
(24) 36 435 T
(25) 36 423 T
(26) 36 411 T
(27) 36 399 T
(28) 36 387 T
(29) 36 375 T
(30) 36 363 T
(31) 36 351 T
(32) 36 339 T
(33) 36 327 T
(34) 36 315 T
(35) 36 303 T
(36) 36 291 T
(37) 36 279 T
(38) 36 267 T
(39) 36 255 T
(40) 36 243 T
(41) 36 231 T
(42) 36 219 T
(43) 36 207 T
(44) 36 195 T
(45) 36 183 T
(46) 36 171 T
(47) 36 159 T
(48) 36 147 T
(49) 36 135 T
(50) 36 123 T
(51) 36 111 T
(52) 36 99 T
(53) 36 87 T
(54) 36 75 T
(55) 36 63 T
27 72 54 720 C
0 0 612 792 C
2 9 Q
0 X
0 0 0 1 0 0 0 K
0.9 (Note:  W) 108 714 P
0.9 (e shall not allow a pr) 143.79 714 P
0.9 (ocessor to ST) 227.89 714 P
0.9 (AR) 280.02 714 P
0.9 (T) 292.7 714 P
0.9 (-CPU itself, effectively r) 297.87 714 P
0.9 (estarting with a) 392.37 714 P
0.8 (new pc and abandoning the only client thr) 108 704 P
0.8 (ead. A jump or branch instruction shall be used) 275.24 704 P
0.9 (instead to achieve the objective.) 108 694 P
5 11 Q
-0.58 (\245) 108 679.33 P
1 10 Q
-0.22 (ST) 114.6 679.33 P
-0.22 (AR) 125.47 679.33 P
-0.22 (T) 138.76 679.33 P
-0.22 (-CPU permits more than one processor to run at the same time, enabling multi-threaded client) 143.95 679.33 P
(execution. In general, an Open Firmware client shall avoid multi-threaded operation within Open) 126 671.33 T
(Firmware. Usually) 126 663.33 T
(, this means that client threads running on dif) 200.34 663.33 T
(ferent CPUs must use mutual) 380.98 663.33 T
-0.21 (exclusion to prevent more than one processor from making client service requests at any one time.) 126 655.33 P
(The exceptions are that a client thread may invoke either the ST) 126 647.33 T
(OP-SELF or IDLE-SELF client) 381.6 647.33 T
(services de\336ned below at any time.) 126 639.33 T
2 9 Q
0.9 (Note: The r) 108 625 P
0.9 (esults ar) 154.12 625 P
0.9 (e unde\336ned if the CPU identi\336ed by *phandle* has alr) 187.11 625 P
0.9 (eady been) 402.83 625 P
0.9 (started \050e.g it is alr) 108 615 P
0.9 (eady running and has not exited\051 or *phandle* is not a valid package) 183.67 615 P
0.9 (handle of a CPU device node.) 108 605 P
3 10 Q
(stop-self) 72 590.33 T
(IN:) 108 578.33 T
(none) 144 578.33 T
(OUT:) 108 568.33 T
(none) 144 568.33 T
5 11 Q
(\245) 108 555.33 T
1 10 Q
(Open Firmware places the processor on which the caller was running into the stopped state.) 114.6 555.33 T
5 11 Q
(\245) 108 544.33 T
1 10 Q
(The client program is not-resumable.) 114.6 544.33 T
2 9 Q
0.9 (Note: When an MP client pr) 108 530 P
0.9 (ogram exits, one CPU invokes the EXIT client interface ser-) 221.08 530 P
0.9 (vice, the others invoke the ST) 108 520 P
0.9 (OP-SELF service.) 225.33 520 P
3 10 Q
(idle-self) 72 505.33 T
(IN:) 108 493.33 T
(none) 144 493.33 T
(OUT:) 108 483.33 T
(none) 144 483.33 T
5 11 Q
(\245) 108 470.33 T
1 10 Q
(Open Firmware places the CPU on which this service was invoked into an 'idle' state, saving the) 114.6 470.33 T
(*current state* of the client program, so that the client program may be resumed.) 126 462.33 T
5 11 Q
(\245) 108 451.33 T
1 10 Q
(A processor in idle state can be resumed using RESUME-CPU service de\336ned below or restarted) 114.6 451.33 T
(using ST) 126 443.33 T
(AR) 161.04 443.33 T
(T) 174.33 443.33 T
(-CPU. If the processor is resumed, it executes a normal return to the client, as if its) 179.52 443.33 T
(call to IDLE-SELF had just completed.) 126 435.33 T
2 9 Q
0.79 (Note: When a client pr) 108 421 P
0.79 (ogram wants to enter the \336rmwar) 198.5 421 P
0.79 (e user interface, one CPU invokes) 332.02 421 P
0.68 (the ENTER client interface service, the others invoke the IDLE-SELF service. The rational) 108 411 P
0.9 (is that the user interface may affect the machine state in any way that it desir) 108 401 P
0.9 (es, ther) 416.54 401 P
0.9 (efor) 445.27 401 P
0.9 (e) 460.59 401 P
0.9 (the client shall not depend on it.) 108 391 P
3 10 Q
(resume-cpu) 72 376.33 T
(IN:) 108 364.33 T
(nodeid) 144 364.33 T
(OUT:) 108 354.33 T
(none) 144 354.33 T
5 11 Q
(\245) 108 341.33 T
1 10 Q
(This client interface service is used to resume an *idled* CPU.) 114.6 341.33 T
5 11 Q
(\245) 108 330.33 T
1 10 Q
(The nodeid is the phandle of a CPU node in idle state.) 114.6 330.33 T
5 11 Q
(\245) 108 319.33 T
1 10 Q
(RESUME-CPU arranges for that CPU to restore the CPU\325) 114.6 319.33 T
(s state as saved by IDLE-SELF and begin) 347.36 319.33 T
(return to the client, completing the idle-self client service call that placed the CPU into idle state.) 126 311.33 T
5 11 Q
(\245) 108 300.33 T
1 10 Q
(The results are unde\336ned if the CPU identi\336ed by *phandle* is not in an *idle* state by a previous) 114.6 300.33 T
(call to the IDLE-SELF client interface service.) 126 292.33 T
2 9 Q
0.9 (Note: When the client pr) 108 278 P
0.9 (ogram is r) 206.42 278 P
0.9 (esumed via the GO \050or similar\051 user interface com-) 247.55 278 P
0.9 (mand, the client pr) 108 268 P
0.9 (ogram is r) 183.54 268 P
0.9 (esumed on the CPU which called the ENTER service; the cli-) 224.67 268 P
0.9 (ent pr) 108 258 P
0.9 (ogram is r) 131.99 258 P
0.9 (esponsible for calling the RESUME-CPU service to r) 173.12 258 P
0.9 (esume other idled) 381.48 258 P
0.9 (CPU's, if that is the desir) 108 248 P
0.9 (ed client pr) 208.33 248 P
0.9 (ogram behavior) 253.47 248 P
0.9 (.) 314.78 248 P
2 14 Q
(12.4.  Br) 72 218.67 T
(eakpoints) 122.3 218.67 T
1 10 Q
1 (If the breakpoint is taken by the \336rmware, without the client program's assistance, the other CPUs will continue) 72 201.33 P
1 (to run in the client program. The client program may \336eld the breakpoint 'trap' or 'vector' and idle the other) 72 189.33 P
1 (CPUs before entering the PROM. The platform binding document has to specify how this is done to avoid loss) 72 177.33 P
1 (of state at breakpoint time.) 72 165.33 P
2 14 Q
(12.5.  Serialization) 72 134.67 T
1 10 Q
1 (The \336rmware is a single threaded program, from the client program's point of view) 72 117.33 P
1 (. Only the IDLE-SELF) 416.09 117.33 P
1 (,) 509.95 117.33 P
1 (ST) 72 105.33 P
1 (OP-SELF) 83.49 105.33 P
1 (, ENTER and EXIT client interfaces may be invoked simultaneously on dif) 122.14 105.33 P
1 (ferent CPUs.) 434.03 105.33 P
1 (Furthermore, only a single CPU may invoke the ENTER or EXIT client interface at any one time. The other) 72 93.33 P
1 (CPUs must use the IDLE-SELF or ST) 72 81.33 P
1 (OP-SELF client interface service.) 230.6 81.33 P
52 527 54 597 R
V
52 467 54 512 R
V
52 338 54 383 R
V
52 130 54 144 R
V
FMENDPAGE
%%EndPage: "27" 27
%%Page: "28" 28
612 792 0 FMBEGINPAGE
[0 0 0 1 0 0 0]
[ 0 1 1 0 1 0 0]
[ 1 0 1 0 0 1 0]
[ 1 1 0 0 0 0 1]
[ 1 0 0 0 0 1 1]
[ 0 1 0 0 1 0 1]
[ 0 0 1 0 1 1 0]
 7 FrameSetSepColors
FrameNoSep
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
0 9 Q
0 X
0 0 0 1 0 0 0 K
(PowerPC Processor binding) 72 750 T
(28) 531 750 T
(October 27, 1995 Revision 1.6 DRAFT) 72 38 T
540 738 72 738 2 L
1 H
2 Z
N
540 54 72 54 2 L
N
558 72 585 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
558 72 585 720 R
7 X
0 0 0 1 0 0 0 K
V
0 0 612 792 C
18 72 54 720 C
0 0 0 1 0 0 0 K
0 0 0 1 0 0 0 K
18 72 54 720 R
7 X
0 0 0 1 0 0 0 K
V
1 12 Q
0 X
(1) 27 711 T
(2) 27 699 T
(3) 27 687 T
(4) 27 675 T
(5) 27 663 T
(6) 27 651 T
(7) 27 639 T
(8) 27 627 T
(9) 27 615 T
(10) 27 603 T
(11) 27 591 T
(12) 27 579 T
(13) 27 567 T
(14) 27 555 T
(15) 27 543 T
(16) 27 531 T
(17) 27 519 T
(18) 27 507 T
(19) 27 495 T
(20) 27 483 T
(21) 27 471 T
(22) 27 459 T
(23) 27 447 T
(24) 27 435 T
(25) 27 423 T
(26) 27 411 T
(27) 27 399 T
(28) 27 387 T
(29) 27 375 T
(30) 27 363 T
(31) 27 351 T
(32) 27 339 T
(33) 27 327 T
(34) 27 315 T
(35) 27 303 T
(36) 27 291 T
(37) 27 279 T
(38) 27 267 T
(39) 27 255 T
(40) 27 243 T
(41) 27 231 T
(42) 27 219 T
(43) 27 207 T
(44) 27 195 T
(45) 27 183 T
(46) 27 171 T
(47) 27 159 T
(48) 27 147 T
(49) 27 135 T
(50) 27 123 T
(51) 27 111 T
(52) 27 99 T
(53) 27 87 T
(54) 27 75 T
(55) 27 63 T
0 0 612 792 C
2 9 Q
0 X
0 0 0 1 0 0 0 K
0.9 (Note:  The r) 108 714 P
0.9 (esults ar) 157.27 714 P
0.9 (e unde\336ned if the client pr) 190.26 714 P
0.9 (ogram invokes client interface services) 295.35 714 P
0.9 (including br) 108 704 P
0.9 (eakpoint traps \050other than the ENTER/EXIT ST) 156.01 704 P
0.9 (OP-SELF/IDLE-SELF case) 347.76 704 P
0.9 (listed above\051 simultaneously on mor) 108 694 P
0.9 (e than a single CPU.) 249.44 694 P
0.88 (Note: Since locking mechanisms ar) 108 677 P
0.88 (e subject to client pr) 245.34 677 P
0.88 (ogram policy) 326.66 677 P
0.88 (, the client pr) 377.29 677 P
0.88 (ogram is) 430.75 677 P
0.9 (r) 108 667 P
0.9 (esponsible for implementing any necessary mechanism to insur) 111.83 667 P
0.9 (e that it adher) 359.72 667 P
0.9 (es to this) 416.5 667 P
0.9 (policy) 108 657 P
0.9 (. Further) 130.51 657 P
0.9 (, the client pr) 165.57 657 P
0.9 (ogram should disable any pr) 219.1 657 P
0.9 (e-emption mechanism befor) 332.06 657 P
0.9 (e call-) 440.68 657 P
0.9 (ing a client interface service to avoid r) 108 647 P
0.9 (escheduling a thr) 260.36 647 P
0.9 (ead of execution in the \336rmwar) 328.01 647 P
0.9 (e) 452.08 647 P
0.9 (on a differ) 108 637 P
0.9 (ent CPU if such a mechanism exists in the client pr) 149.63 637 P
0.9 (ogram.) 352.96 637 P
FMENDPAGE
%%EndPage: "28" 28
%%Trailer
%%BoundingBox: 0 0 612 792
%%PageOrder: Ascend
%%Pages: 28
%%DocumentFonts: Times-BoldItalic
%%+ Times-Roman
%%+ Times-Bold
%%+ Courier
%%+ Times-Italic
%%+ Courier-Bold
%%+ Courier-Oblique
%%EOF
