[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Value4States/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 69
LIB: work
FILE: ${SURELOG_DIR}/tests/Value4States/dut.sv
n<> u<68> t<Top_level_rule> c<1> l<1:1> el<6:1>
  n<> u<1> t<Null_rule> p<68> s<67> l<1:1>
  n<> u<67> t<Source_text> p<68> c<66> l<1:1> el<4:10>
    n<> u<66> t<Description> p<67> c<65> l<1:1> el<4:10>
      n<> u<65> t<Module_declaration> p<66> c<5> l<1:1> el<4:10>
        n<> u<5> t<Module_nonansi_header> p<65> c<2> s<34> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<34> t<Module_item> p<65> c<33> s<63> l<2:4> el<2:35>
          n<> u<33> t<Non_port_module_item> p<34> c<32> l<2:4> el<2:35>
            n<> u<32> t<Module_or_generate_item> p<33> c<31> l<2:4> el<2:35>
              n<> u<31> t<Module_common_item> p<32> c<30> l<2:4> el<2:35>
                n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<2:4> el<2:35>
                  n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<2:4> el<2:35>
                    n<> u<28> t<Parameter_declaration> p<29> c<18> l<2:4> el<2:34>
                      n<> u<18> t<Data_type_or_implicit> p<28> c<17> s<27> l<2:14> el<2:26>
                        n<> u<17> t<Data_type> p<18> c<6> l<2:14> el<2:26>
                          n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<2:14> el<2:19>
                          n<> u<16> t<Packed_dimension> p<17> c<15> l<2:20> el<2:26>
                            n<> u<15> t<Constant_range> p<16> c<10> l<2:21> el<2:25>
                              n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:21> el<2:23>
                                n<> u<9> t<Constant_primary> p<10> c<8> l<2:21> el<2:23>
                                  n<> u<8> t<Primary_literal> p<9> c<7> l<2:21> el<2:23>
                                    n<31> u<7> t<INT_CONST> p<8> l<2:21> el<2:23>
                              n<> u<14> t<Constant_expression> p<15> c<13> l<2:24> el<2:25>
                                n<> u<13> t<Constant_primary> p<14> c<12> l<2:24> el<2:25>
                                  n<> u<12> t<Primary_literal> p<13> c<11> l<2:24> el<2:25>
                                    n<0> u<11> t<INT_CONST> p<12> l<2:24> el<2:25>
                      n<> u<27> t<List_of_param_assignments> p<28> c<26> l<2:27> el<2:34>
                        n<> u<26> t<Param_assignment> p<27> c<19> l<2:27> el<2:34>
                          n<P1> u<19> t<STRING_CONST> p<26> s<25> l<2:27> el<2:29>
                          n<> u<25> t<Constant_param_expression> p<26> c<24> l<2:32> el<2:34>
                            n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<2:32> el<2:34>
                              n<> u<23> t<Constant_expression> p<24> c<22> l<2:32> el<2:34>
                                n<> u<22> t<Constant_primary> p<23> c<21> l<2:32> el<2:34>
                                  n<> u<21> t<Primary_literal> p<22> c<20> l<2:32> el<2:34>
                                    n<x> u<20> t<X> p<21> l<2:32> el<2:34>
        n<> u<63> t<Module_item> p<65> c<62> s<64> l<3:4> el<3:35>
          n<> u<62> t<Non_port_module_item> p<63> c<61> l<3:4> el<3:35>
            n<> u<61> t<Module_or_generate_item> p<62> c<60> l<3:4> el<3:35>
              n<> u<60> t<Module_common_item> p<61> c<59> l<3:4> el<3:35>
                n<> u<59> t<Module_or_generate_item_declaration> p<60> c<58> l<3:4> el<3:35>
                  n<> u<58> t<Package_or_generate_item_declaration> p<59> c<57> l<3:4> el<3:35>
                    n<> u<57> t<Parameter_declaration> p<58> c<47> l<3:4> el<3:34>
                      n<> u<47> t<Data_type_or_implicit> p<57> c<46> s<56> l<3:14> el<3:26>
                        n<> u<46> t<Data_type> p<47> c<35> l<3:14> el<3:26>
                          n<> u<35> t<IntVec_TypeLogic> p<46> s<45> l<3:14> el<3:19>
                          n<> u<45> t<Packed_dimension> p<46> c<44> l<3:20> el<3:26>
                            n<> u<44> t<Constant_range> p<45> c<39> l<3:21> el<3:25>
                              n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<3:21> el<3:23>
                                n<> u<38> t<Constant_primary> p<39> c<37> l<3:21> el<3:23>
                                  n<> u<37> t<Primary_literal> p<38> c<36> l<3:21> el<3:23>
                                    n<31> u<36> t<INT_CONST> p<37> l<3:21> el<3:23>
                              n<> u<43> t<Constant_expression> p<44> c<42> l<3:24> el<3:25>
                                n<> u<42> t<Constant_primary> p<43> c<41> l<3:24> el<3:25>
                                  n<> u<41> t<Primary_literal> p<42> c<40> l<3:24> el<3:25>
                                    n<0> u<40> t<INT_CONST> p<41> l<3:24> el<3:25>
                      n<> u<56> t<List_of_param_assignments> p<57> c<55> l<3:27> el<3:34>
                        n<> u<55> t<Param_assignment> p<56> c<48> l<3:27> el<3:34>
                          n<P2> u<48> t<STRING_CONST> p<55> s<54> l<3:27> el<3:29>
                          n<> u<54> t<Constant_param_expression> p<55> c<53> l<3:32> el<3:34>
                            n<> u<53> t<Constant_mintypmax_expression> p<54> c<52> l<3:32> el<3:34>
                              n<> u<52> t<Constant_expression> p<53> c<51> l<3:32> el<3:34>
                                n<> u<51> t<Constant_primary> p<52> c<50> l<3:32> el<3:34>
                                  n<> u<50> t<Primary_literal> p<51> c<49> l<3:32> el<3:34>
                                    n<z> u<49> t<Z> p<50> l<3:32> el<3:34>
        n<> u<64> t<ENDMODULE> p<65> l<4:1> el<4:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Value4States/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Value4States/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               6
Design                                                 1
LogicTypespec                                          2
Module                                                 1
ParamAssign                                            2
Parameter                                              2
Range                                                  2
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Value4States/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Value4States/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.P1), line:2:27, endln:2:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Value4States/dut.sv, line:1:1, endln:4:10
    |BIN:X
    |vpiTypespec:
    \_RefTypespec: (work@top.P1), line:2:14, endln:2:26
      |vpiParent:
      \_Parameter: (work@top.P1), line:2:27, endln:2:34
      |vpiFullName:work@top.P1
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:26
    |vpiName:P1
    |vpiFullName:work@top.P1
  |vpiParameter:
  \_Parameter: (work@top.P2), line:3:27, endln:3:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Value4States/dut.sv, line:1:1, endln:4:10
    |BIN:Z
    |vpiTypespec:
    \_RefTypespec: (work@top.P2), line:3:14, endln:3:26
      |vpiParent:
      \_Parameter: (work@top.P2), line:3:27, endln:3:34
      |vpiFullName:work@top.P2
      |vpiActual:
      \_LogicTypespec: , line:3:14, endln:3:26
    |vpiName:P2
    |vpiFullName:work@top.P2
  |vpiParamAssign:
  \_ParamAssign: , line:2:27, endln:2:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Value4States/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:2:32, endln:2:34
      |vpiParent:
      \_ParamAssign: , line:2:27, endln:2:34
      |vpiDecompile:'X
      |vpiSize:-1
      |BIN:X
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.P1), line:2:27, endln:2:34
  |vpiParamAssign:
  \_ParamAssign: , line:3:27, endln:3:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Value4States/dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_Constant: , line:3:32, endln:3:34
      |vpiParent:
      \_ParamAssign: , line:3:27, endln:3:34
      |vpiDecompile:'Z
      |vpiSize:-1
      |BIN:Z
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.P2), line:3:27, endln:3:34
  |vpiTypedef:
  \_LogicTypespec: , line:2:14, endln:2:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Value4States/dut.sv, line:1:1, endln:4:10
    |vpiRange:
    \_Range: , line:2:20, endln:2:26
      |vpiParent:
      \_LogicTypespec: , line:2:14, endln:2:26
      |vpiLeftRange:
      \_Constant: , line:2:21, endln:2:23
        |vpiParent:
        \_Range: , line:2:20, endln:2:26
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:24, endln:2:25
        |vpiParent:
        \_Range: , line:2:20, endln:2:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:14, endln:3:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Value4States/dut.sv, line:1:1, endln:4:10
    |vpiRange:
    \_Range: , line:3:20, endln:3:26
      |vpiParent:
      \_LogicTypespec: , line:3:14, endln:3:26
      |vpiLeftRange:
      \_Constant: , line:3:21, endln:3:23
        |vpiParent:
        \_Range: , line:3:20, endln:3:26
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:24, endln:3:25
        |vpiParent:
        \_Range: , line:3:20, endln:3:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:14, endln:2:26
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:14, endln:3:26
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
