// Seed: 4180408300
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_2();
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2;
endmodule
module module_3 (
    output supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4
    , id_8,
    output tri0 id_5,
    input logic id_6
);
  id_9 :
  assert property (@(posedge id_6) id_6)
  else $display(1);
  reg id_10;
  module_2();
  assign id_5 = 1'h0;
  id_11(
      .id_0(id_8), .id_1(1'b0), .id_2(id_4), .id_3(id_10), .id_4("")
  );
  tri id_12 = 1'h0;
  always id_9 <= id_10;
endmodule
