Warning (10268): Verilog HDL information at part2.v(39): always construct contains both blocking and non-blocking assignments File: C:/Users/Prerna/Desktop/CAD/Lab4/part2/part2.v Line: 39
