#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f825951290 .scope module, "uart_tb" "uart_tb" 2 2;
 .timescale -9 -12;
L_000001f8259535e0 .functor BUFZ 1, v000001f8259af600_0, C4<0>, C4<0>, C4<0>;
v000001f8259af240_0 .net "baud_tick", 0 0, v000001f82593baa0_0;  1 drivers
v000001f8259af100_0 .var "clk", 0 0;
v000001f8259af6a0_0 .var/i "i", 31 0;
v000001f8259af2e0_0 .var "reset", 0 0;
v000001f8259aec00_0 .net "rx", 0 0, L_000001f8259535e0;  1 drivers
v000001f8259af380_0 .net "rx_data", 7 0, v000001f825912ce0_0;  1 drivers
v000001f8259ae980_0 .net "rx_ready", 0 0, v000001f825912d80_0;  1 drivers
v000001f8259af4c0 .array "test_bytes", 4 0, 7 0;
v000001f8259aeca0_0 .net "tx", 0 0, v000001f8259af600_0;  1 drivers
v000001f8259af7e0_0 .net "tx_busy", 0 0, v000001f8259aef20_0;  1 drivers
v000001f8259aea20_0 .var "tx_data", 7 0;
v000001f8259aeb60_0 .var "tx_start", 0 0;
E_000001f82593c490 .event posedge, v000001f82593baa0_0;
E_000001f82593c010 .event anyedge, v000001f825912d80_0;
S_000001f825951420 .scope module, "baud_inst" "baud_gen" 2 25, 3 2 0, S_000001f825951290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_000001f825913e10 .param/l "BAUD_RATE" 0 3 4, +C4<00000000000000000010010110000000>;
P_000001f825913e48 .param/l "CLK_FREQ" 0 3 3, +C4<00000010111110101111000010000000>;
P_000001f825913e80 .param/l "DIV" 1 3 11, +C4<00000000000000000001010001011000>;
v000001f82593baa0_0 .var "baud_tick", 0 0;
v000001f825939010_0 .net "clk", 0 0, v000001f8259af100_0;  1 drivers
v000001f8258fbd30_0 .var/i "counter", 31 0;
v000001f82593d240_0 .net "reset", 0 0, v000001f8259af2e0_0;  1 drivers
E_000001f82593c590 .event posedge, v000001f82593d240_0, v000001f825939010_0;
S_000001f82594bb40 .scope module, "rx_inst" "uart_rx" 2 43, 4 1 0, S_000001f825951290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "baud_tick";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_ready";
v000001f8259515b0_0 .net "baud_tick", 0 0, v000001f82593baa0_0;  alias, 1 drivers
v000001f825951650_0 .var "bit_count", 3 0;
v000001f82594bcd0_0 .net "clk", 0 0, v000001f8259af100_0;  alias, 1 drivers
v000001f82594bd70_0 .var "receiving", 0 0;
v000001f82594be10_0 .net "reset", 0 0, v000001f8259af2e0_0;  alias, 1 drivers
v000001f82594beb0_0 .net "rx", 0 0, L_000001f8259535e0;  alias, 1 drivers
v000001f825912ce0_0 .var "rx_data", 7 0;
v000001f825912d80_0 .var "rx_ready", 0 0;
v000001f825912e20_0 .var "shift_reg", 7 0;
v000001f8259af060_0 .var "state", 1 0;
S_000001f825912ec0 .scope module, "tx_inst" "uart_tx" 2 32, 5 2 0, S_000001f825951290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "baud_tick";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "tx_busy";
v000001f8259af740_0 .net "baud_tick", 0 0, v000001f82593baa0_0;  alias, 1 drivers
v000001f8259af420_0 .var "bit_index", 3 0;
v000001f8259af560_0 .net "clk", 0 0, v000001f8259af100_0;  alias, 1 drivers
v000001f8259af1a0_0 .net "reset", 0 0, v000001f8259af2e0_0;  alias, 1 drivers
v000001f8259ae8e0_0 .var "shift_reg", 9 0;
v000001f8259af600_0 .var "tx", 0 0;
v000001f8259aef20_0 .var "tx_busy", 0 0;
v000001f8259aeac0_0 .net "tx_data", 7 0, v000001f8259aea20_0;  1 drivers
v000001f8259aefc0_0 .net "tx_start", 0 0, v000001f8259aeb60_0;  1 drivers
    .scope S_000001f825951420;
T_0 ;
    %wait E_000001f82593c590;
    %load/vec4 v000001f82593d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f8258fbd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82593baa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f8258fbd30_0;
    %cmpi/s 5207, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f8258fbd30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82593baa0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001f8258fbd30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f8258fbd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82593baa0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f825912ec0;
T_1 ;
    %wait E_000001f82593c590;
    %load/vec4 v000001f8259af1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8259af600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8259aef20_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v000001f8259ae8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f8259af420_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f8259aef20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001f8259aefc0_0;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001f8259aeac0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001f8259ae8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8259aef20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f8259af420_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001f8259aef20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v000001f8259af740_0;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000001f8259ae8e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001f8259af600_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001f8259ae8e0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f8259ae8e0_0, 0;
    %load/vec4 v000001f8259af420_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f8259af420_0, 0;
    %load/vec4 v000001f8259af420_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8259aef20_0, 0;
T_1.8 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f82594bb40;
T_2 ;
    %wait E_000001f82593c590;
    %load/vec4 v000001f82594be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f825951650_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f825912e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82594bd70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f825912ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f825912d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f8259af060_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f8259515b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001f8259af060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f825912d80_0, 0;
    %load/vec4 v000001f82594beb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001f8259af060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f825951650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82594bd70_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000001f82594beb0_0;
    %load/vec4 v000001f825912e20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f825912e20_0, 0;
    %load/vec4 v000001f825951650_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f825951650_0, 0;
    %load/vec4 v000001f825951650_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001f8259af060_0, 0;
T_2.10 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001f82594beb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001f825912e20_0;
    %assign/vec4 v000001f825912ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f825912d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82594bd70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f8259af060_0, 0;
T_2.12 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f825951290;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8259af100_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001f825951290;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v000001f8259af100_0;
    %inv;
    %store/vec4 v000001f8259af100_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f825951290;
T_5 ;
    %vpi_call 2 61 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f825951290 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001f825951290;
T_6 ;
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f8259af4c0, 4, 0;
    %pushi/vec4 163, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f8259af4c0, 4, 0;
    %pushi/vec4 126, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f8259af4c0, 4, 0;
    %pushi/vec4 193, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f8259af4c0, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f8259af4c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8259af2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8259aeb60_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8259af2e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f8259af6a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001f8259af6a0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 4, v000001f8259af6a0_0;
    %load/vec4a v000001f8259af4c0, 4;
    %store/vec4 v000001f8259aea20_0, 0, 8;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f8259aeb60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f8259aeb60_0, 0, 1;
T_6.2 ;
    %load/vec4 v000001f8259ae980_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_000001f82593c010;
    %jmp T_6.2;
T_6.3 ;
    %load/vec4 v000001f8259af380_0;
    %ix/getv/s 4, v000001f8259af6a0_0;
    %load/vec4a v000001f8259af4c0, 4;
    %cmp/e;
    %jmp/0xz  T_6.4, 4;
    %vpi_call 2 91 "$display", "TEST PASSED: RX received %02h (expected %02h)", v000001f8259af380_0, &A<v000001f8259af4c0, v000001f8259af6a0_0 > {0 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call 2 93 "$display", "TEST FAILED: RX received %02h (expected %02h)", v000001f8259af380_0, &A<v000001f8259af4c0, v000001f8259af6a0_0 > {0 0 0};
T_6.5 ;
T_6.6 ;
    %load/vec4 v000001f8259ae980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.7, 6;
    %wait E_000001f82593c010;
    %jmp T_6.6;
T_6.7 ;
    %pushi/vec4 20, 0, 32;
T_6.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.9, 5;
    %jmp/1 T_6.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f82593c490;
    %jmp T_6.8;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v000001f8259af6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f8259af6a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000000, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "baud_gen.v";
    "uart_rx.v";
    "uart_tx.v";
