

================================================================
== Vitis HLS Report for 'load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread'
================================================================
* Date:           Tue Oct 21 03:22:13 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InputTileHread_InputTileWread  |        ?|        ?|        13|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     570|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|     235|     155|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     307|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     542|     861|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U235  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |urem_9ns_3ns_2_13_1_U236  |urem_9ns_3ns_2_13_1  |        0|   0|  235|  150|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   1|  235|  155|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_321_p2       |         +|   0|  0|  25|          18|           1|
    |add_ln43_fu_330_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln47_1_fu_272_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln47_2_fu_369_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln48_1_fu_374_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln48_fu_277_p2         |         +|   0|  0|  17|          10|          10|
    |add_ln52_fu_632_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln56_1_fu_468_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln56_fu_455_p2         |         +|   0|  0|  17|          10|           4|
    |add_ln57_fu_474_p2         |         +|   0|  0|  17|          10|          10|
    |add_ln59_1_fu_566_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln59_2_fu_591_p2       |         +|   0|  0|  70|          63|          63|
    |add_ln59_3_fu_620_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln59_4_fu_626_p2       |         +|   0|  0|  18|          10|          10|
    |add_ln59_fu_556_p2         |         +|   0|  0|  19|          19|          19|
    |sub_ln59_fu_526_p2         |         -|   0|  0|  19|          19|          19|
    |icmp_ln43_fu_316_p2        |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln49_1_fu_399_p2      |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln49_fu_302_p2        |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln52_fu_336_p2        |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln58_fu_496_p2        |      icmp|   0|  0|  17|          10|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ix_fu_488_p3               |    select|   0|  0|  10|           1|           1|
    |iy_1_fu_308_p3             |    select|   0|  0|   8|           1|           3|
    |iy_fu_290_p3               |    select|   0|  0|  10|           1|           1|
    |select_ln43_1_fu_353_p3    |    select|   0|  0|   9|           1|           9|
    |select_ln43_2_fu_413_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln43_fu_341_p3      |    select|   0|  0|   9|           1|           1|
    |select_ln48_fu_387_p3      |    select|   0|  0|  10|           1|           1|
    |select_ln49_fu_405_p3      |    select|   0|  0|   8|           1|           3|
    |select_ln58_fu_536_p3      |    select|   0|  0|   8|           1|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 570|         362|         339|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem_in_blk_n_AR         |   9|          2|    1|          2|
    |gmem_in_blk_n_R          |   9|          2|    1|          2|
    |indvar_flatten_fu_136    |   9|          2|   18|         36|
    |px_fu_128                |   9|          2|    9|         18|
    |py_fu_132                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   41|         82|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln59_4_reg_742                 |  10|   0|   10|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_in_addr_read_reg_747          |  32|   0|   32|          0|
    |gmem_in_addr_reg_736               |  64|   0|   64|          0|
    |indvar_flatten_fu_136              |  18|   0|   18|          0|
    |px_fu_128                          |   9|   0|    9|          0|
    |py_fu_132                          |   9|   0|    9|          0|
    |sext_ln47_cast_reg_721             |  11|   0|   11|          0|
    |add_ln59_4_reg_742                 |  64|  32|   10|          0|
    |gmem_in_addr_read_reg_747          |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 307|  64|  221|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|                             RTL Ports                            | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                                                            |   in|    1|  ap_ctrl_hs|  load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_rst                                                            |   in|    1|  ap_ctrl_hs|  load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_start                                                          |   in|    1|  ap_ctrl_hs|  load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_done                                                           |  out|    1|  ap_ctrl_hs|  load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_idle                                                           |  out|    1|  ap_ctrl_hs|  load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread|  return value|
|ap_ready                                                          |  out|    1|  ap_ctrl_hs|  load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread|  return value|
|m_axi_gmem_in_AWVALID                                             |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWREADY                                             |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWADDR                                              |  out|   64|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWID                                                |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWLEN                                               |  out|   32|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE                                              |  out|    3|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWBURST                                             |  out|    2|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK                                              |  out|    2|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE                                             |  out|    4|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWPROT                                              |  out|    3|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWQOS                                               |  out|    4|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWREGION                                            |  out|    4|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_AWUSER                                              |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_WVALID                                              |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_WREADY                                              |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_WDATA                                               |  out|   32|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_WSTRB                                               |  out|    4|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_WLAST                                               |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_WID                                                 |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_WUSER                                               |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARVALID                                             |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARREADY                                             |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARADDR                                              |  out|   64|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARID                                                |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARLEN                                               |  out|   32|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE                                              |  out|    3|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARBURST                                             |  out|    2|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK                                              |  out|    2|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE                                             |  out|    4|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARPROT                                              |  out|    3|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARQOS                                               |  out|    4|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARREGION                                            |  out|    4|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_ARUSER                                              |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_RVALID                                              |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_RREADY                                              |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_RDATA                                               |   in|   32|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_RLAST                                               |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_RID                                                 |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM                                            |   in|    9|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_RUSER                                               |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_RRESP                                               |   in|    2|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_BVALID                                              |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_BREADY                                              |  out|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_BRESP                                               |   in|    2|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_BID                                                 |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|m_axi_gmem_in_BUSER                                               |   in|    1|       m_axi|                                                                       gmem_in|       pointer|
|mul_ln32                                                          |   in|   10|     ap_none|                                                                      mul_ln32|        scalar|
|sext_ln47                                                         |   in|   10|     ap_none|                                                                     sext_ln47|        scalar|
|add_ln47                                                          |   in|   10|     ap_none|                                                                      add_ln47|        scalar|
|bound                                                             |   in|   18|     ap_none|                                                                         bound|        scalar|
|p_read2                                                           |   in|    9|     ap_none|                                                                       p_read2|        scalar|
|p_read4                                                           |   in|   10|     ap_none|                                                                       p_read4|        scalar|
|in_r                                                              |   in|   64|     ap_none|                                                                          in_r|        scalar|
|sub_ln32                                                          |   in|   63|     ap_none|                                                                      sub_ln32|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0  |  out|   10|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0       |  out|    1|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0       |  out|    1|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0        |  out|   32|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0  |  out|   10|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0       |  out|    1|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0       |  out|    1|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0        |  out|   32|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0  |  out|   10|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0       |  out|    1|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0       |  out|    1|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0        |  out|   32|   ap_memory|                       srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
+------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%px = alloca i32 1"   --->   Operation 16 'alloca' 'px' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 17 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub_ln32_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sub_ln32"   --->   Operation 19 'read' 'sub_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 20 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4"   --->   Operation 21 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_9 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2"   --->   Operation 22 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bound_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %bound"   --->   Operation 23 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln47_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln47"   --->   Operation 24 'read' 'add_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln47_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln47"   --->   Operation 25 'read' 'sext_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln3215 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln32"   --->   Operation 26 'read' 'mul_ln3215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln47_cast = sext i10 %sext_ln47_read"   --->   Operation 27 'sext' 'sext_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65025, void @empty_31, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %py"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %px"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.32>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:43]   --->   Operation 36 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i18 %indvar_flatten" [src/srcnn.cpp:43]   --->   Operation 37 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %py_1" [src/srcnn.cpp:43]   --->   Operation 38 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i9 %py_1" [src/srcnn.cpp:47]   --->   Operation 39 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln47_1 = add i11 %sext_ln47_cast, i11 %zext_ln43" [src/srcnn.cpp:47]   --->   Operation 40 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln48 = add i10 %add_ln47_read, i10 %zext_ln47" [src/srcnn.cpp:48]   --->   Operation 41 'add' 'add_ln48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln47_1, i32 10" [src/srcnn.cpp:48]   --->   Operation 42 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp, i10 0, i10 %add_ln48" [src/srcnn.cpp:48]   --->   Operation 43 'select' 'iy' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i10 %iy" [src/srcnn.cpp:47]   --->   Operation 44 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%icmp_ln49 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:49]   --->   Operation 45 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln49, i8 254, i8 %trunc_ln47" [src/srcnn.cpp:49]   --->   Operation 46 'select' 'iy_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.87ns)   --->   "%icmp_ln43 = icmp_eq  i18 %indvar_flatten_load, i18 %bound_read" [src/srcnn.cpp:43]   --->   Operation 47 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.87ns)   --->   "%add_ln43_1 = add i18 %indvar_flatten_load, i18 1" [src/srcnn.cpp:43]   --->   Operation 48 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc26.loopexit.i, void %load_tile_mm_Loop_InputTileHread_proc.exit.exitStub" [src/srcnn.cpp:43]   --->   Operation 49 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%px_load = load i9 %px" [src/srcnn.cpp:52]   --->   Operation 50 'load' 'px_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%add_ln43 = add i9 %py_1, i9 1" [src/srcnn.cpp:43]   --->   Operation 51 'add' 'add_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.77ns)   --->   "%icmp_ln52 = icmp_eq  i9 %px_load, i9 %p_read_9" [src/srcnn.cpp:52]   --->   Operation 52 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %icmp_ln52, i9 0, i9 %px_load" [src/srcnn.cpp:43]   --->   Operation 53 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i9 %add_ln43" [src/srcnn.cpp:43]   --->   Operation 54 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln43_1 = select i1 %icmp_ln52, i9 %add_ln43, i9 %py_1" [src/srcnn.cpp:43]   --->   Operation 55 'select' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i9 %select_ln43_1" [src/srcnn.cpp:47]   --->   Operation 56 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i9 %add_ln43" [src/srcnn.cpp:47]   --->   Operation 57 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln47_2 = add i11 %sext_ln47_cast, i11 %zext_ln43_1" [src/srcnn.cpp:47]   --->   Operation 58 'add' 'add_ln47_2' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln48_1 = add i10 %add_ln47_read, i10 %zext_ln47_1" [src/srcnn.cpp:48]   --->   Operation 59 'add' 'add_ln48_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln47_2, i32 10" [src/srcnn.cpp:48]   --->   Operation 60 'bitselect' 'tmp_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.40ns)   --->   "%select_ln48 = select i1 %tmp_2, i10 0, i10 %add_ln48_1" [src/srcnn.cpp:48]   --->   Operation 61 'select' 'select_ln48' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%trunc_ln47_1 = trunc i10 %select_ln48" [src/srcnn.cpp:47]   --->   Operation 62 'trunc' 'trunc_ln47_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%icmp_ln49_1 = icmp_ugt  i10 %select_ln48, i10 254" [src/srcnn.cpp:49]   --->   Operation 63 'icmp' 'icmp_ln49_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_2)   --->   "%select_ln49 = select i1 %icmp_ln49_1, i8 254, i8 %trunc_ln47_1" [src/srcnn.cpp:49]   --->   Operation 64 'select' 'select_ln49' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %icmp_ln52, i8 %select_ln49, i8 %iy_1" [src/srcnn.cpp:43]   --->   Operation 65 'select' 'select_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i9 %select_ln43" [src/srcnn.cpp:52]   --->   Operation 66 'zext' 'zext_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i9 %select_ln43" [src/srcnn.cpp:52]   --->   Operation 67 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.14ns)   --->   "%mul_ln52 = mul i19 %zext_ln52_1, i19 683" [src/srcnn.cpp:52]   --->   Operation 68 'mul' 'mul_ln52' <Predicate = (!icmp_ln43)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln52, i32 11, i32 18" [src/srcnn.cpp:52]   --->   Operation 69 'partselect' 'tmp_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i8 %tmp_3" [src/srcnn.cpp:52]   --->   Operation 70 'zext' 'zext_ln52_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 71 [13/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 71 'urem' 'urem_ln52' <Predicate = (!icmp_ln43)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln56 = add i10 %p_read, i10 1018" [src/srcnn.cpp:56]   --->   Operation 72 'add' 'add_ln56' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i10 %add_ln56" [src/srcnn.cpp:56]   --->   Operation 73 'sext' 'sext_ln56' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %select_ln43" [src/srcnn.cpp:56]   --->   Operation 74 'zext' 'zext_ln56' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln56_1 = add i11 %sext_ln56, i11 %zext_ln52" [src/srcnn.cpp:56]   --->   Operation 75 'add' 'add_ln56_1' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln57 = add i10 %add_ln56, i10 %zext_ln56" [src/srcnn.cpp:57]   --->   Operation 76 'add' 'add_ln57' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln56_1, i32 10" [src/srcnn.cpp:57]   --->   Operation 77 'bitselect' 'tmp_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_4, i10 0, i10 %add_ln57" [src/srcnn.cpp:57]   --->   Operation 78 'select' 'ix' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.78ns)   --->   "%icmp_ln58 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:58]   --->   Operation 79 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln43_2, i10 0" [src/srcnn.cpp:59]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i18 %shl_ln" [src/srcnn.cpp:59]   --->   Operation 81 'zext' 'zext_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln59_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln43_2, i2 0" [src/srcnn.cpp:59]   --->   Operation 82 'bitconcatenate' 'shl_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i10 %shl_ln59_1" [src/srcnn.cpp:59]   --->   Operation 83 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59 = sub i19 %zext_ln59, i19 %zext_ln59_1" [src/srcnn.cpp:59]   --->   Operation 84 'sub' 'sub_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i10 %ix" [src/srcnn.cpp:59]   --->   Operation 85 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.39ns)   --->   "%select_ln58 = select i1 %icmp_ln58, i8 254, i8 %trunc_ln59" [src/srcnn.cpp:58]   --->   Operation 86 'select' 'select_ln58' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln59_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln58, i2 0" [src/srcnn.cpp:59]   --->   Operation 87 'bitconcatenate' 'shl_ln59_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i10 %shl_ln59_2" [src/srcnn.cpp:59]   --->   Operation 88 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln59 = add i19 %sub_ln59, i19 %zext_ln59_2" [src/srcnn.cpp:59]   --->   Operation 89 'add' 'add_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i19 %add_ln59" [src/srcnn.cpp:59]   --->   Operation 90 'sext' 'sext_ln59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.08ns)   --->   "%add_ln59_1 = add i64 %sext_ln59, i64 %in_read" [src/srcnn.cpp:59]   --->   Operation 91 'add' 'add_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln59_1, i32 2, i32 63" [src/srcnn.cpp:59]   --->   Operation 92 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i62 %trunc_ln8" [src/srcnn.cpp:59]   --->   Operation 93 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln59_1" [src/srcnn.cpp:59]   --->   Operation 94 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.08ns)   --->   "%add_ln59_2 = add i63 %sub_ln32_read, i63 %zext_ln47_2" [src/srcnn.cpp:59]   --->   Operation 95 'add' 'add_ln59_2' <Predicate = (!icmp_ln43)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i63 %add_ln59_2" [src/srcnn.cpp:59]   --->   Operation 96 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln59_1, i3 0" [src/srcnn.cpp:59]   --->   Operation 97 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln59_2 = trunc i63 %add_ln59_2" [src/srcnn.cpp:59]   --->   Operation 98 'trunc' 'trunc_ln59_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln59_2, i1 0" [src/srcnn.cpp:59]   --->   Operation 99 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59_3 = add i10 %p_shl3, i10 %p_shl4" [src/srcnn.cpp:59]   --->   Operation 100 'add' 'add_ln59_3' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln59_4 = add i10 %add_ln59_3, i10 %zext_ln52_2" [src/srcnn.cpp:59]   --->   Operation 101 'add' 'add_ln59_4' <Predicate = (!icmp_ln43)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.77ns)   --->   "%add_ln52 = add i9 %select_ln43, i9 1" [src/srcnn.cpp:52]   --->   Operation 102 'add' 'add_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln52 = store i18 %add_ln43_1, i18 %indvar_flatten" [src/srcnn.cpp:52]   --->   Operation 103 'store' 'store_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln52 = store i9 %select_ln43_1, i9 %py" [src/srcnn.cpp:52]   --->   Operation 104 'store' 'store_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln52 = store i9 %add_ln52, i9 %px" [src/srcnn.cpp:52]   --->   Operation 105 'store' 'store_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body10.i" [src/srcnn.cpp:52]   --->   Operation 106 'br' 'br_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 107 [12/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 107 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 108 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 109 [11/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 109 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 110 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 111 [10/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 111 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 112 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 113 [9/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 113 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 114 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 115 [8/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 115 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 116 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 117 [7/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 117 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 118 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 119 [6/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 119 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 120 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 121 [5/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 121 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:59]   --->   Operation 122 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 123 [4/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 123 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_in_addr" [src/srcnn.cpp:59]   --->   Operation 124 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.53>
ST_12 : Operation 125 [3/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 125 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.53>
ST_13 : Operation 126 [2/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 126 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.76>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @InputTileHread_InputTileWread_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [src/srcnn.cpp:54]   --->   Operation 128 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:52]   --->   Operation 129 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/13] (1.53ns)   --->   "%urem_ln52 = urem i9 %select_ln43, i9 3" [src/srcnn.cpp:52]   --->   Operation 130 'urem' 'urem_ln52' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i2 %urem_ln52" [src/srcnn.cpp:52]   --->   Operation 131 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:59]   --->   Operation 132 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i10 %add_ln59_4" [src/srcnn.cpp:59]   --->   Operation 133 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln59_3" [src/srcnn.cpp:59]   --->   Operation 134 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln59_3" [src/srcnn.cpp:59]   --->   Operation 135 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln59_3" [src/srcnn.cpp:59]   --->   Operation 136 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.73ns)   --->   "%switch_ln59 = switch i2 %trunc_ln52, void %arrayidx2532.case.2.i, i2 0, void %arrayidx2532.case.0.i, i2 1, void %arrayidx2532.case.1.i" [src/srcnn.cpp:59]   --->   Operation 137 'switch' 'switch_ln59' <Predicate = true> <Delay = 0.73>
ST_14 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47" [src/srcnn.cpp:59]   --->   Operation 138 'store' 'store_ln59' <Predicate = (trunc_ln52 == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:59]   --->   Operation 139 'br' 'br_ln59' <Predicate = (trunc_ln52 == 1)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46" [src/srcnn.cpp:59]   --->   Operation 140 'store' 'store_ln59' <Predicate = (trunc_ln52 == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:59]   --->   Operation 141 'br' 'br_ln59' <Predicate = (trunc_ln52 == 0)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %bitcast_ln59, i10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/srcnn.cpp:59]   --->   Operation 142 'store' 'store_ln59' <Predicate = (trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 560> <RAM>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx2532.exit.i" [src/srcnn.cpp:59]   --->   Operation 143 'br' 'br_ln59' <Predicate = (trunc_ln52 != 0 & trunc_ln52 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sub_ln32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
px                                                      (alloca        ) [ 011000000000000]
py                                                      (alloca        ) [ 011000000000000]
indvar_flatten                                          (alloca        ) [ 011000000000000]
sub_ln32_read                                           (read          ) [ 011000000000000]
in_read                                                 (read          ) [ 011000000000000]
p_read                                                  (read          ) [ 011000000000000]
p_read_9                                                (read          ) [ 011000000000000]
bound_read                                              (read          ) [ 011000000000000]
add_ln47_read                                           (read          ) [ 011000000000000]
sext_ln47_read                                          (read          ) [ 000000000000000]
mul_ln3215                                              (read          ) [ 000000000000000]
sext_ln47_cast                                          (sext          ) [ 011000000000000]
specmemcore_ln0                                         (specmemcore   ) [ 000000000000000]
specmemcore_ln0                                         (specmemcore   ) [ 000000000000000]
specmemcore_ln0                                         (specmemcore   ) [ 000000000000000]
specinterface_ln0                                       (specinterface ) [ 000000000000000]
store_ln0                                               (store         ) [ 000000000000000]
store_ln0                                               (store         ) [ 000000000000000]
store_ln0                                               (store         ) [ 000000000000000]
br_ln0                                                  (br            ) [ 000000000000000]
py_1                                                    (load          ) [ 000000000000000]
indvar_flatten_load                                     (load          ) [ 000000000000000]
zext_ln43                                               (zext          ) [ 000000000000000]
zext_ln47                                               (zext          ) [ 000000000000000]
add_ln47_1                                              (add           ) [ 000000000000000]
add_ln48                                                (add           ) [ 000000000000000]
tmp                                                     (bitselect     ) [ 000000000000000]
iy                                                      (select        ) [ 000000000000000]
trunc_ln47                                              (trunc         ) [ 000000000000000]
icmp_ln49                                               (icmp          ) [ 000000000000000]
iy_1                                                    (select        ) [ 000000000000000]
icmp_ln43                                               (icmp          ) [ 011111111111110]
add_ln43_1                                              (add           ) [ 000000000000000]
br_ln43                                                 (br            ) [ 000000000000000]
px_load                                                 (load          ) [ 000000000000000]
add_ln43                                                (add           ) [ 000000000000000]
icmp_ln52                                               (icmp          ) [ 000000000000000]
select_ln43                                             (select        ) [ 010111111111111]
zext_ln43_1                                             (zext          ) [ 000000000000000]
select_ln43_1                                           (select        ) [ 000000000000000]
zext_ln47_2                                             (zext          ) [ 000000000000000]
zext_ln47_1                                             (zext          ) [ 000000000000000]
add_ln47_2                                              (add           ) [ 000000000000000]
add_ln48_1                                              (add           ) [ 000000000000000]
tmp_2                                                   (bitselect     ) [ 000000000000000]
select_ln48                                             (select        ) [ 000000000000000]
trunc_ln47_1                                            (trunc         ) [ 000000000000000]
icmp_ln49_1                                             (icmp          ) [ 000000000000000]
select_ln49                                             (select        ) [ 000000000000000]
select_ln43_2                                           (select        ) [ 000000000000000]
zext_ln52                                               (zext          ) [ 000000000000000]
zext_ln52_1                                             (zext          ) [ 000000000000000]
mul_ln52                                                (mul           ) [ 000000000000000]
tmp_3                                                   (partselect    ) [ 000000000000000]
zext_ln52_2                                             (zext          ) [ 000000000000000]
add_ln56                                                (add           ) [ 000000000000000]
sext_ln56                                               (sext          ) [ 000000000000000]
zext_ln56                                               (zext          ) [ 000000000000000]
add_ln56_1                                              (add           ) [ 000000000000000]
add_ln57                                                (add           ) [ 000000000000000]
tmp_4                                                   (bitselect     ) [ 000000000000000]
ix                                                      (select        ) [ 000000000000000]
icmp_ln58                                               (icmp          ) [ 000000000000000]
shl_ln                                                  (bitconcatenate) [ 000000000000000]
zext_ln59                                               (zext          ) [ 000000000000000]
shl_ln59_1                                              (bitconcatenate) [ 000000000000000]
zext_ln59_1                                             (zext          ) [ 000000000000000]
sub_ln59                                                (sub           ) [ 000000000000000]
trunc_ln59                                              (trunc         ) [ 000000000000000]
select_ln58                                             (select        ) [ 000000000000000]
shl_ln59_2                                              (bitconcatenate) [ 000000000000000]
zext_ln59_2                                             (zext          ) [ 000000000000000]
add_ln59                                                (add           ) [ 000000000000000]
sext_ln59                                               (sext          ) [ 000000000000000]
add_ln59_1                                              (add           ) [ 000000000000000]
trunc_ln8                                               (partselect    ) [ 000000000000000]
sext_ln59_1                                             (sext          ) [ 000000000000000]
gmem_in_addr                                            (getelementptr ) [ 010111111111000]
add_ln59_2                                              (add           ) [ 000000000000000]
trunc_ln59_1                                            (trunc         ) [ 000000000000000]
p_shl3                                                  (bitconcatenate) [ 000000000000000]
trunc_ln59_2                                            (trunc         ) [ 000000000000000]
p_shl4                                                  (bitconcatenate) [ 000000000000000]
add_ln59_3                                              (add           ) [ 000000000000000]
add_ln59_4                                              (add           ) [ 010111111111111]
add_ln52                                                (add           ) [ 000000000000000]
store_ln52                                              (store         ) [ 000000000000000]
store_ln52                                              (store         ) [ 000000000000000]
store_ln52                                              (store         ) [ 000000000000000]
br_ln52                                                 (br            ) [ 000000000000000]
gmem_in_load_req                                        (readreq       ) [ 000000000000000]
gmem_in_addr_read                                       (read          ) [ 010000000000111]
specloopname_ln0                                        (specloopname  ) [ 000000000000000]
specpipeline_ln54                                       (specpipeline  ) [ 000000000000000]
specloopname_ln52                                       (specloopname  ) [ 000000000000000]
urem_ln52                                               (urem          ) [ 000000000000000]
trunc_ln52                                              (trunc         ) [ 010000000000001]
bitcast_ln59                                            (bitcast       ) [ 000000000000000]
zext_ln59_3                                             (zext          ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 (getelementptr ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 (getelementptr ) [ 000000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 (getelementptr ) [ 000000000000000]
switch_ln59                                             (switch        ) [ 000000000000000]
store_ln59                                              (store         ) [ 000000000000000]
br_ln59                                                 (br            ) [ 000000000000000]
store_ln59                                              (store         ) [ 000000000000000]
br_ln59                                                 (br            ) [ 000000000000000]
store_ln59                                              (store         ) [ 000000000000000]
br_ln59                                                 (br            ) [ 000000000000000]
ret_ln0                                                 (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln32">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln47">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln47">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln47"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sub_ln32">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="InputTileHread_InputTileWread_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="px_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="px/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="py_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="py/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_ln32_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="63" slack="0"/>
<pin id="142" dir="0" index="1" bw="63" slack="0"/>
<pin id="143" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln32_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="in_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_9_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="bound_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="0" index="1" bw="18" slack="0"/>
<pin id="167" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln47_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="10" slack="0"/>
<pin id="173" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln47_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln47_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="0"/>
<pin id="179" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln47_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln3215_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="1" index="2" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln3215/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_in_load_req/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="gmem_in_addr_read_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="9"/>
<pin id="198" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_in_addr_read/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46/14 "/>
</bind>
</comp>

<comp id="207" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48/14 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln59_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/14 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln59_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln59_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/14 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln47_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="18" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln0_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="py_1_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="py_1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="18" slack="1"/>
<pin id="263" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln43_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln47_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln47_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="1"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln48_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="1"/>
<pin id="279" dir="0" index="1" bw="9" slack="0"/>
<pin id="280" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="iy_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln47_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln49_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="iy_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln43_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="18" slack="0"/>
<pin id="318" dir="0" index="1" bw="18" slack="1"/>
<pin id="319" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln43_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="18" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="px_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="1"/>
<pin id="329" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="px_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln43_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln52_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln43_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="9" slack="0"/>
<pin id="344" dir="0" index="2" bw="9" slack="0"/>
<pin id="345" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln43_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln43_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="0"/>
<pin id="356" dir="0" index="2" bw="9" slack="0"/>
<pin id="357" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln47_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln47_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln47_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="1"/>
<pin id="371" dir="0" index="1" bw="9" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln48_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="1"/>
<pin id="376" dir="0" index="1" bw="9" slack="0"/>
<pin id="377" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="11" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="0"/>
<pin id="383" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln48_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="0" index="2" bw="10" slack="0"/>
<pin id="391" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln47_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln49_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln49_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="0" index="2" bw="8" slack="0"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln43_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln52_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="0"/>
<pin id="423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln52_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="mul_ln52_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln52/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="19" slack="0"/>
<pin id="438" dir="0" index="2" bw="5" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln52_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="0" index="1" bw="3" slack="0"/>
<pin id="452" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln52/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln56_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="1"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln56_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln56_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln56_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln57_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="9" slack="0"/>
<pin id="477" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_4_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="11" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="ix_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="10" slack="0"/>
<pin id="491" dir="0" index="2" bw="10" slack="0"/>
<pin id="492" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln58_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="0" index="1" bw="10" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="shl_ln_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="18" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln59_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="18" slack="0"/>
<pin id="512" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="shl_ln59_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln59_1/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln59_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sub_ln59_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="18" slack="0"/>
<pin id="528" dir="0" index="1" bw="10" slack="0"/>
<pin id="529" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln59_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln58_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="shl_ln59_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln59_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln59_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_2/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln59_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="19" slack="0"/>
<pin id="558" dir="0" index="1" bw="10" slack="0"/>
<pin id="559" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln59_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="19" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln59_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="19" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="1"/>
<pin id="569" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln8_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="62" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="0" index="2" bw="3" slack="0"/>
<pin id="575" dir="0" index="3" bw="7" slack="0"/>
<pin id="576" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln59_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="62" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="gmem_in_addr_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln59_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="63" slack="1"/>
<pin id="593" dir="0" index="1" bw="9" slack="0"/>
<pin id="594" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln59_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="63" slack="0"/>
<pin id="598" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_shl3_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln59_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="63" slack="0"/>
<pin id="610" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_2/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_shl4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="0"/>
<pin id="614" dir="0" index="1" bw="9" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln59_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="0" index="1" bw="10" slack="0"/>
<pin id="623" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_3/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln59_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="1" index="2" bw="10" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_4/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln52_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln52_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="18" slack="0"/>
<pin id="640" dir="0" index="1" bw="18" slack="1"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln52_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="0"/>
<pin id="645" dir="0" index="1" bw="9" slack="1"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="store_ln52_store_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="9" slack="1"/>
<pin id="651" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln52_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="2" slack="0"/>
<pin id="655" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="bitcast_ln59_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="3"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln59_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="12"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_3/14 "/>
</bind>
</comp>

<comp id="669" class="1005" name="px_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="9" slack="0"/>
<pin id="671" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="px "/>
</bind>
</comp>

<comp id="676" class="1005" name="py_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="0"/>
<pin id="678" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="py "/>
</bind>
</comp>

<comp id="683" class="1005" name="indvar_flatten_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="18" slack="0"/>
<pin id="685" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="690" class="1005" name="sub_ln32_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="63" slack="1"/>
<pin id="692" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln32_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="in_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="700" class="1005" name="p_read_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="1"/>
<pin id="702" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="705" class="1005" name="p_read_9_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="9" slack="1"/>
<pin id="707" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="710" class="1005" name="bound_read_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="18" slack="1"/>
<pin id="712" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="715" class="1005" name="add_ln47_read_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="10" slack="1"/>
<pin id="717" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47_read "/>
</bind>
</comp>

<comp id="721" class="1005" name="sext_ln47_cast_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="1"/>
<pin id="723" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln47_cast "/>
</bind>
</comp>

<comp id="727" class="1005" name="icmp_ln43_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="11"/>
<pin id="729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="731" class="1005" name="select_ln43_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="9" slack="1"/>
<pin id="733" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

<comp id="736" class="1005" name="gmem_in_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln59_4_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="12"/>
<pin id="744" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="add_ln59_4 "/>
</bind>
</comp>

<comp id="747" class="1005" name="gmem_in_addr_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="3"/>
<pin id="749" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_in_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="112" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="114" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="124" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="124" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="124" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="207" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="200" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="214" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="176" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="272" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="68" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="277" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="290" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="74" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="261" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="261" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="334"><net_src comp="258" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="327" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="327" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="330" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="336" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="330" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="258" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="330" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="349" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="365" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="369" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="68" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="374" pin="2"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="387" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="72" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="74" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="395" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="336" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="405" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="308" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="341" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="341" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="80" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="82" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="86" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="448"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="341" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="88" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="90" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="341" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="460" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="421" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="455" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="464" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="66" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="468" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="68" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="474" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="72" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="92" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="413" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="94" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="413" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="514" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="510" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="488" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="496" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="74" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="94" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="536" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="96" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="526" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="98" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="100" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="102" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="584"><net_src comp="571" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="14" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="361" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="104" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="106" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="591" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="108" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="110" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="600" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="612" pin="3"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="445" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="341" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="78" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="321" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="353" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="632" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="449" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="657" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="672"><net_src comp="128" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="679"><net_src comp="132" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="686"><net_src comp="136" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="693"><net_src comp="140" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="698"><net_src comp="146" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="703"><net_src comp="152" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="708"><net_src comp="158" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="713"><net_src comp="164" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="718"><net_src comp="170" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="724"><net_src comp="239" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="730"><net_src comp="316" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="341" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="739"><net_src comp="585" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="745"><net_src comp="626" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="750"><net_src comp="195" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="657" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {14 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {14 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {14 }
 - Input state : 
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : mul_ln32 | {1 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : sext_ln47 | {1 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : add_ln47 | {1 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : bound | {1 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : p_read2 | {1 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : p_read4 | {1 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : in_r | {1 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : gmem_in | {3 4 5 6 7 8 9 10 11 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : sub_ln32 | {1 }
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {}
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {}
	Port: load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln43 : 1
		zext_ln47 : 1
		add_ln47_1 : 2
		add_ln48 : 2
		tmp : 3
		iy : 4
		trunc_ln47 : 5
		icmp_ln49 : 5
		iy_1 : 6
		icmp_ln43 : 1
		add_ln43_1 : 1
		br_ln43 : 2
		add_ln43 : 1
		icmp_ln52 : 1
		select_ln43 : 2
		zext_ln43_1 : 2
		select_ln43_1 : 2
		zext_ln47_2 : 3
		zext_ln47_1 : 2
		add_ln47_2 : 3
		add_ln48_1 : 3
		tmp_2 : 4
		select_ln48 : 5
		trunc_ln47_1 : 6
		icmp_ln49_1 : 6
		select_ln49 : 7
		select_ln43_2 : 8
		zext_ln52 : 3
		zext_ln52_1 : 3
		mul_ln52 : 4
		tmp_3 : 5
		zext_ln52_2 : 6
		urem_ln52 : 3
		sext_ln56 : 1
		zext_ln56 : 3
		add_ln56_1 : 4
		add_ln57 : 4
		tmp_4 : 5
		ix : 6
		icmp_ln58 : 7
		shl_ln : 9
		zext_ln59 : 10
		shl_ln59_1 : 9
		zext_ln59_1 : 10
		sub_ln59 : 11
		trunc_ln59 : 7
		select_ln58 : 8
		shl_ln59_2 : 9
		zext_ln59_2 : 10
		add_ln59 : 12
		sext_ln59 : 13
		add_ln59_1 : 14
		trunc_ln8 : 15
		sext_ln59_1 : 16
		gmem_in_addr : 17
		add_ln59_2 : 4
		trunc_ln59_1 : 5
		p_shl3 : 6
		trunc_ln59_2 : 5
		p_shl4 : 6
		add_ln59_3 : 7
		add_ln59_4 : 8
		add_ln52 : 3
		store_ln52 : 2
		store_ln52 : 3
		store_ln52 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		trunc_ln52 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 : 1
		switch_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   urem   |           grp_fu_449          |    0    |   235   |   150   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln47_1_fu_272       |    0    |    0    |    17   |
|          |        add_ln48_fu_277        |    0    |    0    |    17   |
|          |       add_ln43_1_fu_321       |    0    |    0    |    25   |
|          |        add_ln43_fu_330        |    0    |    0    |    16   |
|          |       add_ln47_2_fu_369       |    0    |    0    |    17   |
|          |       add_ln48_1_fu_374       |    0    |    0    |    17   |
|          |        add_ln56_fu_455        |    0    |    0    |    17   |
|    add   |       add_ln56_1_fu_468       |    0    |    0    |    17   |
|          |        add_ln57_fu_474        |    0    |    0    |    17   |
|          |        add_ln59_fu_556        |    0    |    0    |    19   |
|          |       add_ln59_1_fu_566       |    0    |    0    |    71   |
|          |       add_ln59_2_fu_591       |    0    |    0    |    70   |
|          |       add_ln59_3_fu_620       |    0    |    0    |    18   |
|          |       add_ln59_4_fu_626       |    0    |    0    |    18   |
|          |        add_ln52_fu_632        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln49_fu_302       |    0    |    0    |    17   |
|          |        icmp_ln43_fu_316       |    0    |    0    |    25   |
|   icmp   |        icmp_ln52_fu_336       |    0    |    0    |    16   |
|          |       icmp_ln49_1_fu_399      |    0    |    0    |    17   |
|          |        icmp_ln58_fu_496       |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|          |           iy_fu_290           |    0    |    0    |    10   |
|          |          iy_1_fu_308          |    0    |    0    |    8    |
|          |       select_ln43_fu_341      |    0    |    0    |    9    |
|          |      select_ln43_1_fu_353     |    0    |    0    |    9    |
|  select  |       select_ln48_fu_387      |    0    |    0    |    10   |
|          |       select_ln49_fu_405      |    0    |    0    |    8    |
|          |      select_ln43_2_fu_413     |    0    |    0    |    8    |
|          |           ix_fu_488           |    0    |    0    |    10   |
|          |       select_ln58_fu_536      |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln59_fu_526        |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln52_fu_429        |    1    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|          |   sub_ln32_read_read_fu_140   |    0    |    0    |    0    |
|          |      in_read_read_fu_146      |    0    |    0    |    0    |
|          |       p_read_read_fu_152      |    0    |    0    |    0    |
|          |      p_read_9_read_fu_158     |    0    |    0    |    0    |
|   read   |     bound_read_read_fu_164    |    0    |    0    |    0    |
|          |   add_ln47_read_read_fu_170   |    0    |    0    |    0    |
|          |   sext_ln47_read_read_fu_176  |    0    |    0    |    0    |
|          |     mul_ln3215_read_fu_182    |    0    |    0    |    0    |
|          | gmem_in_addr_read_read_fu_195 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_188      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     sext_ln47_cast_fu_239     |    0    |    0    |    0    |
|   sext   |        sext_ln56_fu_460       |    0    |    0    |    0    |
|          |        sext_ln59_fu_562       |    0    |    0    |    0    |
|          |       sext_ln59_1_fu_581      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln43_fu_264       |    0    |    0    |    0    |
|          |        zext_ln47_fu_268       |    0    |    0    |    0    |
|          |       zext_ln43_1_fu_349      |    0    |    0    |    0    |
|          |       zext_ln47_2_fu_361      |    0    |    0    |    0    |
|          |       zext_ln47_1_fu_365      |    0    |    0    |    0    |
|          |        zext_ln52_fu_421       |    0    |    0    |    0    |
|   zext   |       zext_ln52_1_fu_425      |    0    |    0    |    0    |
|          |       zext_ln52_2_fu_445      |    0    |    0    |    0    |
|          |        zext_ln56_fu_464       |    0    |    0    |    0    |
|          |        zext_ln59_fu_510       |    0    |    0    |    0    |
|          |       zext_ln59_1_fu_522      |    0    |    0    |    0    |
|          |       zext_ln59_2_fu_552      |    0    |    0    |    0    |
|          |       zext_ln59_3_fu_663      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_282          |    0    |    0    |    0    |
| bitselect|          tmp_2_fu_379         |    0    |    0    |    0    |
|          |          tmp_4_fu_480         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln47_fu_298       |    0    |    0    |    0    |
|          |      trunc_ln47_1_fu_395      |    0    |    0    |    0    |
|   trunc  |       trunc_ln59_fu_532       |    0    |    0    |    0    |
|          |      trunc_ln59_1_fu_596      |    0    |    0    |    0    |
|          |      trunc_ln59_2_fu_608      |    0    |    0    |    0    |
|          |       trunc_ln52_fu_653       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_3_fu_435         |    0    |    0    |    0    |
|          |        trunc_ln8_fu_571       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_502         |    0    |    0    |    0    |
|          |       shl_ln59_1_fu_514       |    0    |    0    |    0    |
|bitconcatenate|       shl_ln59_2_fu_544       |    0    |    0    |    0    |
|          |         p_shl3_fu_600         |    0    |    0    |    0    |
|          |         p_shl4_fu_612         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |   235   |   717   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln47_read_reg_715  |   10   |
|    add_ln59_4_reg_742   |   10   |
|    bound_read_reg_710   |   18   |
|gmem_in_addr_read_reg_747|   32   |
|   gmem_in_addr_reg_736  |   32   |
|    icmp_ln43_reg_727    |    1   |
|     in_read_reg_695     |   64   |
|  indvar_flatten_reg_683 |   18   |
|     p_read_9_reg_705    |    9   |
|      p_read_reg_700     |   10   |
|        px_reg_669       |    9   |
|        py_reg_676       |    9   |
|   select_ln43_reg_731   |    9   |
|  sext_ln47_cast_reg_721 |   11   |
|  sub_ln32_read_reg_690  |   63   |
+-------------------------+--------+
|          Total          |   305  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_449 |  p0  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   18   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   235  |   717  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   305  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   540  |   726  |
+-----------+--------+--------+--------+--------+
