
bicycle_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017cb8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d00  08017e88  08017e88  00027e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018b88  08018b88  000300d0  2**0
                  CONTENTS
  4 .ARM          00000008  08018b88  08018b88  00028b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018b90  08018b90  000300d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08018b90  08018b90  00028b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018b98  08018b98  00028b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08018b9c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f44  200000d0  08018c6c  000300d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001014  08018c6c  00031014  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d21f  00000000  00000000  00030100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005f4f  00000000  00000000  0005d31f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002118  00000000  00000000  00063270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ee8  00000000  00000000  00065388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002da49  00000000  00000000  00067270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002823f  00000000  00000000  00094cb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd25e  00000000  00000000  000bcef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ba156  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a21c  00000000  00000000  001ba1a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000d0 	.word	0x200000d0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017e70 	.word	0x08017e70

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000d4 	.word	0x200000d4
 800020c:	08017e70 	.word	0x08017e70

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b974 	b.w	8000fc8 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b085      	sub	sp, #20
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	0a5a      	lsrs	r2, r3, #9
 8000fdc:	490f      	ldr	r1, [pc, #60]	; (800101c <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000fde:	fba1 1202 	umull	r1, r2, r1, r2
 8000fe2:	09d2      	lsrs	r2, r2, #7
 8000fe4:	490e      	ldr	r1, [pc, #56]	; (8001020 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8000fe6:	fb01 f202 	mul.w	r2, r1, r2
 8000fea:	1a9b      	subs	r3, r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	0a5b      	lsrs	r3, r3, #9
 8000ff4:	4a09      	ldr	r2, [pc, #36]	; (800101c <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffa:	09db      	lsrs	r3, r3, #7
 8000ffc:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	441a      	add	r2, r3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	601a      	str	r2, [r3, #0]
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	00044b83 	.word	0x00044b83
 8001020:	3b9aca00 	.word	0x3b9aca00
 8001024:	00000000 	.word	0x00000000

08001028 <CanLogger>:
extern uint32_t TxMailbox;
extern float V_current;

void CanLogger(float theta_x, float theta_y, float *gyro, float *acc, float *mu,
		uint8_t check_flag, float remote_angle, float hexgoal,
		float *point_current, float *tracking_control, uint8_t tracking_first_flag, float *stateD, float *accuracy) {
 8001028:	b5b0      	push	{r4, r5, r7, lr}
 800102a:	ed2d 8b02 	vpush	{d8}
 800102e:	b0a0      	sub	sp, #128	; 0x80
 8001030:	af00      	add	r7, sp, #0
 8001032:	ed87 0a07 	vstr	s0, [r7, #28]
 8001036:	edc7 0a06 	vstr	s1, [r7, #24]
 800103a:	6178      	str	r0, [r7, #20]
 800103c:	6139      	str	r1, [r7, #16]
 800103e:	60fa      	str	r2, [r7, #12]
 8001040:	ed87 1a01 	vstr	s2, [r7, #4]
 8001044:	edc7 1a00 	vstr	s3, [r7]
 8001048:	72fb      	strb	r3, [r7, #11]

	int can_gain = CAN_TX_GAIN;
 800104a:	2364      	movs	r3, #100	; 0x64
 800104c:	677b      	str	r3, [r7, #116]	; 0x74
	int16_t Mxspeed = 0;		// Mx106 motor speed
 800104e:	2300      	movs	r3, #0
 8001050:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	int16_t Mxspeed_tmp = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	uint8_t rs485_state = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	uint32_t now = 0;			// for clock the time to break infinite loop
 8001060:	2300      	movs	r3, #0
 8001062:	66fb      	str	r3, [r7, #108]	; 0x6c
//	printf("%.4f\r\n", V_current);
//	printf("%d\r\n", (int)(V_current*100.0));

#ifdef INIT_MX
	int delta_refu16_tmp = 0;		// delta angle type uint16_t
 8001064:	2300      	movs	r3, #0
 8001066:	66bb      	str	r3, [r7, #104]	; 0x68
	float delta_ref = MXHEX_CENTER;
 8001068:	4bb7      	ldr	r3, [pc, #732]	; (8001348 <CanLogger+0x320>)
 800106a:	67bb      	str	r3, [r7, #120]	; 0x78
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 800106c:	2124      	movs	r1, #36	; 0x24
 800106e:	2001      	movs	r0, #1
 8001070:	f005 fa84 	bl	800657c <dxl_read_word>
 8001074:	66b8      	str	r0, [r7, #104]	; 0x68
	position_state = dxl_get_result();
 8001076:	f005 fa13 	bl	80064a0 <dxl_get_result>
 800107a:	4603      	mov	r3, r0
 800107c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (position_state == COMM_RXSUCCESS) {
 8001080:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001084:	2b01      	cmp	r3, #1
 8001086:	d12b      	bne.n	80010e0 <CanLogger+0xb8>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 8001088:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800108a:	f640 2239 	movw	r2, #2617	; 0xa39
 800108e:	4293      	cmp	r3, r2
 8001090:	dc26      	bgt.n	80010e0 <CanLogger+0xb8>
 8001092:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001094:	f240 529a 	movw	r2, #1434	; 0x59a
 8001098:	4293      	cmp	r3, r2
 800109a:	dd21      	ble.n	80010e0 <CanLogger+0xb8>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;			// get the delta angle unit(rad)
 800109c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800109e:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 80010a2:	3302      	adds	r3, #2
 80010a4:	ee07 3a90 	vmov	s15, r3
 80010a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ac:	ee17 0a90 	vmov	r0, s15
 80010b0:	f7ff fa6a 	bl	8000588 <__aeabi_f2d>
 80010b4:	a3a0      	add	r3, pc, #640	; (adr r3, 8001338 <CanLogger+0x310>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff fabd 	bl	8000638 <__aeabi_dmul>
 80010be:	4602      	mov	r2, r0
 80010c0:	460b      	mov	r3, r1
 80010c2:	4610      	mov	r0, r2
 80010c4:	4619      	mov	r1, r3
 80010c6:	a39e      	add	r3, pc, #632	; (adr r3, 8001340 <CanLogger+0x318>)
 80010c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010cc:	f7ff fab4 	bl	8000638 <__aeabi_dmul>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	4610      	mov	r0, r2
 80010d6:	4619      	mov	r1, r3
 80010d8:	f7ff fda6 	bl	8000c28 <__aeabi_d2f>
 80010dc:	4603      	mov	r3, r0
 80010de:	67bb      	str	r3, [r7, #120]	; 0x78
		}
	}

	Mxspeed_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_SPEED_L);
 80010e0:	2126      	movs	r1, #38	; 0x26
 80010e2:	2001      	movs	r0, #1
 80010e4:	f005 fa4a 	bl	800657c <dxl_read_word>
 80010e8:	4603      	mov	r3, r0
 80010ea:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	rs485_state = dxl_get_result();
 80010ee:	f005 f9d7 	bl	80064a0 <dxl_get_result>
 80010f2:	4603      	mov	r3, r0
 80010f4:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	if (rs485_state == COMM_RXSUCCESS) {
 80010f8:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d110      	bne.n	8001122 <CanLogger+0xfa>
		if (Mxspeed_tmp >= SPEED_THRESHOLD) {
 8001100:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	; 0x72
 8001104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001108:	db07      	blt.n	800111a <CanLogger+0xf2>
			Mxspeed = -(Mxspeed_tmp - SPEED_THRESHOLD);
 800110a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800110e:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001112:	b29b      	uxth	r3, r3
 8001114:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8001118:	e003      	b.n	8001122 <CanLogger+0xfa>
		} else {
			Mxspeed = Mxspeed_tmp;
 800111a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800111e:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
		}
	}

	int16_t can_theta     = (theta_x + THETA_COM * DEG2RAD) * can_gain * 10;	//right positive left negative
 8001122:	edd7 7a07 	vldr	s15, [r7, #28]
 8001126:	ed9f 7a89 	vldr	s14, [pc, #548]	; 800134c <CanLogger+0x324>
 800112a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800112e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001130:	ee07 3a90 	vmov	s15, r3
 8001134:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001138:	ee67 7a27 	vmul.f32	s15, s14, s15
 800113c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001144:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001148:	ee17 3a90 	vmov	r3, s15
 800114c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	int16_t can_theta_dot = gyro[0]   * can_gain *10;
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	ed93 7a00 	vldr	s14, [r3]
 8001156:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001158:	ee07 3a90 	vmov	s15, r3
 800115c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001164:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001170:	ee17 3a90 	vmov	r3, s15
 8001174:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	int16_t can_delta     = delta_ref * can_gain *10;	//right negative left positive
 8001178:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001182:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800118e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001192:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001196:	ee17 3a90 	vmov	r3, s15
 800119a:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	int16_t can_delta_dot = -Mxspeed  * can_gain * MXSPD_HEX2RPM * 2 * PI / 60 *10;// unit(rad/s)
 800119e:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 80011a2:	425b      	negs	r3, r3
 80011a4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80011a6:	fb02 f303 	mul.w	r3, r2, r3
 80011aa:	ee07 3a90 	vmov	s15, r3
 80011ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011b2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8001350 <CanLogger+0x328>
 80011b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011be:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8001354 <CanLogger+0x32c>
 80011c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011c6:	eddf 6a64 	vldr	s13, [pc, #400]	; 8001358 <CanLogger+0x330>
 80011ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ce:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80011d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011da:	ee17 3a90 	vmov	r3, s15
 80011de:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	now = HAL_GetTick();
 80011e2:	f00c f937 	bl	800d454 <HAL_GetTick>
 80011e6:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80011e8:	e006      	b.n	80011f8 <CanLogger+0x1d0>
		if ((HAL_GetTick() - now) > 4U) {
 80011ea:	f00c f933 	bl	800d454 <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	2b04      	cmp	r3, #4
 80011f6:	d806      	bhi.n	8001206 <CanLogger+0x1de>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80011f8:	4858      	ldr	r0, [pc, #352]	; (800135c <CanLogger+0x334>)
 80011fa:	f00c fc56 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d0f2      	beq.n	80011ea <CanLogger+0x1c2>
 8001204:	e000      	b.n	8001208 <CanLogger+0x1e0>
			break;
 8001206:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001208:	4854      	ldr	r0, [pc, #336]	; (800135c <CanLogger+0x334>)
 800120a:	f00c fc4e 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d038      	beq.n	8001286 <CanLogger+0x25e>
		TxData[7] = can_delta_dot >> 8U;
 8001214:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001218:	121b      	asrs	r3, r3, #8
 800121a:	b21b      	sxth	r3, r3
 800121c:	b2da      	uxtb	r2, r3
 800121e:	4b50      	ldr	r3, [pc, #320]	; (8001360 <CanLogger+0x338>)
 8001220:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_delta_dot;
 8001222:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001226:	b2da      	uxtb	r2, r3
 8001228:	4b4d      	ldr	r3, [pc, #308]	; (8001360 <CanLogger+0x338>)
 800122a:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_delta >> 8U;
 800122c:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 8001230:	121b      	asrs	r3, r3, #8
 8001232:	b21b      	sxth	r3, r3
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4b4a      	ldr	r3, [pc, #296]	; (8001360 <CanLogger+0x338>)
 8001238:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_delta;
 800123a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800123e:	b2da      	uxtb	r2, r3
 8001240:	4b47      	ldr	r3, [pc, #284]	; (8001360 <CanLogger+0x338>)
 8001242:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_theta_dot >> 8U;
 8001244:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	; 0x62
 8001248:	121b      	asrs	r3, r3, #8
 800124a:	b21b      	sxth	r3, r3
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4b44      	ldr	r3, [pc, #272]	; (8001360 <CanLogger+0x338>)
 8001250:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_theta_dot;
 8001252:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001256:	b2da      	uxtb	r2, r3
 8001258:	4b41      	ldr	r3, [pc, #260]	; (8001360 <CanLogger+0x338>)
 800125a:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_theta >> 8U;
 800125c:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 8001260:	121b      	asrs	r3, r3, #8
 8001262:	b21b      	sxth	r3, r3
 8001264:	b2da      	uxtb	r2, r3
 8001266:	4b3e      	ldr	r3, [pc, #248]	; (8001360 <CanLogger+0x338>)
 8001268:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_theta;
 800126a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <CanLogger+0x338>)
 8001272:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_THETA_ID;  // number 15
 8001274:	4b3b      	ldr	r3, [pc, #236]	; (8001364 <CanLogger+0x33c>)
 8001276:	220f      	movs	r2, #15
 8001278:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 800127a:	4b3b      	ldr	r3, [pc, #236]	; (8001368 <CanLogger+0x340>)
 800127c:	4a38      	ldr	r2, [pc, #224]	; (8001360 <CanLogger+0x338>)
 800127e:	4939      	ldr	r1, [pc, #228]	; (8001364 <CanLogger+0x33c>)
 8001280:	4836      	ldr	r0, [pc, #216]	; (800135c <CanLogger+0x334>)
 8001282:	f00c fb37 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}
#endif

	int16_t can_px  = mu[0] * can_gain;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	ed93 7a00 	vldr	s14, [r3]
 800128c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800128e:	ee07 3a90 	vmov	s15, r3
 8001292:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800129a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800129e:	ee17 3a90 	vmov	r3, s15
 80012a2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	int16_t can_py  = mu[1] * can_gain;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	3304      	adds	r3, #4
 80012aa:	ed93 7a00 	vldr	s14, [r3]
 80012ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80012b0:	ee07 3a90 	vmov	s15, r3
 80012b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012c0:	ee17 3a90 	vmov	r3, s15
 80012c4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	int16_t can_phi = mu[2] * can_gain *10;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	3308      	adds	r3, #8
 80012cc:	ed93 7a00 	vldr	s14, [r3]
 80012d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80012d2:	ee07 3a90 	vmov	s15, r3
 80012d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012de:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80012e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ea:	ee17 3a90 	vmov	r3, s15
 80012ee:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	int16_t can_vel = mu[3] * can_gain;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	330c      	adds	r3, #12
 80012f6:	ed93 7a00 	vldr	s14, [r3]
 80012fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80012fc:	ee07 3a90 	vmov	s15, r3
 8001300:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001308:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800130c:	ee17 3a90 	vmov	r3, s15
 8001310:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	now = HAL_GetTick();
 8001314:	f00c f89e 	bl	800d454 <HAL_GetTick>
 8001318:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800131a:	e006      	b.n	800132a <CanLogger+0x302>
		if ((HAL_GetTick() - now) > 4U) {
 800131c:	f00c f89a 	bl	800d454 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b04      	cmp	r3, #4
 8001328:	d820      	bhi.n	800136c <CanLogger+0x344>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 800132a:	480c      	ldr	r0, [pc, #48]	; (800135c <CanLogger+0x334>)
 800132c:	f00c fbbd 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0f2      	beq.n	800131c <CanLogger+0x2f4>
 8001336:	e01a      	b.n	800136e <CanLogger+0x346>
 8001338:	83a53b8e 	.word	0x83a53b8e
 800133c:	3fb67ff5 	.word	0x3fb67ff5
 8001340:	00000000 	.word	0x00000000
 8001344:	3f91df33 	.word	0x3f91df33
 8001348:	44fd4000 	.word	0x44fd4000
 800134c:	3c64c28d 	.word	0x3c64c28d
 8001350:	3de978d5 	.word	0x3de978d5
 8001354:	40490fd8 	.word	0x40490fd8
 8001358:	42700000 	.word	0x42700000
 800135c:	20000214 	.word	0x20000214
 8001360:	20000378 	.word	0x20000378
 8001364:	20000344 	.word	0x20000344
 8001368:	20000388 	.word	0x20000388
			break;
 800136c:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 800136e:	48b4      	ldr	r0, [pc, #720]	; (8001640 <CanLogger+0x618>)
 8001370:	f00c fb9b 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d038      	beq.n	80013ec <CanLogger+0x3c4>
		TxData[7] = can_vel >> 8U;
 800137a:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	; 0x56
 800137e:	121b      	asrs	r3, r3, #8
 8001380:	b21b      	sxth	r3, r3
 8001382:	b2da      	uxtb	r2, r3
 8001384:	4baf      	ldr	r3, [pc, #700]	; (8001644 <CanLogger+0x61c>)
 8001386:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_vel;
 8001388:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800138c:	b2da      	uxtb	r2, r3
 800138e:	4bad      	ldr	r3, [pc, #692]	; (8001644 <CanLogger+0x61c>)
 8001390:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_phi >> 8U;
 8001392:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 8001396:	121b      	asrs	r3, r3, #8
 8001398:	b21b      	sxth	r3, r3
 800139a:	b2da      	uxtb	r2, r3
 800139c:	4ba9      	ldr	r3, [pc, #676]	; (8001644 <CanLogger+0x61c>)
 800139e:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_phi;
 80013a0:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80013a4:	b2da      	uxtb	r2, r3
 80013a6:	4ba7      	ldr	r3, [pc, #668]	; (8001644 <CanLogger+0x61c>)
 80013a8:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_py >> 8U;
 80013aa:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 80013ae:	121b      	asrs	r3, r3, #8
 80013b0:	b21b      	sxth	r3, r3
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	4ba3      	ldr	r3, [pc, #652]	; (8001644 <CanLogger+0x61c>)
 80013b6:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_py;
 80013b8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	4ba1      	ldr	r3, [pc, #644]	; (8001644 <CanLogger+0x61c>)
 80013c0:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_px >> 8U;
 80013c2:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 80013c6:	121b      	asrs	r3, r3, #8
 80013c8:	b21b      	sxth	r3, r3
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	4b9d      	ldr	r3, [pc, #628]	; (8001644 <CanLogger+0x61c>)
 80013ce:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_px;
 80013d0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4b9b      	ldr	r3, [pc, #620]	; (8001644 <CanLogger+0x61c>)
 80013d8:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_EKF_ID;  // number 3
 80013da:	4b9b      	ldr	r3, [pc, #620]	; (8001648 <CanLogger+0x620>)
 80013dc:	2203      	movs	r2, #3
 80013de:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80013e0:	4b9a      	ldr	r3, [pc, #616]	; (800164c <CanLogger+0x624>)
 80013e2:	4a98      	ldr	r2, [pc, #608]	; (8001644 <CanLogger+0x61c>)
 80013e4:	4998      	ldr	r1, [pc, #608]	; (8001648 <CanLogger+0x620>)
 80013e6:	4896      	ldr	r0, [pc, #600]	; (8001640 <CanLogger+0x618>)
 80013e8:	f00c fa84 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}


	int16_t can_accx   = (acc[0]+0.0005) * can_gain * 10;	// time 10 for resolution
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff f8c9 	bl	8000588 <__aeabi_f2d>
 80013f6:	a390      	add	r3, pc, #576	; (adr r3, 8001638 <CanLogger+0x610>)
 80013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fc:	f7fe ff66 	bl	80002cc <__adddf3>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4614      	mov	r4, r2
 8001406:	461d      	mov	r5, r3
 8001408:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800140a:	f7ff f8ab 	bl	8000564 <__aeabi_i2d>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4620      	mov	r0, r4
 8001414:	4629      	mov	r1, r5
 8001416:	f7ff f90f 	bl	8000638 <__aeabi_dmul>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	4b8a      	ldr	r3, [pc, #552]	; (8001650 <CanLogger+0x628>)
 8001428:	f7ff f906 	bl	8000638 <__aeabi_dmul>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	4610      	mov	r0, r2
 8001432:	4619      	mov	r1, r3
 8001434:	f7ff fbb0 	bl	8000b98 <__aeabi_d2iz>
 8001438:	4603      	mov	r3, r0
 800143a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	int16_t can_accy   = acc[1]  * can_gain;
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	3304      	adds	r3, #4
 8001442:	ed93 7a00 	vldr	s14, [r3]
 8001446:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001448:	ee07 3a90 	vmov	s15, r3
 800144c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001454:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001458:	ee17 3a90 	vmov	r3, s15
 800145c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	int16_t can_accz   = acc[2]  * can_gain;
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	3308      	adds	r3, #8
 8001464:	ed93 7a00 	vldr	s14, [r3]
 8001468:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800146a:	ee07 3a90 	vmov	s15, r3
 800146e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001476:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800147a:	ee17 3a90 	vmov	r3, s15
 800147e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	int16_t can_thetax = theta_x * can_gain;
 8001482:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001484:	ee07 3a90 	vmov	s15, r3
 8001488:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800148c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001490:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001494:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001498:	ee17 3a90 	vmov	r3, s15
 800149c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	now = HAL_GetTick();
 80014a0:	f00b ffd8 	bl	800d454 <HAL_GetTick>
 80014a4:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80014a6:	e006      	b.n	80014b6 <CanLogger+0x48e>
		if ((HAL_GetTick() - now) > 4U) {
 80014a8:	f00b ffd4 	bl	800d454 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	d806      	bhi.n	80014c4 <CanLogger+0x49c>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 80014b6:	4862      	ldr	r0, [pc, #392]	; (8001640 <CanLogger+0x618>)
 80014b8:	f00c faf7 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d0f2      	beq.n	80014a8 <CanLogger+0x480>
 80014c2:	e000      	b.n	80014c6 <CanLogger+0x49e>
			break;
 80014c4:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 80014c6:	485e      	ldr	r0, [pc, #376]	; (8001640 <CanLogger+0x618>)
 80014c8:	f00c faef 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d038      	beq.n	8001544 <CanLogger+0x51c>
		TxData[7] = can_thetax >> 8U;
 80014d2:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80014d6:	121b      	asrs	r3, r3, #8
 80014d8:	b21b      	sxth	r3, r3
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	4b59      	ldr	r3, [pc, #356]	; (8001644 <CanLogger+0x61c>)
 80014de:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_thetax;
 80014e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4b57      	ldr	r3, [pc, #348]	; (8001644 <CanLogger+0x61c>)
 80014e8:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_accz >> 8U;
 80014ea:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 80014ee:	121b      	asrs	r3, r3, #8
 80014f0:	b21b      	sxth	r3, r3
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	4b53      	ldr	r3, [pc, #332]	; (8001644 <CanLogger+0x61c>)
 80014f6:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_accz;
 80014f8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	4b51      	ldr	r3, [pc, #324]	; (8001644 <CanLogger+0x61c>)
 8001500:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_accy >> 8U;
 8001502:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8001506:	121b      	asrs	r3, r3, #8
 8001508:	b21b      	sxth	r3, r3
 800150a:	b2da      	uxtb	r2, r3
 800150c:	4b4d      	ldr	r3, [pc, #308]	; (8001644 <CanLogger+0x61c>)
 800150e:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_accy;
 8001510:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8001514:	b2da      	uxtb	r2, r3
 8001516:	4b4b      	ldr	r3, [pc, #300]	; (8001644 <CanLogger+0x61c>)
 8001518:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_accx >> 8U;
 800151a:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	; 0x54
 800151e:	121b      	asrs	r3, r3, #8
 8001520:	b21b      	sxth	r3, r3
 8001522:	b2da      	uxtb	r2, r3
 8001524:	4b47      	ldr	r3, [pc, #284]	; (8001644 <CanLogger+0x61c>)
 8001526:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_accx;
 8001528:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800152c:	b2da      	uxtb	r2, r3
 800152e:	4b45      	ldr	r3, [pc, #276]	; (8001644 <CanLogger+0x61c>)
 8001530:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_ACC_ID;  // number 6
 8001532:	4b45      	ldr	r3, [pc, #276]	; (8001648 <CanLogger+0x620>)
 8001534:	2206      	movs	r2, #6
 8001536:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001538:	4b44      	ldr	r3, [pc, #272]	; (800164c <CanLogger+0x624>)
 800153a:	4a42      	ldr	r2, [pc, #264]	; (8001644 <CanLogger+0x61c>)
 800153c:	4942      	ldr	r1, [pc, #264]	; (8001648 <CanLogger+0x620>)
 800153e:	4840      	ldr	r0, [pc, #256]	; (8001640 <CanLogger+0x618>)
 8001540:	f00c f9d8 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}


	int16_t can_gyrox = gyro[0] * can_gain *10;
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	ed93 7a00 	vldr	s14, [r3]
 800154a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800154c:	ee07 3a90 	vmov	s15, r3
 8001550:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001558:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800155c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001560:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001564:	ee17 3a90 	vmov	r3, s15
 8001568:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t can_gyroy = gyro[1] * can_gain *10;
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	3304      	adds	r3, #4
 8001570:	ed93 7a00 	vldr	s14, [r3]
 8001574:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001576:	ee07 3a90 	vmov	s15, r3
 800157a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800157e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001582:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001586:	ee67 7a87 	vmul.f32	s15, s15, s14
 800158a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800158e:	ee17 3a90 	vmov	r3, s15
 8001592:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t can_gyroz = gyro[2] * can_gain *10;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	3308      	adds	r3, #8
 800159a:	ed93 7a00 	vldr	s14, [r3]
 800159e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015a0:	ee07 3a90 	vmov	s15, r3
 80015a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ac:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80015b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015b8:	ee17 3a90 	vmov	r3, s15
 80015bc:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t can_thetaz = (theta_y+0.0005) * can_gain * 10;	// time 10 for resolution (=*1000)
 80015c0:	69b8      	ldr	r0, [r7, #24]
 80015c2:	f7fe ffe1 	bl	8000588 <__aeabi_f2d>
 80015c6:	a31c      	add	r3, pc, #112	; (adr r3, 8001638 <CanLogger+0x610>)
 80015c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015cc:	f7fe fe7e 	bl	80002cc <__adddf3>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4614      	mov	r4, r2
 80015d6:	461d      	mov	r5, r3
 80015d8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80015da:	f7fe ffc3 	bl	8000564 <__aeabi_i2d>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4620      	mov	r0, r4
 80015e4:	4629      	mov	r1, r5
 80015e6:	f7ff f827 	bl	8000638 <__aeabi_dmul>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	4610      	mov	r0, r2
 80015f0:	4619      	mov	r1, r3
 80015f2:	f04f 0200 	mov.w	r2, #0
 80015f6:	4b16      	ldr	r3, [pc, #88]	; (8001650 <CanLogger+0x628>)
 80015f8:	f7ff f81e 	bl	8000638 <__aeabi_dmul>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4610      	mov	r0, r2
 8001602:	4619      	mov	r1, r3
 8001604:	f7ff fac8 	bl	8000b98 <__aeabi_d2iz>
 8001608:	4603      	mov	r3, r0
 800160a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	now = HAL_GetTick();
 800160e:	f00b ff21 	bl	800d454 <HAL_GetTick>
 8001612:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001614:	e006      	b.n	8001624 <CanLogger+0x5fc>
		if ((HAL_GetTick() - now) > 4U) {
 8001616:	f00b ff1d 	bl	800d454 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b04      	cmp	r3, #4
 8001622:	d817      	bhi.n	8001654 <CanLogger+0x62c>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001624:	4806      	ldr	r0, [pc, #24]	; (8001640 <CanLogger+0x618>)
 8001626:	f00c fa40 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f2      	beq.n	8001616 <CanLogger+0x5ee>
 8001630:	e011      	b.n	8001656 <CanLogger+0x62e>
 8001632:	bf00      	nop
 8001634:	f3af 8000 	nop.w
 8001638:	d2f1a9fc 	.word	0xd2f1a9fc
 800163c:	3f40624d 	.word	0x3f40624d
 8001640:	20000214 	.word	0x20000214
 8001644:	20000378 	.word	0x20000378
 8001648:	20000344 	.word	0x20000344
 800164c:	20000388 	.word	0x20000388
 8001650:	40240000 	.word	0x40240000
			break;
 8001654:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001656:	48b3      	ldr	r0, [pc, #716]	; (8001924 <CanLogger+0x8fc>)
 8001658:	f00c fa27 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d038      	beq.n	80016d4 <CanLogger+0x6ac>
		TxData[7] = can_thetaz >> 8U;
 8001662:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 8001666:	121b      	asrs	r3, r3, #8
 8001668:	b21b      	sxth	r3, r3
 800166a:	b2da      	uxtb	r2, r3
 800166c:	4bae      	ldr	r3, [pc, #696]	; (8001928 <CanLogger+0x900>)
 800166e:	71da      	strb	r2, [r3, #7]
		TxData[6] = can_thetaz;
 8001670:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4bac      	ldr	r3, [pc, #688]	; (8001928 <CanLogger+0x900>)
 8001678:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_gyroz >> 8U;
 800167a:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 800167e:	121b      	asrs	r3, r3, #8
 8001680:	b21b      	sxth	r3, r3
 8001682:	b2da      	uxtb	r2, r3
 8001684:	4ba8      	ldr	r3, [pc, #672]	; (8001928 <CanLogger+0x900>)
 8001686:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_gyroz;
 8001688:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4ba6      	ldr	r3, [pc, #664]	; (8001928 <CanLogger+0x900>)
 8001690:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_gyroy >> 8U;
 8001692:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8001696:	121b      	asrs	r3, r3, #8
 8001698:	b21b      	sxth	r3, r3
 800169a:	b2da      	uxtb	r2, r3
 800169c:	4ba2      	ldr	r3, [pc, #648]	; (8001928 <CanLogger+0x900>)
 800169e:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_gyroy;
 80016a0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4ba0      	ldr	r3, [pc, #640]	; (8001928 <CanLogger+0x900>)
 80016a8:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_gyrox >> 8U;
 80016aa:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80016ae:	121b      	asrs	r3, r3, #8
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	4b9c      	ldr	r3, [pc, #624]	; (8001928 <CanLogger+0x900>)
 80016b6:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_gyrox;
 80016b8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4b9a      	ldr	r3, [pc, #616]	; (8001928 <CanLogger+0x900>)
 80016c0:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_GYRO_ID;  // number 9
 80016c2:	4b9a      	ldr	r3, [pc, #616]	; (800192c <CanLogger+0x904>)
 80016c4:	2209      	movs	r2, #9
 80016c6:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80016c8:	4b99      	ldr	r3, [pc, #612]	; (8001930 <CanLogger+0x908>)
 80016ca:	4a97      	ldr	r2, [pc, #604]	; (8001928 <CanLogger+0x900>)
 80016cc:	4997      	ldr	r1, [pc, #604]	; (800192c <CanLogger+0x904>)
 80016ce:	4895      	ldr	r0, [pc, #596]	; (8001924 <CanLogger+0x8fc>)
 80016d0:	f00c f910 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}



	int16_t can_reangle   = remote_angle * can_gain * 10; // time 10 for resolution
 80016d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80016d6:	ee07 3a90 	vmov	s15, r3
 80016da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016de:	edd7 7a01 	vldr	s15, [r7, #4]
 80016e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016e6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80016ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016f2:	ee17 3a90 	vmov	r3, s15
 80016f6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t can_hexgoal   = hexgoal      * can_gain *10;
 80016fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80016fc:	ee07 3a90 	vmov	s15, r3
 8001700:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001704:	edd7 7a00 	vldr	s15, [r7]
 8001708:	ee67 7a27 	vmul.f32	s15, s14, s15
 800170c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001710:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001714:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001718:	ee17 3a90 	vmov	r3, s15
 800171c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t can_check_sum = check_flag   * can_gain;
 8001720:	7afb      	ldrb	r3, [r7, #11]
 8001722:	b29a      	uxth	r2, r3
 8001724:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001726:	b29b      	uxth	r3, r3
 8001728:	fb12 f303 	smulbb	r3, r2, r3
 800172c:	b29b      	uxth	r3, r3
 800172e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	now = HAL_GetTick();
 8001732:	f00b fe8f 	bl	800d454 <HAL_GetTick>
 8001736:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001738:	e006      	b.n	8001748 <CanLogger+0x720>
		if ((HAL_GetTick() - now) > 4U) {
 800173a:	f00b fe8b 	bl	800d454 <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b04      	cmp	r3, #4
 8001746:	d806      	bhi.n	8001756 <CanLogger+0x72e>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001748:	4876      	ldr	r0, [pc, #472]	; (8001924 <CanLogger+0x8fc>)
 800174a:	f00c f9ae 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0f2      	beq.n	800173a <CanLogger+0x712>
 8001754:	e000      	b.n	8001758 <CanLogger+0x730>
			break;
 8001756:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001758:	4872      	ldr	r0, [pc, #456]	; (8001924 <CanLogger+0x8fc>)
 800175a:	f00c f9a6 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d02c      	beq.n	80017be <CanLogger+0x796>
		TxData[5] = can_check_sum >> 8U;
 8001764:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001768:	121b      	asrs	r3, r3, #8
 800176a:	b21b      	sxth	r3, r3
 800176c:	b2da      	uxtb	r2, r3
 800176e:	4b6e      	ldr	r3, [pc, #440]	; (8001928 <CanLogger+0x900>)
 8001770:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_check_sum;
 8001772:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001776:	b2da      	uxtb	r2, r3
 8001778:	4b6b      	ldr	r3, [pc, #428]	; (8001928 <CanLogger+0x900>)
 800177a:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_hexgoal >> 8U;
 800177c:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8001780:	121b      	asrs	r3, r3, #8
 8001782:	b21b      	sxth	r3, r3
 8001784:	b2da      	uxtb	r2, r3
 8001786:	4b68      	ldr	r3, [pc, #416]	; (8001928 <CanLogger+0x900>)
 8001788:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_hexgoal;
 800178a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800178e:	b2da      	uxtb	r2, r3
 8001790:	4b65      	ldr	r3, [pc, #404]	; (8001928 <CanLogger+0x900>)
 8001792:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_reangle >> 8U;
 8001794:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001798:	121b      	asrs	r3, r3, #8
 800179a:	b21b      	sxth	r3, r3
 800179c:	b2da      	uxtb	r2, r3
 800179e:	4b62      	ldr	r3, [pc, #392]	; (8001928 <CanLogger+0x900>)
 80017a0:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_reangle;
 80017a2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	4b5f      	ldr	r3, [pc, #380]	; (8001928 <CanLogger+0x900>)
 80017aa:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_CTRL_ID;  // number 1
 80017ac:	4b5f      	ldr	r3, [pc, #380]	; (800192c <CanLogger+0x904>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80017b2:	4b5f      	ldr	r3, [pc, #380]	; (8001930 <CanLogger+0x908>)
 80017b4:	4a5c      	ldr	r2, [pc, #368]	; (8001928 <CanLogger+0x900>)
 80017b6:	495d      	ldr	r1, [pc, #372]	; (800192c <CanLogger+0x904>)
 80017b8:	485a      	ldr	r0, [pc, #360]	; (8001924 <CanLogger+0x8fc>)
 80017ba:	f00c f89b 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}


	int16_t can_gpsx = point_current[0] * can_gain;
 80017be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80017c2:	ed93 7a00 	vldr	s14, [r3]
 80017c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017c8:	ee07 3a90 	vmov	s15, r3
 80017cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017d8:	ee17 3a90 	vmov	r3, s15
 80017dc:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t can_gpsy = point_current[1] * can_gain;
 80017de:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80017e2:	3304      	adds	r3, #4
 80017e4:	ed93 7a00 	vldr	s14, [r3]
 80017e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017ea:	ee07 3a90 	vmov	s15, r3
 80017ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017fa:	ee17 3a90 	vmov	r3, s15
 80017fe:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t can_Vcur = V_current        * can_gain;
 8001800:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001802:	ee07 3a90 	vmov	s15, r3
 8001806:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800180a:	4b4a      	ldr	r3, [pc, #296]	; (8001934 <CanLogger+0x90c>)
 800180c:	edd3 7a00 	vldr	s15, [r3]
 8001810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001814:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001818:	ee17 3a90 	vmov	r3, s15
 800181c:	877b      	strh	r3, [r7, #58]	; 0x3a
	now = HAL_GetTick();
 800181e:	f00b fe19 	bl	800d454 <HAL_GetTick>
 8001822:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001824:	e006      	b.n	8001834 <CanLogger+0x80c>
		if ((HAL_GetTick() - now) > 4U) {
 8001826:	f00b fe15 	bl	800d454 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	2b04      	cmp	r3, #4
 8001832:	d806      	bhi.n	8001842 <CanLogger+0x81a>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001834:	483b      	ldr	r0, [pc, #236]	; (8001924 <CanLogger+0x8fc>)
 8001836:	f00c f938 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d0f2      	beq.n	8001826 <CanLogger+0x7fe>
 8001840:	e000      	b.n	8001844 <CanLogger+0x81c>
			break;
 8001842:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001844:	4837      	ldr	r0, [pc, #220]	; (8001924 <CanLogger+0x8fc>)
 8001846:	f00c f930 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d029      	beq.n	80018a4 <CanLogger+0x87c>
		TxData[5] = can_Vcur >> 8U;
 8001850:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001854:	121b      	asrs	r3, r3, #8
 8001856:	b21b      	sxth	r3, r3
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4b33      	ldr	r3, [pc, #204]	; (8001928 <CanLogger+0x900>)
 800185c:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_Vcur;
 800185e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4b31      	ldr	r3, [pc, #196]	; (8001928 <CanLogger+0x900>)
 8001864:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_gpsy >> 8U;
 8001866:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 800186a:	121b      	asrs	r3, r3, #8
 800186c:	b21b      	sxth	r3, r3
 800186e:	b2da      	uxtb	r2, r3
 8001870:	4b2d      	ldr	r3, [pc, #180]	; (8001928 <CanLogger+0x900>)
 8001872:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_gpsy;
 8001874:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001876:	b2da      	uxtb	r2, r3
 8001878:	4b2b      	ldr	r3, [pc, #172]	; (8001928 <CanLogger+0x900>)
 800187a:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_gpsx >> 8U;
 800187c:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8001880:	121b      	asrs	r3, r3, #8
 8001882:	b21b      	sxth	r3, r3
 8001884:	b2da      	uxtb	r2, r3
 8001886:	4b28      	ldr	r3, [pc, #160]	; (8001928 <CanLogger+0x900>)
 8001888:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_gpsx;
 800188a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4b26      	ldr	r3, [pc, #152]	; (8001928 <CanLogger+0x900>)
 8001890:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_REF_ID;  // number 14
 8001892:	4b26      	ldr	r3, [pc, #152]	; (800192c <CanLogger+0x904>)
 8001894:	220e      	movs	r2, #14
 8001896:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001898:	4b25      	ldr	r3, [pc, #148]	; (8001930 <CanLogger+0x908>)
 800189a:	4a23      	ldr	r2, [pc, #140]	; (8001928 <CanLogger+0x900>)
 800189c:	4923      	ldr	r1, [pc, #140]	; (800192c <CanLogger+0x904>)
 800189e:	4821      	ldr	r0, [pc, #132]	; (8001924 <CanLogger+0x8fc>)
 80018a0:	f00c f828 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}


	int16_t can_trackingVd   = tracking_control[0] * can_gain;
 80018a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80018a8:	ed93 7a00 	vldr	s14, [r3]
 80018ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018ae:	ee07 3a90 	vmov	s15, r3
 80018b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018be:	ee17 3a90 	vmov	r3, s15
 80018c2:	873b      	strh	r3, [r7, #56]	; 0x38
	int16_t can_trackingWd   = tracking_control[1] * can_gain *10;
 80018c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80018c8:	3304      	adds	r3, #4
 80018ca:	ed93 7a00 	vldr	s14, [r3]
 80018ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018d0:	ee07 3a90 	vmov	s15, r3
 80018d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018dc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80018e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018e8:	ee17 3a90 	vmov	r3, s15
 80018ec:	86fb      	strh	r3, [r7, #54]	; 0x36
	int16_t can_trackingFlag = tracking_first_flag * can_gain;
 80018ee:	f897 30a0 	ldrb.w	r3, [r7, #160]	; 0xa0
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	fb12 f303 	smulbb	r3, r2, r3
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	86bb      	strh	r3, [r7, #52]	; 0x34
	now = HAL_GetTick();
 8001900:	f00b fda8 	bl	800d454 <HAL_GetTick>
 8001904:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001906:	e006      	b.n	8001916 <CanLogger+0x8ee>
		if ((HAL_GetTick() - now) > 4U) {
 8001908:	f00b fda4 	bl	800d454 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b04      	cmp	r3, #4
 8001914:	d810      	bhi.n	8001938 <CanLogger+0x910>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001916:	4803      	ldr	r0, [pc, #12]	; (8001924 <CanLogger+0x8fc>)
 8001918:	f00c f8c7 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d0f2      	beq.n	8001908 <CanLogger+0x8e0>
 8001922:	e00a      	b.n	800193a <CanLogger+0x912>
 8001924:	20000214 	.word	0x20000214
 8001928:	20000378 	.word	0x20000378
 800192c:	20000344 	.word	0x20000344
 8001930:	20000388 	.word	0x20000388
 8001934:	2000038c 	.word	0x2000038c
			break;
 8001938:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 800193a:	48ad      	ldr	r0, [pc, #692]	; (8001bf0 <CanLogger+0xbc8>)
 800193c:	f00c f8b5 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d029      	beq.n	800199a <CanLogger+0x972>
		TxData[5] = can_trackingFlag >> 8U;
 8001946:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800194a:	121b      	asrs	r3, r3, #8
 800194c:	b21b      	sxth	r3, r3
 800194e:	b2da      	uxtb	r2, r3
 8001950:	4ba8      	ldr	r3, [pc, #672]	; (8001bf4 <CanLogger+0xbcc>)
 8001952:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_trackingFlag;
 8001954:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001956:	b2da      	uxtb	r2, r3
 8001958:	4ba6      	ldr	r3, [pc, #664]	; (8001bf4 <CanLogger+0xbcc>)
 800195a:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_trackingWd >> 8U;
 800195c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001960:	121b      	asrs	r3, r3, #8
 8001962:	b21b      	sxth	r3, r3
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4ba3      	ldr	r3, [pc, #652]	; (8001bf4 <CanLogger+0xbcc>)
 8001968:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_trackingWd;
 800196a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800196c:	b2da      	uxtb	r2, r3
 800196e:	4ba1      	ldr	r3, [pc, #644]	; (8001bf4 <CanLogger+0xbcc>)
 8001970:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_trackingVd >> 8U;
 8001972:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8001976:	121b      	asrs	r3, r3, #8
 8001978:	b21b      	sxth	r3, r3
 800197a:	b2da      	uxtb	r2, r3
 800197c:	4b9d      	ldr	r3, [pc, #628]	; (8001bf4 <CanLogger+0xbcc>)
 800197e:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_trackingVd;
 8001980:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b9b      	ldr	r3, [pc, #620]	; (8001bf4 <CanLogger+0xbcc>)
 8001986:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_TRK_ID;  // number 2
 8001988:	4b9b      	ldr	r3, [pc, #620]	; (8001bf8 <CanLogger+0xbd0>)
 800198a:	2202      	movs	r2, #2
 800198c:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 800198e:	4b9b      	ldr	r3, [pc, #620]	; (8001bfc <CanLogger+0xbd4>)
 8001990:	4a98      	ldr	r2, [pc, #608]	; (8001bf4 <CanLogger+0xbcc>)
 8001992:	4999      	ldr	r1, [pc, #612]	; (8001bf8 <CanLogger+0xbd0>)
 8001994:	4896      	ldr	r0, [pc, #600]	; (8001bf0 <CanLogger+0xbc8>)
 8001996:	f00b ffad 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}

	int16_t data_vel   = V_current * can_gain;
 800199a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800199c:	ee07 3a90 	vmov	s15, r3
 80019a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a4:	4b96      	ldr	r3, [pc, #600]	; (8001c00 <CanLogger+0xbd8>)
 80019a6:	edd3 7a00 	vldr	s15, [r3]
 80019aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019b2:	ee17 3a90 	vmov	r3, s15
 80019b6:	867b      	strh	r3, [r7, #50]	; 0x32
	int16_t data_gyroz = gyro[2]   * can_gain *10;
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	3308      	adds	r3, #8
 80019bc:	ed93 7a00 	vldr	s14, [r3]
 80019c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019c2:	ee07 3a90 	vmov	s15, r3
 80019c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ce:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80019d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019da:	ee17 3a90 	vmov	r3, s15
 80019de:	863b      	strh	r3, [r7, #48]	; 0x30
	int16_t data_accx  = acc[0]    * can_gain;
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	ed93 7a00 	vldr	s14, [r3]
 80019e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019e8:	ee07 3a90 	vmov	s15, r3
 80019ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019f8:	ee17 3a90 	vmov	r3, s15
 80019fc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	static float intergal_velocity = 0.0f;
	intergal_velocity = intergal_velocity + (acc[0] + GRAVITY*sinf(theta_y))*CANLOGSAMPLE*SAMPLE_TIME;
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	ed93 8a00 	vldr	s16, [r3]
 8001a04:	ed97 0a06 	vldr	s0, [r7, #24]
 8001a08:	f011 fe1a 	bl	8013640 <sinf>
 8001a0c:	eef0 7a40 	vmov.f32	s15, s0
 8001a10:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8001c04 <CanLogger+0xbdc>
 8001a14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a18:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001a1c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a24:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8001c08 <CanLogger+0xbe0>
 8001a28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a2c:	4b77      	ldr	r3, [pc, #476]	; (8001c0c <CanLogger+0xbe4>)
 8001a2e:	edd3 7a00 	vldr	s15, [r3]
 8001a32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a36:	4b75      	ldr	r3, [pc, #468]	; (8001c0c <CanLogger+0xbe4>)
 8001a38:	edc3 7a00 	vstr	s15, [r3]
	int16_t data_inter_vel = intergal_velocity * can_gain;
 8001a3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a3e:	ee07 3a90 	vmov	s15, r3
 8001a42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a46:	4b71      	ldr	r3, [pc, #452]	; (8001c0c <CanLogger+0xbe4>)
 8001a48:	edd3 7a00 	vldr	s15, [r3]
 8001a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a54:	ee17 3a90 	vmov	r3, s15
 8001a58:	85bb      	strh	r3, [r7, #44]	; 0x2c

	now = HAL_GetTick();
 8001a5a:	f00b fcfb 	bl	800d454 <HAL_GetTick>
 8001a5e:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001a60:	e006      	b.n	8001a70 <CanLogger+0xa48>
		if ((HAL_GetTick() - now) > 4U) {
 8001a62:	f00b fcf7 	bl	800d454 <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b04      	cmp	r3, #4
 8001a6e:	d806      	bhi.n	8001a7e <CanLogger+0xa56>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001a70:	485f      	ldr	r0, [pc, #380]	; (8001bf0 <CanLogger+0xbc8>)
 8001a72:	f00c f81a 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f2      	beq.n	8001a62 <CanLogger+0xa3a>
 8001a7c:	e000      	b.n	8001a80 <CanLogger+0xa58>
			break;
 8001a7e:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001a80:	485b      	ldr	r0, [pc, #364]	; (8001bf0 <CanLogger+0xbc8>)
 8001a82:	f00c f812 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d034      	beq.n	8001af6 <CanLogger+0xace>
		TxData[7] = data_inter_vel >> 8U;
 8001a8c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001a90:	121b      	asrs	r3, r3, #8
 8001a92:	b21b      	sxth	r3, r3
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4b57      	ldr	r3, [pc, #348]	; (8001bf4 <CanLogger+0xbcc>)
 8001a98:	71da      	strb	r2, [r3, #7]
		TxData[6] = data_inter_vel;
 8001a9a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	4b55      	ldr	r3, [pc, #340]	; (8001bf4 <CanLogger+0xbcc>)
 8001aa0:	719a      	strb	r2, [r3, #6]
		TxData[5] = data_accx >> 8U;
 8001aa2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001aa6:	121b      	asrs	r3, r3, #8
 8001aa8:	b21b      	sxth	r3, r3
 8001aaa:	b2da      	uxtb	r2, r3
 8001aac:	4b51      	ldr	r3, [pc, #324]	; (8001bf4 <CanLogger+0xbcc>)
 8001aae:	715a      	strb	r2, [r3, #5]
		TxData[4] = data_accx;
 8001ab0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	4b4f      	ldr	r3, [pc, #316]	; (8001bf4 <CanLogger+0xbcc>)
 8001ab6:	711a      	strb	r2, [r3, #4]
		TxData[3] = data_gyroz >> 8U;
 8001ab8:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001abc:	121b      	asrs	r3, r3, #8
 8001abe:	b21b      	sxth	r3, r3
 8001ac0:	b2da      	uxtb	r2, r3
 8001ac2:	4b4c      	ldr	r3, [pc, #304]	; (8001bf4 <CanLogger+0xbcc>)
 8001ac4:	70da      	strb	r2, [r3, #3]
		TxData[2] = data_gyroz;
 8001ac6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4b4a      	ldr	r3, [pc, #296]	; (8001bf4 <CanLogger+0xbcc>)
 8001acc:	709a      	strb	r2, [r3, #2]
		TxData[1] = data_vel >> 8U;
 8001ace:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001ad2:	121b      	asrs	r3, r3, #8
 8001ad4:	b21b      	sxth	r3, r3
 8001ad6:	b2da      	uxtb	r2, r3
 8001ad8:	4b46      	ldr	r3, [pc, #280]	; (8001bf4 <CanLogger+0xbcc>)
 8001ada:	705a      	strb	r2, [r3, #1]
		TxData[0] = data_vel;
 8001adc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001ade:	b2da      	uxtb	r2, r3
 8001ae0:	4b44      	ldr	r3, [pc, #272]	; (8001bf4 <CanLogger+0xbcc>)
 8001ae2:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_DATA;  // number 7
 8001ae4:	4b44      	ldr	r3, [pc, #272]	; (8001bf8 <CanLogger+0xbd0>)
 8001ae6:	2207      	movs	r2, #7
 8001ae8:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001aea:	4b44      	ldr	r3, [pc, #272]	; (8001bfc <CanLogger+0xbd4>)
 8001aec:	4a41      	ldr	r2, [pc, #260]	; (8001bf4 <CanLogger+0xbcc>)
 8001aee:	4942      	ldr	r1, [pc, #264]	; (8001bf8 <CanLogger+0xbd0>)
 8001af0:	483f      	ldr	r0, [pc, #252]	; (8001bf0 <CanLogger+0xbc8>)
 8001af2:	f00b feff 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}

	int16_t can_X = stateD[0] * can_gain;
 8001af6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001afa:	ed93 7a00 	vldr	s14, [r3]
 8001afe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b00:	ee07 3a90 	vmov	s15, r3
 8001b04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b10:	ee17 3a90 	vmov	r3, s15
 8001b14:	857b      	strh	r3, [r7, #42]	; 0x2a
	int16_t can_Y = stateD[1] * can_gain;
 8001b16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b1a:	3304      	adds	r3, #4
 8001b1c:	ed93 7a00 	vldr	s14, [r3]
 8001b20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b22:	ee07 3a90 	vmov	s15, r3
 8001b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b32:	ee17 3a90 	vmov	r3, s15
 8001b36:	853b      	strh	r3, [r7, #40]	; 0x28
	int16_t can_Z = stateD[2] * can_gain * 10;
 8001b38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001b3c:	3308      	adds	r3, #8
 8001b3e:	ed93 7a00 	vldr	s14, [r3]
 8001b42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b44:	ee07 3a90 	vmov	s15, r3
 8001b48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b50:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001b54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b5c:	ee17 3a90 	vmov	r3, s15
 8001b60:	84fb      	strh	r3, [r7, #38]	; 0x26
	static float intergal_omega = 0.0f;
	intergal_omega = intergal_omega + (gyro[2]/cosf(theta_x+THETA_COM*(PI/180.0f)))*CANLOGSAMPLE*SAMPLE_TIME;
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	3308      	adds	r3, #8
 8001b66:	ed93 8a00 	vldr	s16, [r3]
 8001b6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b6e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001c10 <CanLogger+0xbe8>
 8001b72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b76:	eeb0 0a67 	vmov.f32	s0, s15
 8001b7a:	f011 fd15 	bl	80135a8 <cosf>
 8001b7e:	eeb0 7a40 	vmov.f32	s14, s0
 8001b82:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001b86:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001b8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b8e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001c08 <CanLogger+0xbe0>
 8001b92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b96:	4b1f      	ldr	r3, [pc, #124]	; (8001c14 <CanLogger+0xbec>)
 8001b98:	edd3 7a00 	vldr	s15, [r3]
 8001b9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba0:	4b1c      	ldr	r3, [pc, #112]	; (8001c14 <CanLogger+0xbec>)
 8001ba2:	edc3 7a00 	vstr	s15, [r3]
	int16_t data_inter_theta = intergal_omega * can_gain *10;
 8001ba6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ba8:	ee07 3a90 	vmov	s15, r3
 8001bac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bb0:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <CanLogger+0xbec>)
 8001bb2:	edd3 7a00 	vldr	s15, [r3]
 8001bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bba:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001bbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bc6:	ee17 3a90 	vmov	r3, s15
 8001bca:	84bb      	strh	r3, [r7, #36]	; 0x24
	now = HAL_GetTick();
 8001bcc:	f00b fc42 	bl	800d454 <HAL_GetTick>
 8001bd0:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001bd2:	e006      	b.n	8001be2 <CanLogger+0xbba>
		if ((HAL_GetTick() - now) > 4U) {
 8001bd4:	f00b fc3e 	bl	800d454 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	d81a      	bhi.n	8001c18 <CanLogger+0xbf0>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001be2:	4803      	ldr	r0, [pc, #12]	; (8001bf0 <CanLogger+0xbc8>)
 8001be4:	f00b ff61 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f2      	beq.n	8001bd4 <CanLogger+0xbac>
 8001bee:	e014      	b.n	8001c1a <CanLogger+0xbf2>
 8001bf0:	20000214 	.word	0x20000214
 8001bf4:	20000378 	.word	0x20000378
 8001bf8:	20000344 	.word	0x20000344
 8001bfc:	20000388 	.word	0x20000388
 8001c00:	2000038c 	.word	0x2000038c
 8001c04:	411ce80a 	.word	0x411ce80a
 8001c08:	3a83126f 	.word	0x3a83126f
 8001c0c:	200000ec 	.word	0x200000ec
 8001c10:	3c64c385 	.word	0x3c64c385
 8001c14:	200000f0 	.word	0x200000f0
			break;
 8001c18:	bf00      	nop
		}
	}

	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001c1a:	484d      	ldr	r0, [pc, #308]	; (8001d50 <CanLogger+0xd28>)
 8001c1c:	f00b ff45 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d034      	beq.n	8001c90 <CanLogger+0xc68>
		TxData[7] = data_inter_theta >> 8U;
 8001c26:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001c2a:	121b      	asrs	r3, r3, #8
 8001c2c:	b21b      	sxth	r3, r3
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	4b48      	ldr	r3, [pc, #288]	; (8001d54 <CanLogger+0xd2c>)
 8001c32:	71da      	strb	r2, [r3, #7]
		TxData[6] = data_inter_theta;
 8001c34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c36:	b2da      	uxtb	r2, r3
 8001c38:	4b46      	ldr	r3, [pc, #280]	; (8001d54 <CanLogger+0xd2c>)
 8001c3a:	719a      	strb	r2, [r3, #6]
		TxData[5] = can_Z >> 8U;
 8001c3c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001c40:	121b      	asrs	r3, r3, #8
 8001c42:	b21b      	sxth	r3, r3
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	4b43      	ldr	r3, [pc, #268]	; (8001d54 <CanLogger+0xd2c>)
 8001c48:	715a      	strb	r2, [r3, #5]
		TxData[4] = can_Z;
 8001c4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c4c:	b2da      	uxtb	r2, r3
 8001c4e:	4b41      	ldr	r3, [pc, #260]	; (8001d54 <CanLogger+0xd2c>)
 8001c50:	711a      	strb	r2, [r3, #4]
		TxData[3] = can_Y >> 8U;
 8001c52:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8001c56:	121b      	asrs	r3, r3, #8
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	b2da      	uxtb	r2, r3
 8001c5c:	4b3d      	ldr	r3, [pc, #244]	; (8001d54 <CanLogger+0xd2c>)
 8001c5e:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_Y;
 8001c60:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	4b3b      	ldr	r3, [pc, #236]	; (8001d54 <CanLogger+0xd2c>)
 8001c66:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_X >> 8U;
 8001c68:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001c6c:	121b      	asrs	r3, r3, #8
 8001c6e:	b21b      	sxth	r3, r3
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	4b38      	ldr	r3, [pc, #224]	; (8001d54 <CanLogger+0xd2c>)
 8001c74:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_X;
 8001c76:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4b36      	ldr	r3, [pc, #216]	; (8001d54 <CanLogger+0xd2c>)
 8001c7c:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_STATE_ID;  // number 4
 8001c7e:	4b36      	ldr	r3, [pc, #216]	; (8001d58 <CanLogger+0xd30>)
 8001c80:	2204      	movs	r2, #4
 8001c82:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001c84:	4b35      	ldr	r3, [pc, #212]	; (8001d5c <CanLogger+0xd34>)
 8001c86:	4a33      	ldr	r2, [pc, #204]	; (8001d54 <CanLogger+0xd2c>)
 8001c88:	4933      	ldr	r1, [pc, #204]	; (8001d58 <CanLogger+0xd30>)
 8001c8a:	4831      	ldr	r0, [pc, #196]	; (8001d50 <CanLogger+0xd28>)
 8001c8c:	f00b fe32 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}

	int16_t can_ver = accuracy[0] * can_gain;
 8001c90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001c94:	ed93 7a00 	vldr	s14, [r3]
 8001c98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c9a:	ee07 3a90 	vmov	s15, r3
 8001c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ca6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001caa:	ee17 3a90 	vmov	r3, s15
 8001cae:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t can_hor = accuracy[1] * can_gain;
 8001cb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	ed93 7a00 	vldr	s14, [r3]
 8001cba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cbc:	ee07 3a90 	vmov	s15, r3
 8001cc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ccc:	ee17 3a90 	vmov	r3, s15
 8001cd0:	843b      	strh	r3, [r7, #32]
	now = HAL_GetTick();
 8001cd2:	f00b fbbf 	bl	800d454 <HAL_GetTick>
 8001cd6:	66f8      	str	r0, [r7, #108]	; 0x6c
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001cd8:	e006      	b.n	8001ce8 <CanLogger+0xcc0>
		if ((HAL_GetTick() - now) > 4U) {
 8001cda:	f00b fbbb 	bl	800d454 <HAL_GetTick>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	2b04      	cmp	r3, #4
 8001ce6:	d806      	bhi.n	8001cf6 <CanLogger+0xcce>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8001ce8:	4819      	ldr	r0, [pc, #100]	; (8001d50 <CanLogger+0xd28>)
 8001cea:	f00b fede 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0f2      	beq.n	8001cda <CanLogger+0xcb2>
 8001cf4:	e000      	b.n	8001cf8 <CanLogger+0xcd0>
			break;
 8001cf6:	bf00      	nop
		}
	}

	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8001cf8:	4815      	ldr	r0, [pc, #84]	; (8001d50 <CanLogger+0xd28>)
 8001cfa:	f00b fed6 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d01e      	beq.n	8001d42 <CanLogger+0xd1a>
		TxData[3] = can_hor >> 8U;
 8001d04:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001d08:	121b      	asrs	r3, r3, #8
 8001d0a:	b21b      	sxth	r3, r3
 8001d0c:	b2da      	uxtb	r2, r3
 8001d0e:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <CanLogger+0xd2c>)
 8001d10:	70da      	strb	r2, [r3, #3]
		TxData[2] = can_hor;
 8001d12:	8c3b      	ldrh	r3, [r7, #32]
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4b0f      	ldr	r3, [pc, #60]	; (8001d54 <CanLogger+0xd2c>)
 8001d18:	709a      	strb	r2, [r3, #2]
		TxData[1] = can_ver >> 8U;
 8001d1a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001d1e:	121b      	asrs	r3, r3, #8
 8001d20:	b21b      	sxth	r3, r3
 8001d22:	b2da      	uxtb	r2, r3
 8001d24:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <CanLogger+0xd2c>)
 8001d26:	705a      	strb	r2, [r3, #1]
		TxData[0] = can_ver;
 8001d28:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d2a:	b2da      	uxtb	r2, r3
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <CanLogger+0xd2c>)
 8001d2e:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_LOG_GPS_ID;  // number 8
 8001d30:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <CanLogger+0xd30>)
 8001d32:	2208      	movs	r2, #8
 8001d34:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <CanLogger+0xd34>)
 8001d38:	4a06      	ldr	r2, [pc, #24]	; (8001d54 <CanLogger+0xd2c>)
 8001d3a:	4907      	ldr	r1, [pc, #28]	; (8001d58 <CanLogger+0xd30>)
 8001d3c:	4804      	ldr	r0, [pc, #16]	; (8001d50 <CanLogger+0xd28>)
 8001d3e:	f00b fdd9 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}
}
 8001d42:	bf00      	nop
 8001d44:	3780      	adds	r7, #128	; 0x80
 8001d46:	46bd      	mov	sp, r7
 8001d48:	ecbd 8b02 	vpop	{d8}
 8001d4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000214 	.word	0x20000214
 8001d54:	20000378 	.word	0x20000378
 8001d58:	20000344 	.word	0x20000344
 8001d5c:	20000388 	.word	0x20000388

08001d60 <readGPS>:
#include "QuadrantAngle.h"

extern uint8_t gpsdata[36];  // for details, read stm32f4xx_it.c usart3
extern uint8_t update_gps;

void readGPS(double  *latitude, double  *longitude){	//latitude 23.5 N  longitude 120 E  reference UBX-NAV-POSLLH
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
	uint32_t lat = gpsdata[17] << 24U | gpsdata[16] << 16U | gpsdata[15] << 8U | gpsdata[14];
 8001d6a:	4b21      	ldr	r3, [pc, #132]	; (8001df0 <readGPS+0x90>)
 8001d6c:	7c5b      	ldrb	r3, [r3, #17]
 8001d6e:	061a      	lsls	r2, r3, #24
 8001d70:	4b1f      	ldr	r3, [pc, #124]	; (8001df0 <readGPS+0x90>)
 8001d72:	7c1b      	ldrb	r3, [r3, #16]
 8001d74:	041b      	lsls	r3, r3, #16
 8001d76:	431a      	orrs	r2, r3
 8001d78:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <readGPS+0x90>)
 8001d7a:	7bdb      	ldrb	r3, [r3, #15]
 8001d7c:	021b      	lsls	r3, r3, #8
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	4a1b      	ldr	r2, [pc, #108]	; (8001df0 <readGPS+0x90>)
 8001d82:	7b92      	ldrb	r2, [r2, #14]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	60fb      	str	r3, [r7, #12]
	uint32_t lon = gpsdata[13] << 24U | gpsdata[12] << 16U | gpsdata[11] << 8U | gpsdata[10];
 8001d88:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <readGPS+0x90>)
 8001d8a:	7b5b      	ldrb	r3, [r3, #13]
 8001d8c:	061a      	lsls	r2, r3, #24
 8001d8e:	4b18      	ldr	r3, [pc, #96]	; (8001df0 <readGPS+0x90>)
 8001d90:	7b1b      	ldrb	r3, [r3, #12]
 8001d92:	041b      	lsls	r3, r3, #16
 8001d94:	431a      	orrs	r2, r3
 8001d96:	4b16      	ldr	r3, [pc, #88]	; (8001df0 <readGPS+0x90>)
 8001d98:	7adb      	ldrb	r3, [r3, #11]
 8001d9a:	021b      	lsls	r3, r3, #8
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	4a14      	ldr	r2, [pc, #80]	; (8001df0 <readGPS+0x90>)
 8001da0:	7a92      	ldrb	r2, [r2, #10]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	60bb      	str	r3, [r7, #8]

	*latitude = lat*1e-7;
 8001da6:	68f8      	ldr	r0, [r7, #12]
 8001da8:	f7fe fbcc 	bl	8000544 <__aeabi_ui2d>
 8001dac:	a30e      	add	r3, pc, #56	; (adr r3, 8001de8 <readGPS+0x88>)
 8001dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db2:	f7fe fc41 	bl	8000638 <__aeabi_dmul>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	e9c1 2300 	strd	r2, r3, [r1]
	*longitude = lon*1e-7;
 8001dc0:	68b8      	ldr	r0, [r7, #8]
 8001dc2:	f7fe fbbf 	bl	8000544 <__aeabi_ui2d>
 8001dc6:	a308      	add	r3, pc, #32	; (adr r3, 8001de8 <readGPS+0x88>)
 8001dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dcc:	f7fe fc34 	bl	8000638 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	6839      	ldr	r1, [r7, #0]
 8001dd6:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	f3af 8000 	nop.w
 8001de8:	9abcaf48 	.word	0x9abcaf48
 8001dec:	3e7ad7f2 	.word	0x3e7ad7f2
 8001df0:	20000390 	.word	0x20000390
 8001df4:	00000000 	.word	0x00000000

08001df8 <ReadAccuracyEstimate>:

void ReadAccuracyEstimate(float *horizontal, float *vertical){
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
	uint32_t ver = gpsdata[33] << 24U | gpsdata[32] << 16U | gpsdata[31] << 8U | gpsdata[30];
 8001e02:	4b25      	ldr	r3, [pc, #148]	; (8001e98 <ReadAccuracyEstimate+0xa0>)
 8001e04:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e08:	061a      	lsls	r2, r3, #24
 8001e0a:	4b23      	ldr	r3, [pc, #140]	; (8001e98 <ReadAccuracyEstimate+0xa0>)
 8001e0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e10:	041b      	lsls	r3, r3, #16
 8001e12:	431a      	orrs	r2, r3
 8001e14:	4b20      	ldr	r3, [pc, #128]	; (8001e98 <ReadAccuracyEstimate+0xa0>)
 8001e16:	7fdb      	ldrb	r3, [r3, #31]
 8001e18:	021b      	lsls	r3, r3, #8
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	4a1e      	ldr	r2, [pc, #120]	; (8001e98 <ReadAccuracyEstimate+0xa0>)
 8001e1e:	7f92      	ldrb	r2, [r2, #30]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	60fb      	str	r3, [r7, #12]
	uint32_t hor = gpsdata[29] << 24U | gpsdata[28] << 16U | gpsdata[27] << 8U | gpsdata[26];
 8001e24:	4b1c      	ldr	r3, [pc, #112]	; (8001e98 <ReadAccuracyEstimate+0xa0>)
 8001e26:	7f5b      	ldrb	r3, [r3, #29]
 8001e28:	061a      	lsls	r2, r3, #24
 8001e2a:	4b1b      	ldr	r3, [pc, #108]	; (8001e98 <ReadAccuracyEstimate+0xa0>)
 8001e2c:	7f1b      	ldrb	r3, [r3, #28]
 8001e2e:	041b      	lsls	r3, r3, #16
 8001e30:	431a      	orrs	r2, r3
 8001e32:	4b19      	ldr	r3, [pc, #100]	; (8001e98 <ReadAccuracyEstimate+0xa0>)
 8001e34:	7edb      	ldrb	r3, [r3, #27]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	4a17      	ldr	r2, [pc, #92]	; (8001e98 <ReadAccuracyEstimate+0xa0>)
 8001e3c:	7e92      	ldrb	r2, [r2, #26]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	60bb      	str	r3, [r7, #8]

	*horizontal = hor*1e-3;
 8001e42:	68b8      	ldr	r0, [r7, #8]
 8001e44:	f7fe fb7e 	bl	8000544 <__aeabi_ui2d>
 8001e48:	a311      	add	r3, pc, #68	; (adr r3, 8001e90 <ReadAccuracyEstimate+0x98>)
 8001e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4e:	f7fe fbf3 	bl	8000638 <__aeabi_dmul>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	4610      	mov	r0, r2
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f7fe fee5 	bl	8000c28 <__aeabi_d2f>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	601a      	str	r2, [r3, #0]
	*vertical = ver*1e-3;
 8001e64:	68f8      	ldr	r0, [r7, #12]
 8001e66:	f7fe fb6d 	bl	8000544 <__aeabi_ui2d>
 8001e6a:	a309      	add	r3, pc, #36	; (adr r3, 8001e90 <ReadAccuracyEstimate+0x98>)
 8001e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e70:	f7fe fbe2 	bl	8000638 <__aeabi_dmul>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	4610      	mov	r0, r2
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	f7fe fed4 	bl	8000c28 <__aeabi_d2f>
 8001e80:	4602      	mov	r2, r0
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	601a      	str	r2, [r3, #0]
}
 8001e86:	bf00      	nop
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	d2f1a9fc 	.word	0xd2f1a9fc
 8001e94:	3f50624d 	.word	0x3f50624d
 8001e98:	20000390 	.word	0x20000390
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <gpsXY>:
	double y = 2 * atan2(sqrt(x), sqrt(1-x));

	return R * y; //unit meter
}

void gpsXY(double lat, double lon, float *xy){
 8001ea0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ea4:	b0ac      	sub	sp, #176	; 0xb0
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	ed87 0b04 	vstr	d0, [r7, #16]
 8001eac:	ed87 1b02 	vstr	d1, [r7, #8]
 8001eb0:	6078      	str	r0, [r7, #4]
	float x_axis_range = 250;		// where I think the map is on -250~250 square
 8001eb2:	4bd9      	ldr	r3, [pc, #868]	; (8002218 <gpsXY+0x378>)
 8001eb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	float y_axis_range = 250;		//
 8001eb8:	4bd7      	ldr	r3, [pc, #860]	; (8002218 <gpsXY+0x378>)
 8001eba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	double gps_driftx = 249472.0;	// to adjust gps x,y coordinate to near the original point
 8001ebe:	a3c2      	add	r3, pc, #776	; (adr r3, 80021c8 <gpsXY+0x328>)
 8001ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec4:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
	double gps_drifty = 2743027.0;
 8001ec8:	a3c1      	add	r3, pc, #772	; (adr r3, 80021d0 <gpsXY+0x330>)
 8001eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ece:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
// reference
	//http://sask989.blogspot.com/2012/05/wgs84totwd97.html
    double a = 6378137.0;
 8001ed2:	a3c1      	add	r3, pc, #772	; (adr r3, 80021d8 <gpsXY+0x338>)
 8001ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed8:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
    double b = 6356752.3142451;
 8001edc:	a3c0      	add	r3, pc, #768	; (adr r3, 80021e0 <gpsXY+0x340>)
 8001ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee2:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
    double lon0 = 121 * DEG2RAD_D;
 8001ee6:	a3c0      	add	r3, pc, #768	; (adr r3, 80021e8 <gpsXY+0x348>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
    double k0 = 0.9999;
 8001ef0:	a3bf      	add	r3, pc, #764	; (adr r3, 80021f0 <gpsXY+0x350>)
 8001ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef6:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
    double dx = 250000;
 8001efa:	a3bf      	add	r3, pc, #764	; (adr r3, 80021f8 <gpsXY+0x358>)
 8001efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f00:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
    double dy = 0;
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	f04f 0300 	mov.w	r3, #0
 8001f0c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	lat = lat*DEG2RAD_D;
 8001f10:	a3bb      	add	r3, pc, #748	; (adr r3, 8002200 <gpsXY+0x360>)
 8001f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f16:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f1a:	f7fe fb8d 	bl	8000638 <__aeabi_dmul>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	460b      	mov	r3, r1
 8001f22:	e9c7 2304 	strd	r2, r3, [r7, #16]
	lon = lon*DEG2RAD_D;
 8001f26:	a3b6      	add	r3, pc, #728	; (adr r3, 8002200 <gpsXY+0x360>)
 8001f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001f30:	f7fe fb82 	bl	8000638 <__aeabi_dmul>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	e9c7 2302 	strd	r2, r3, [r7, #8]

    double e = (1 - pow(b,2) / pow(a,2));
 8001f3c:	ed9f 1bb2 	vldr	d1, [pc, #712]	; 8002208 <gpsXY+0x368>
 8001f40:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 8001f44:	f011 fbc2 	bl	80136cc <pow>
 8001f48:	ec55 4b10 	vmov	r4, r5, d0
 8001f4c:	ed9f 1bae 	vldr	d1, [pc, #696]	; 8002208 <gpsXY+0x368>
 8001f50:	ed97 0b24 	vldr	d0, [r7, #144]	; 0x90
 8001f54:	f011 fbba 	bl	80136cc <pow>
 8001f58:	ec53 2b10 	vmov	r2, r3, d0
 8001f5c:	4620      	mov	r0, r4
 8001f5e:	4629      	mov	r1, r5
 8001f60:	f7fe fc94 	bl	800088c <__aeabi_ddiv>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	f04f 0000 	mov.w	r0, #0
 8001f6c:	49ab      	ldr	r1, [pc, #684]	; (800221c <gpsXY+0x37c>)
 8001f6e:	f7fe f9ab 	bl	80002c8 <__aeabi_dsub>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    double e2 = (1 - pow(b, 2) / pow(a, 2)) / (pow(b, 2) / pow(a, 2));
 8001f7a:	ed9f 1ba3 	vldr	d1, [pc, #652]	; 8002208 <gpsXY+0x368>
 8001f7e:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 8001f82:	f011 fba3 	bl	80136cc <pow>
 8001f86:	ec55 4b10 	vmov	r4, r5, d0
 8001f8a:	ed9f 1b9f 	vldr	d1, [pc, #636]	; 8002208 <gpsXY+0x368>
 8001f8e:	ed97 0b24 	vldr	d0, [r7, #144]	; 0x90
 8001f92:	f011 fb9b 	bl	80136cc <pow>
 8001f96:	ec53 2b10 	vmov	r2, r3, d0
 8001f9a:	4620      	mov	r0, r4
 8001f9c:	4629      	mov	r1, r5
 8001f9e:	f7fe fc75 	bl	800088c <__aeabi_ddiv>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	f04f 0000 	mov.w	r0, #0
 8001faa:	499c      	ldr	r1, [pc, #624]	; (800221c <gpsXY+0x37c>)
 8001fac:	f7fe f98c 	bl	80002c8 <__aeabi_dsub>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4614      	mov	r4, r2
 8001fb6:	461d      	mov	r5, r3
 8001fb8:	ed9f 1b93 	vldr	d1, [pc, #588]	; 8002208 <gpsXY+0x368>
 8001fbc:	ed97 0b22 	vldr	d0, [r7, #136]	; 0x88
 8001fc0:	f011 fb84 	bl	80136cc <pow>
 8001fc4:	ec59 8b10 	vmov	r8, r9, d0
 8001fc8:	ed9f 1b8f 	vldr	d1, [pc, #572]	; 8002208 <gpsXY+0x368>
 8001fcc:	ed97 0b24 	vldr	d0, [r7, #144]	; 0x90
 8001fd0:	f011 fb7c 	bl	80136cc <pow>
 8001fd4:	ec53 2b10 	vmov	r2, r3, d0
 8001fd8:	4640      	mov	r0, r8
 8001fda:	4649      	mov	r1, r9
 8001fdc:	f7fe fc56 	bl	800088c <__aeabi_ddiv>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	4629      	mov	r1, r5
 8001fe8:	f7fe fc50 	bl	800088c <__aeabi_ddiv>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

	double V = a / sqrt(1 - e * pow(sin(lat), 2));
 8001ff4:	ed97 0b04 	vldr	d0, [r7, #16]
 8001ff8:	f011 f976 	bl	80132e8 <sin>
 8001ffc:	eeb0 7a40 	vmov.f32	s14, s0
 8002000:	eef0 7a60 	vmov.f32	s15, s1
 8002004:	ed9f 1b80 	vldr	d1, [pc, #512]	; 8002208 <gpsXY+0x368>
 8002008:	eeb0 0a47 	vmov.f32	s0, s14
 800200c:	eef0 0a67 	vmov.f32	s1, s15
 8002010:	f011 fb5c 	bl	80136cc <pow>
 8002014:	ec51 0b10 	vmov	r0, r1, d0
 8002018:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800201c:	f7fe fb0c 	bl	8000638 <__aeabi_dmul>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	f04f 0000 	mov.w	r0, #0
 8002028:	497c      	ldr	r1, [pc, #496]	; (800221c <gpsXY+0x37c>)
 800202a:	f7fe f94d 	bl	80002c8 <__aeabi_dsub>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	ec43 2b17 	vmov	d7, r2, r3
 8002036:	eeb0 0a47 	vmov.f32	s0, s14
 800203a:	eef0 0a67 	vmov.f32	s1, s15
 800203e:	f011 fbb5 	bl	80137ac <sqrt>
 8002042:	ec53 2b10 	vmov	r2, r3, d0
 8002046:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800204a:	f7fe fc1f 	bl	800088c <__aeabi_ddiv>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	double T = pow(tan(lat), 2);
 8002056:	ed97 0b04 	vldr	d0, [r7, #16]
 800205a:	f011 f99d 	bl	8013398 <tan>
 800205e:	eeb0 7a40 	vmov.f32	s14, s0
 8002062:	eef0 7a60 	vmov.f32	s15, s1
 8002066:	ed9f 1b68 	vldr	d1, [pc, #416]	; 8002208 <gpsXY+0x368>
 800206a:	eeb0 0a47 	vmov.f32	s0, s14
 800206e:	eef0 0a67 	vmov.f32	s1, s15
 8002072:	f011 fb2b 	bl	80136cc <pow>
 8002076:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
	double C = e2 * pow(cos(lat), 2);
 800207a:	ed97 0b04 	vldr	d0, [r7, #16]
 800207e:	f011 f8d3 	bl	8013228 <cos>
 8002082:	eeb0 7a40 	vmov.f32	s14, s0
 8002086:	eef0 7a60 	vmov.f32	s15, s1
 800208a:	ed9f 1b5f 	vldr	d1, [pc, #380]	; 8002208 <gpsXY+0x368>
 800208e:	eeb0 0a47 	vmov.f32	s0, s14
 8002092:	eef0 0a67 	vmov.f32	s1, s15
 8002096:	f011 fb19 	bl	80136cc <pow>
 800209a:	ec53 2b10 	vmov	r2, r3, d0
 800209e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80020a2:	f7fe fac9 	bl	8000638 <__aeabi_dmul>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double A = cos(lat) * (lon - lon0);
 80020ae:	ed97 0b04 	vldr	d0, [r7, #16]
 80020b2:	f011 f8b9 	bl	8013228 <cos>
 80020b6:	ec55 4b10 	vmov	r4, r5, d0
 80020ba:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80020be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80020c2:	f7fe f901 	bl	80002c8 <__aeabi_dsub>
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	4620      	mov	r0, r4
 80020cc:	4629      	mov	r1, r5
 80020ce:	f7fe fab3 	bl	8000638 <__aeabi_dmul>
 80020d2:	4602      	mov	r2, r0
 80020d4:	460b      	mov	r3, r1
 80020d6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double M = a
			* ((1.0 - e / 4.0 - 3.0 * pow(e, 2) / 64.0
 80020da:	f04f 0200 	mov.w	r2, #0
 80020de:	4b50      	ldr	r3, [pc, #320]	; (8002220 <gpsXY+0x380>)
 80020e0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80020e4:	f7fe fbd2 	bl	800088c <__aeabi_ddiv>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	f04f 0000 	mov.w	r0, #0
 80020f0:	494a      	ldr	r1, [pc, #296]	; (800221c <gpsXY+0x37c>)
 80020f2:	f7fe f8e9 	bl	80002c8 <__aeabi_dsub>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	4614      	mov	r4, r2
 80020fc:	461d      	mov	r5, r3
 80020fe:	ed9f 1b42 	vldr	d1, [pc, #264]	; 8002208 <gpsXY+0x368>
 8002102:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8002106:	f011 fae1 	bl	80136cc <pow>
 800210a:	ec51 0b10 	vmov	r0, r1, d0
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	4b44      	ldr	r3, [pc, #272]	; (8002224 <gpsXY+0x384>)
 8002114:	f7fe fa90 	bl	8000638 <__aeabi_dmul>
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	4610      	mov	r0, r2
 800211e:	4619      	mov	r1, r3
 8002120:	f04f 0200 	mov.w	r2, #0
 8002124:	4b40      	ldr	r3, [pc, #256]	; (8002228 <gpsXY+0x388>)
 8002126:	f7fe fbb1 	bl	800088c <__aeabi_ddiv>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4620      	mov	r0, r4
 8002130:	4629      	mov	r1, r5
 8002132:	f7fe f8c9 	bl	80002c8 <__aeabi_dsub>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	4614      	mov	r4, r2
 800213c:	461d      	mov	r5, r3
					- 5.0 * pow(e, 3) / 256.0) * lat
 800213e:	ed9f 1b34 	vldr	d1, [pc, #208]	; 8002210 <gpsXY+0x370>
 8002142:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8002146:	f011 fac1 	bl	80136cc <pow>
 800214a:	ec51 0b10 	vmov	r0, r1, d0
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	4b36      	ldr	r3, [pc, #216]	; (800222c <gpsXY+0x38c>)
 8002154:	f7fe fa70 	bl	8000638 <__aeabi_dmul>
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	4610      	mov	r0, r2
 800215e:	4619      	mov	r1, r3
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	4b32      	ldr	r3, [pc, #200]	; (8002230 <gpsXY+0x390>)
 8002166:	f7fe fb91 	bl	800088c <__aeabi_ddiv>
 800216a:	4602      	mov	r2, r0
 800216c:	460b      	mov	r3, r1
 800216e:	4620      	mov	r0, r4
 8002170:	4629      	mov	r1, r5
 8002172:	f7fe f8a9 	bl	80002c8 <__aeabi_dsub>
 8002176:	4602      	mov	r2, r0
 8002178:	460b      	mov	r3, r1
 800217a:	4610      	mov	r0, r2
 800217c:	4619      	mov	r1, r3
 800217e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002182:	f7fe fa59 	bl	8000638 <__aeabi_dmul>
 8002186:	4602      	mov	r2, r0
 8002188:	460b      	mov	r3, r1
 800218a:	4614      	mov	r4, r2
 800218c:	461d      	mov	r5, r3
					- (3.0 * e / 8.0 + 3.0 * pow(e, 2) / 32.0
 800218e:	f04f 0200 	mov.w	r2, #0
 8002192:	4b24      	ldr	r3, [pc, #144]	; (8002224 <gpsXY+0x384>)
 8002194:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002198:	f7fe fa4e 	bl	8000638 <__aeabi_dmul>
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	4610      	mov	r0, r2
 80021a2:	4619      	mov	r1, r3
 80021a4:	f04f 0200 	mov.w	r2, #0
 80021a8:	4b22      	ldr	r3, [pc, #136]	; (8002234 <gpsXY+0x394>)
 80021aa:	f7fe fb6f 	bl	800088c <__aeabi_ddiv>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4690      	mov	r8, r2
 80021b4:	4699      	mov	r9, r3
 80021b6:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8002208 <gpsXY+0x368>
 80021ba:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80021be:	f011 fa85 	bl	80136cc <pow>
 80021c2:	ec51 0b10 	vmov	r0, r1, d0
 80021c6:	e037      	b.n	8002238 <gpsXY+0x398>
 80021c8:	00000000 	.word	0x00000000
 80021cc:	410e7400 	.word	0x410e7400
 80021d0:	80000000 	.word	0x80000000
 80021d4:	4144ed79 	.word	0x4144ed79
 80021d8:	40000000 	.word	0x40000000
 80021dc:	415854a6 	.word	0x415854a6
 80021e0:	141c977b 	.word	0x141c977b
 80021e4:	41583fc4 	.word	0x41583fc4
 80021e8:	c57218a0 	.word	0xc57218a0
 80021ec:	4000e510 	.word	0x4000e510
 80021f0:	48e8a71e 	.word	0x48e8a71e
 80021f4:	3fefff2e 	.word	0x3fefff2e
 80021f8:	00000000 	.word	0x00000000
 80021fc:	410e8480 	.word	0x410e8480
 8002200:	a2529d39 	.word	0xa2529d39
 8002204:	3f91df46 	.word	0x3f91df46
 8002208:	00000000 	.word	0x00000000
 800220c:	40000000 	.word	0x40000000
 8002210:	00000000 	.word	0x00000000
 8002214:	40080000 	.word	0x40080000
 8002218:	437a0000 	.word	0x437a0000
 800221c:	3ff00000 	.word	0x3ff00000
 8002220:	40100000 	.word	0x40100000
 8002224:	40080000 	.word	0x40080000
 8002228:	40500000 	.word	0x40500000
 800222c:	40140000 	.word	0x40140000
 8002230:	40700000 	.word	0x40700000
 8002234:	40200000 	.word	0x40200000
 8002238:	f04f 0200 	mov.w	r2, #0
 800223c:	4be4      	ldr	r3, [pc, #912]	; (80025d0 <gpsXY+0x730>)
 800223e:	f7fe f9fb 	bl	8000638 <__aeabi_dmul>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4610      	mov	r0, r2
 8002248:	4619      	mov	r1, r3
 800224a:	f04f 0200 	mov.w	r2, #0
 800224e:	4be1      	ldr	r3, [pc, #900]	; (80025d4 <gpsXY+0x734>)
 8002250:	f7fe fb1c 	bl	800088c <__aeabi_ddiv>
 8002254:	4602      	mov	r2, r0
 8002256:	460b      	mov	r3, r1
 8002258:	4640      	mov	r0, r8
 800225a:	4649      	mov	r1, r9
 800225c:	f7fe f836 	bl	80002cc <__adddf3>
 8002260:	4602      	mov	r2, r0
 8002262:	460b      	mov	r3, r1
 8002264:	4690      	mov	r8, r2
 8002266:	4699      	mov	r9, r3
							+ 45.0 * pow(e, 3) / 1024.0)
 8002268:	ed9f 1bd3 	vldr	d1, [pc, #844]	; 80025b8 <gpsXY+0x718>
 800226c:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8002270:	f011 fa2c 	bl	80136cc <pow>
 8002274:	ec51 0b10 	vmov	r0, r1, d0
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	4bd6      	ldr	r3, [pc, #856]	; (80025d8 <gpsXY+0x738>)
 800227e:	f7fe f9db 	bl	8000638 <__aeabi_dmul>
 8002282:	4602      	mov	r2, r0
 8002284:	460b      	mov	r3, r1
 8002286:	4610      	mov	r0, r2
 8002288:	4619      	mov	r1, r3
 800228a:	f04f 0200 	mov.w	r2, #0
 800228e:	4bd3      	ldr	r3, [pc, #844]	; (80025dc <gpsXY+0x73c>)
 8002290:	f7fe fafc 	bl	800088c <__aeabi_ddiv>
 8002294:	4602      	mov	r2, r0
 8002296:	460b      	mov	r3, r1
 8002298:	4640      	mov	r0, r8
 800229a:	4649      	mov	r1, r9
 800229c:	f7fe f816 	bl	80002cc <__adddf3>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4690      	mov	r8, r2
 80022a6:	4699      	mov	r9, r3
							* sin(2.0 * lat)
 80022a8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	f7fe f80c 	bl	80002cc <__adddf3>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	ec43 2b17 	vmov	d7, r2, r3
 80022bc:	eeb0 0a47 	vmov.f32	s0, s14
 80022c0:	eef0 0a67 	vmov.f32	s1, s15
 80022c4:	f011 f810 	bl	80132e8 <sin>
 80022c8:	ec53 2b10 	vmov	r2, r3, d0
 80022cc:	4640      	mov	r0, r8
 80022ce:	4649      	mov	r1, r9
 80022d0:	f7fe f9b2 	bl	8000638 <__aeabi_dmul>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
					- (3.0 * e / 8.0 + 3.0 * pow(e, 2) / 32.0
 80022d8:	4620      	mov	r0, r4
 80022da:	4629      	mov	r1, r5
 80022dc:	f7fd fff4 	bl	80002c8 <__aeabi_dsub>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4614      	mov	r4, r2
 80022e6:	461d      	mov	r5, r3
					+ (15.0 * pow(e, 2) / 256.0
 80022e8:	ed9f 1bb5 	vldr	d1, [pc, #724]	; 80025c0 <gpsXY+0x720>
 80022ec:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80022f0:	f011 f9ec 	bl	80136cc <pow>
 80022f4:	ec51 0b10 	vmov	r0, r1, d0
 80022f8:	f04f 0200 	mov.w	r2, #0
 80022fc:	4bb8      	ldr	r3, [pc, #736]	; (80025e0 <gpsXY+0x740>)
 80022fe:	f7fe f99b 	bl	8000638 <__aeabi_dmul>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4610      	mov	r0, r2
 8002308:	4619      	mov	r1, r3
 800230a:	f04f 0200 	mov.w	r2, #0
 800230e:	4bb5      	ldr	r3, [pc, #724]	; (80025e4 <gpsXY+0x744>)
 8002310:	f7fe fabc 	bl	800088c <__aeabi_ddiv>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	4690      	mov	r8, r2
 800231a:	4699      	mov	r9, r3
							+ 45.0 * pow(e, 3) / 1024.0)
 800231c:	ed9f 1ba6 	vldr	d1, [pc, #664]	; 80025b8 <gpsXY+0x718>
 8002320:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8002324:	f011 f9d2 	bl	80136cc <pow>
 8002328:	ec51 0b10 	vmov	r0, r1, d0
 800232c:	f04f 0200 	mov.w	r2, #0
 8002330:	4ba9      	ldr	r3, [pc, #676]	; (80025d8 <gpsXY+0x738>)
 8002332:	f7fe f981 	bl	8000638 <__aeabi_dmul>
 8002336:	4602      	mov	r2, r0
 8002338:	460b      	mov	r3, r1
 800233a:	4610      	mov	r0, r2
 800233c:	4619      	mov	r1, r3
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	4ba6      	ldr	r3, [pc, #664]	; (80025dc <gpsXY+0x73c>)
 8002344:	f7fe faa2 	bl	800088c <__aeabi_ddiv>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	4640      	mov	r0, r8
 800234e:	4649      	mov	r1, r9
 8002350:	f7fd ffbc 	bl	80002cc <__adddf3>
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
 8002358:	4690      	mov	r8, r2
 800235a:	4699      	mov	r9, r3
							* sin(4.0 * lat)
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	4ba1      	ldr	r3, [pc, #644]	; (80025e8 <gpsXY+0x748>)
 8002362:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002366:	f7fe f967 	bl	8000638 <__aeabi_dmul>
 800236a:	4602      	mov	r2, r0
 800236c:	460b      	mov	r3, r1
 800236e:	ec43 2b17 	vmov	d7, r2, r3
 8002372:	eeb0 0a47 	vmov.f32	s0, s14
 8002376:	eef0 0a67 	vmov.f32	s1, s15
 800237a:	f010 ffb5 	bl	80132e8 <sin>
 800237e:	ec53 2b10 	vmov	r2, r3, d0
 8002382:	4640      	mov	r0, r8
 8002384:	4649      	mov	r1, r9
 8002386:	f7fe f957 	bl	8000638 <__aeabi_dmul>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
					+ (15.0 * pow(e, 2) / 256.0
 800238e:	4620      	mov	r0, r4
 8002390:	4629      	mov	r1, r5
 8002392:	f7fd ff9b 	bl	80002cc <__adddf3>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	4614      	mov	r4, r2
 800239c:	461d      	mov	r5, r3
					- (35.0 * pow(e, 3) / 3072.0) * sin(6.0 * lat));
 800239e:	ed9f 1b86 	vldr	d1, [pc, #536]	; 80025b8 <gpsXY+0x718>
 80023a2:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80023a6:	f011 f991 	bl	80136cc <pow>
 80023aa:	ec51 0b10 	vmov	r0, r1, d0
 80023ae:	f04f 0200 	mov.w	r2, #0
 80023b2:	4b8e      	ldr	r3, [pc, #568]	; (80025ec <gpsXY+0x74c>)
 80023b4:	f7fe f940 	bl	8000638 <__aeabi_dmul>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	4b8a      	ldr	r3, [pc, #552]	; (80025f0 <gpsXY+0x750>)
 80023c6:	f7fe fa61 	bl	800088c <__aeabi_ddiv>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4690      	mov	r8, r2
 80023d0:	4699      	mov	r9, r3
 80023d2:	f04f 0200 	mov.w	r2, #0
 80023d6:	4b87      	ldr	r3, [pc, #540]	; (80025f4 <gpsXY+0x754>)
 80023d8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80023dc:	f7fe f92c 	bl	8000638 <__aeabi_dmul>
 80023e0:	4602      	mov	r2, r0
 80023e2:	460b      	mov	r3, r1
 80023e4:	ec43 2b17 	vmov	d7, r2, r3
 80023e8:	eeb0 0a47 	vmov.f32	s0, s14
 80023ec:	eef0 0a67 	vmov.f32	s1, s15
 80023f0:	f010 ff7a 	bl	80132e8 <sin>
 80023f4:	ec53 2b10 	vmov	r2, r3, d0
 80023f8:	4640      	mov	r0, r8
 80023fa:	4649      	mov	r1, r9
 80023fc:	f7fe f91c 	bl	8000638 <__aeabi_dmul>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4620      	mov	r0, r4
 8002406:	4629      	mov	r1, r5
 8002408:	f7fd ff5e 	bl	80002c8 <__aeabi_dsub>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
	double M = a
 8002410:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8002414:	f7fe f910 	bl	8000638 <__aeabi_dmul>
 8002418:	4602      	mov	r2, r0
 800241a:	460b      	mov	r3, r1
 800241c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    // x
    double x = dx + k0 * V * (A + (1 - T + C) * pow(A, 3) / 6 + (5 - 18 * T + pow(T, 2) + 72 * C - 58 * e2) * pow(A, 5) / 120);
 8002420:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002424:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002428:	f7fe f906 	bl	8000638 <__aeabi_dmul>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	4614      	mov	r4, r2
 8002432:	461d      	mov	r5, r3
 8002434:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002438:	f04f 0000 	mov.w	r0, #0
 800243c:	496e      	ldr	r1, [pc, #440]	; (80025f8 <gpsXY+0x758>)
 800243e:	f7fd ff43 	bl	80002c8 <__aeabi_dsub>
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4610      	mov	r0, r2
 8002448:	4619      	mov	r1, r3
 800244a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800244e:	f7fd ff3d 	bl	80002cc <__adddf3>
 8002452:	4602      	mov	r2, r0
 8002454:	460b      	mov	r3, r1
 8002456:	4690      	mov	r8, r2
 8002458:	4699      	mov	r9, r3
 800245a:	ed9f 1b57 	vldr	d1, [pc, #348]	; 80025b8 <gpsXY+0x718>
 800245e:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002462:	f011 f933 	bl	80136cc <pow>
 8002466:	ec53 2b10 	vmov	r2, r3, d0
 800246a:	4640      	mov	r0, r8
 800246c:	4649      	mov	r1, r9
 800246e:	f7fe f8e3 	bl	8000638 <__aeabi_dmul>
 8002472:	4602      	mov	r2, r0
 8002474:	460b      	mov	r3, r1
 8002476:	4610      	mov	r0, r2
 8002478:	4619      	mov	r1, r3
 800247a:	f04f 0200 	mov.w	r2, #0
 800247e:	4b5d      	ldr	r3, [pc, #372]	; (80025f4 <gpsXY+0x754>)
 8002480:	f7fe fa04 	bl	800088c <__aeabi_ddiv>
 8002484:	4602      	mov	r2, r0
 8002486:	460b      	mov	r3, r1
 8002488:	4610      	mov	r0, r2
 800248a:	4619      	mov	r1, r3
 800248c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002490:	f7fd ff1c 	bl	80002cc <__adddf3>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4690      	mov	r8, r2
 800249a:	4699      	mov	r9, r3
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	4b56      	ldr	r3, [pc, #344]	; (80025fc <gpsXY+0x75c>)
 80024a2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80024a6:	f7fe f8c7 	bl	8000638 <__aeabi_dmul>
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	f04f 0000 	mov.w	r0, #0
 80024b2:	4953      	ldr	r1, [pc, #332]	; (8002600 <gpsXY+0x760>)
 80024b4:	f7fd ff08 	bl	80002c8 <__aeabi_dsub>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	4692      	mov	sl, r2
 80024be:	469b      	mov	fp, r3
 80024c0:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 80025c0 <gpsXY+0x720>
 80024c4:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 80024c8:	f011 f900 	bl	80136cc <pow>
 80024cc:	ec53 2b10 	vmov	r2, r3, d0
 80024d0:	4650      	mov	r0, sl
 80024d2:	4659      	mov	r1, fp
 80024d4:	f7fd fefa 	bl	80002cc <__adddf3>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4692      	mov	sl, r2
 80024de:	469b      	mov	fp, r3
 80024e0:	f04f 0200 	mov.w	r2, #0
 80024e4:	4b47      	ldr	r3, [pc, #284]	; (8002604 <gpsXY+0x764>)
 80024e6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80024ea:	f7fe f8a5 	bl	8000638 <__aeabi_dmul>
 80024ee:	4602      	mov	r2, r0
 80024f0:	460b      	mov	r3, r1
 80024f2:	4650      	mov	r0, sl
 80024f4:	4659      	mov	r1, fp
 80024f6:	f7fd fee9 	bl	80002cc <__adddf3>
 80024fa:	4602      	mov	r2, r0
 80024fc:	460b      	mov	r3, r1
 80024fe:	4692      	mov	sl, r2
 8002500:	469b      	mov	fp, r3
 8002502:	f04f 0200 	mov.w	r2, #0
 8002506:	4b40      	ldr	r3, [pc, #256]	; (8002608 <gpsXY+0x768>)
 8002508:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800250c:	f7fe f894 	bl	8000638 <__aeabi_dmul>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4650      	mov	r0, sl
 8002516:	4659      	mov	r1, fp
 8002518:	f7fd fed6 	bl	80002c8 <__aeabi_dsub>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	4692      	mov	sl, r2
 8002522:	469b      	mov	fp, r3
 8002524:	ed9f 1b28 	vldr	d1, [pc, #160]	; 80025c8 <gpsXY+0x728>
 8002528:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800252c:	f011 f8ce 	bl	80136cc <pow>
 8002530:	ec53 2b10 	vmov	r2, r3, d0
 8002534:	4650      	mov	r0, sl
 8002536:	4659      	mov	r1, fp
 8002538:	f7fe f87e 	bl	8000638 <__aeabi_dmul>
 800253c:	4602      	mov	r2, r0
 800253e:	460b      	mov	r3, r1
 8002540:	4610      	mov	r0, r2
 8002542:	4619      	mov	r1, r3
 8002544:	f04f 0200 	mov.w	r2, #0
 8002548:	4b30      	ldr	r3, [pc, #192]	; (800260c <gpsXY+0x76c>)
 800254a:	f7fe f99f 	bl	800088c <__aeabi_ddiv>
 800254e:	4602      	mov	r2, r0
 8002550:	460b      	mov	r3, r1
 8002552:	4640      	mov	r0, r8
 8002554:	4649      	mov	r1, r9
 8002556:	f7fd feb9 	bl	80002cc <__adddf3>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	4620      	mov	r0, r4
 8002560:	4629      	mov	r1, r5
 8002562:	f7fe f869 	bl	8000638 <__aeabi_dmul>
 8002566:	4602      	mov	r2, r0
 8002568:	460b      	mov	r3, r1
 800256a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800256e:	f7fd fead 	bl	80002cc <__adddf3>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
   // y
    double y = dy + k0 * (M + V * tan(lat) * (pow(A, 2) / 2 + (5 - T + 9 * C + 4 * pow(C, 2)) * pow(A, 4) / 24 + ( 61 - 58 * T + pow(T, 2) + 600 * C - 330 * e2) * pow(A, 6) / 720));
 800257a:	ed97 0b04 	vldr	d0, [r7, #16]
 800257e:	f010 ff0b 	bl	8013398 <tan>
 8002582:	ec51 0b10 	vmov	r0, r1, d0
 8002586:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800258a:	f7fe f855 	bl	8000638 <__aeabi_dmul>
 800258e:	4602      	mov	r2, r0
 8002590:	460b      	mov	r3, r1
 8002592:	4614      	mov	r4, r2
 8002594:	461d      	mov	r5, r3
 8002596:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 80025c0 <gpsXY+0x720>
 800259a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800259e:	f011 f895 	bl	80136cc <pow>
 80025a2:	ec51 0b10 	vmov	r0, r1, d0
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025ae:	f7fe f96d 	bl	800088c <__aeabi_ddiv>
 80025b2:	e02d      	b.n	8002610 <gpsXY+0x770>
 80025b4:	f3af 8000 	nop.w
 80025b8:	00000000 	.word	0x00000000
 80025bc:	40080000 	.word	0x40080000
 80025c0:	00000000 	.word	0x00000000
 80025c4:	40000000 	.word	0x40000000
 80025c8:	00000000 	.word	0x00000000
 80025cc:	40140000 	.word	0x40140000
 80025d0:	40080000 	.word	0x40080000
 80025d4:	40400000 	.word	0x40400000
 80025d8:	40468000 	.word	0x40468000
 80025dc:	40900000 	.word	0x40900000
 80025e0:	402e0000 	.word	0x402e0000
 80025e4:	40700000 	.word	0x40700000
 80025e8:	40100000 	.word	0x40100000
 80025ec:	40418000 	.word	0x40418000
 80025f0:	40a80000 	.word	0x40a80000
 80025f4:	40180000 	.word	0x40180000
 80025f8:	3ff00000 	.word	0x3ff00000
 80025fc:	40320000 	.word	0x40320000
 8002600:	40140000 	.word	0x40140000
 8002604:	40520000 	.word	0x40520000
 8002608:	404d0000 	.word	0x404d0000
 800260c:	405e0000 	.word	0x405e0000
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4690      	mov	r8, r2
 8002616:	4699      	mov	r9, r3
 8002618:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800261c:	f04f 0000 	mov.w	r0, #0
 8002620:	499b      	ldr	r1, [pc, #620]	; (8002890 <gpsXY+0x9f0>)
 8002622:	f7fd fe51 	bl	80002c8 <__aeabi_dsub>
 8002626:	4602      	mov	r2, r0
 8002628:	460b      	mov	r3, r1
 800262a:	4692      	mov	sl, r2
 800262c:	469b      	mov	fp, r3
 800262e:	f04f 0200 	mov.w	r2, #0
 8002632:	4b98      	ldr	r3, [pc, #608]	; (8002894 <gpsXY+0x9f4>)
 8002634:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002638:	f7fd fffe 	bl	8000638 <__aeabi_dmul>
 800263c:	4602      	mov	r2, r0
 800263e:	460b      	mov	r3, r1
 8002640:	4650      	mov	r0, sl
 8002642:	4659      	mov	r1, fp
 8002644:	f7fd fe42 	bl	80002cc <__adddf3>
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	4692      	mov	sl, r2
 800264e:	469b      	mov	fp, r3
 8002650:	ed9f 1b87 	vldr	d1, [pc, #540]	; 8002870 <gpsXY+0x9d0>
 8002654:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8002658:	f011 f838 	bl	80136cc <pow>
 800265c:	ec51 0b10 	vmov	r0, r1, d0
 8002660:	f04f 0200 	mov.w	r2, #0
 8002664:	4b8c      	ldr	r3, [pc, #560]	; (8002898 <gpsXY+0x9f8>)
 8002666:	f7fd ffe7 	bl	8000638 <__aeabi_dmul>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	4650      	mov	r0, sl
 8002670:	4659      	mov	r1, fp
 8002672:	f7fd fe2b 	bl	80002cc <__adddf3>
 8002676:	4602      	mov	r2, r0
 8002678:	460b      	mov	r3, r1
 800267a:	4692      	mov	sl, r2
 800267c:	469b      	mov	fp, r3
 800267e:	ed9f 1b7e 	vldr	d1, [pc, #504]	; 8002878 <gpsXY+0x9d8>
 8002682:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002686:	f011 f821 	bl	80136cc <pow>
 800268a:	ec53 2b10 	vmov	r2, r3, d0
 800268e:	4650      	mov	r0, sl
 8002690:	4659      	mov	r1, fp
 8002692:	f7fd ffd1 	bl	8000638 <__aeabi_dmul>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4610      	mov	r0, r2
 800269c:	4619      	mov	r1, r3
 800269e:	f04f 0200 	mov.w	r2, #0
 80026a2:	4b7e      	ldr	r3, [pc, #504]	; (800289c <gpsXY+0x9fc>)
 80026a4:	f7fe f8f2 	bl	800088c <__aeabi_ddiv>
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
 80026ac:	4640      	mov	r0, r8
 80026ae:	4649      	mov	r1, r9
 80026b0:	f7fd fe0c 	bl	80002cc <__adddf3>
 80026b4:	4602      	mov	r2, r0
 80026b6:	460b      	mov	r3, r1
 80026b8:	4690      	mov	r8, r2
 80026ba:	4699      	mov	r9, r3
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	4b77      	ldr	r3, [pc, #476]	; (80028a0 <gpsXY+0xa00>)
 80026c2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80026c6:	f7fd ffb7 	bl	8000638 <__aeabi_dmul>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	f04f 0000 	mov.w	r0, #0
 80026d2:	4974      	ldr	r1, [pc, #464]	; (80028a4 <gpsXY+0xa04>)
 80026d4:	f7fd fdf8 	bl	80002c8 <__aeabi_dsub>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	4692      	mov	sl, r2
 80026de:	469b      	mov	fp, r3
 80026e0:	ed9f 1b63 	vldr	d1, [pc, #396]	; 8002870 <gpsXY+0x9d0>
 80026e4:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 80026e8:	f010 fff0 	bl	80136cc <pow>
 80026ec:	ec53 2b10 	vmov	r2, r3, d0
 80026f0:	4650      	mov	r0, sl
 80026f2:	4659      	mov	r1, fp
 80026f4:	f7fd fdea 	bl	80002cc <__adddf3>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4692      	mov	sl, r2
 80026fe:	469b      	mov	fp, r3
 8002700:	f04f 0200 	mov.w	r2, #0
 8002704:	4b68      	ldr	r3, [pc, #416]	; (80028a8 <gpsXY+0xa08>)
 8002706:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800270a:	f7fd ff95 	bl	8000638 <__aeabi_dmul>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4650      	mov	r0, sl
 8002714:	4659      	mov	r1, fp
 8002716:	f7fd fdd9 	bl	80002cc <__adddf3>
 800271a:	4602      	mov	r2, r0
 800271c:	460b      	mov	r3, r1
 800271e:	4692      	mov	sl, r2
 8002720:	469b      	mov	fp, r3
 8002722:	a357      	add	r3, pc, #348	; (adr r3, 8002880 <gpsXY+0x9e0>)
 8002724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002728:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800272c:	f7fd ff84 	bl	8000638 <__aeabi_dmul>
 8002730:	4602      	mov	r2, r0
 8002732:	460b      	mov	r3, r1
 8002734:	4650      	mov	r0, sl
 8002736:	4659      	mov	r1, fp
 8002738:	f7fd fdc6 	bl	80002c8 <__aeabi_dsub>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4692      	mov	sl, r2
 8002742:	469b      	mov	fp, r3
 8002744:	ed9f 1b50 	vldr	d1, [pc, #320]	; 8002888 <gpsXY+0x9e8>
 8002748:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 800274c:	f010 ffbe 	bl	80136cc <pow>
 8002750:	ec53 2b10 	vmov	r2, r3, d0
 8002754:	4650      	mov	r0, sl
 8002756:	4659      	mov	r1, fp
 8002758:	f7fd ff6e 	bl	8000638 <__aeabi_dmul>
 800275c:	4602      	mov	r2, r0
 800275e:	460b      	mov	r3, r1
 8002760:	4610      	mov	r0, r2
 8002762:	4619      	mov	r1, r3
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	4b50      	ldr	r3, [pc, #320]	; (80028ac <gpsXY+0xa0c>)
 800276a:	f7fe f88f 	bl	800088c <__aeabi_ddiv>
 800276e:	4602      	mov	r2, r0
 8002770:	460b      	mov	r3, r1
 8002772:	4640      	mov	r0, r8
 8002774:	4649      	mov	r1, r9
 8002776:	f7fd fda9 	bl	80002cc <__adddf3>
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	4620      	mov	r0, r4
 8002780:	4629      	mov	r1, r5
 8002782:	f7fd ff59 	bl	8000638 <__aeabi_dmul>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002792:	f7fd fd9b 	bl	80002cc <__adddf3>
 8002796:	4602      	mov	r2, r0
 8002798:	460b      	mov	r3, r1
 800279a:	4610      	mov	r0, r2
 800279c:	4619      	mov	r1, r3
 800279e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80027a2:	f7fd ff49 	bl	8000638 <__aeabi_dmul>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80027ae:	f7fd fd8d 	bl	80002cc <__adddf3>
 80027b2:	4602      	mov	r2, r0
 80027b4:	460b      	mov	r3, r1
 80027b6:	e9c7 2308 	strd	r2, r3, [r7, #32]

    float tmp_xy[2];
    tmp_xy[0] = (float)(x-gps_driftx);
 80027ba:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80027be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80027c2:	f7fd fd81 	bl	80002c8 <__aeabi_dsub>
 80027c6:	4602      	mov	r2, r0
 80027c8:	460b      	mov	r3, r1
 80027ca:	4610      	mov	r0, r2
 80027cc:	4619      	mov	r1, r3
 80027ce:	f7fe fa2b 	bl	8000c28 <__aeabi_d2f>
 80027d2:	4603      	mov	r3, r0
 80027d4:	61bb      	str	r3, [r7, #24]
    tmp_xy[1] = (float)(y-gps_drifty);
 80027d6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80027da:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80027de:	f7fd fd73 	bl	80002c8 <__aeabi_dsub>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4610      	mov	r0, r2
 80027e8:	4619      	mov	r1, r3
 80027ea:	f7fe fa1d 	bl	8000c28 <__aeabi_d2f>
 80027ee:	4603      	mov	r3, r0
 80027f0:	61fb      	str	r3, [r7, #28]
    if(fabs(tmp_xy[0]) < x_axis_range && fabs(tmp_xy[1]) < y_axis_range){
 80027f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80027f6:	eef0 7ae7 	vabs.f32	s15, s15
 80027fa:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80027fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002806:	dc00      	bgt.n	800280a <gpsXY+0x96a>
        xy[0] = (float)(x-gps_driftx);
        xy[1] = (float)(y-gps_drifty);
    }
}
 8002808:	e02a      	b.n	8002860 <gpsXY+0x9c0>
    if(fabs(tmp_xy[0]) < x_axis_range && fabs(tmp_xy[1]) < y_axis_range){
 800280a:	edd7 7a07 	vldr	s15, [r7, #28]
 800280e:	eef0 7ae7 	vabs.f32	s15, s15
 8002812:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002816:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800281a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281e:	dc00      	bgt.n	8002822 <gpsXY+0x982>
}
 8002820:	e01e      	b.n	8002860 <gpsXY+0x9c0>
        xy[0] = (float)(x-gps_driftx);
 8002822:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002826:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800282a:	f7fd fd4d 	bl	80002c8 <__aeabi_dsub>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4610      	mov	r0, r2
 8002834:	4619      	mov	r1, r3
 8002836:	f7fe f9f7 	bl	8000c28 <__aeabi_d2f>
 800283a:	4602      	mov	r2, r0
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	601a      	str	r2, [r3, #0]
        xy[1] = (float)(y-gps_drifty);
 8002840:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002844:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002848:	f7fd fd3e 	bl	80002c8 <__aeabi_dsub>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	4610      	mov	r0, r2
 8002852:	4619      	mov	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	1d1c      	adds	r4, r3, #4
 8002858:	f7fe f9e6 	bl	8000c28 <__aeabi_d2f>
 800285c:	4603      	mov	r3, r0
 800285e:	6023      	str	r3, [r4, #0]
}
 8002860:	bf00      	nop
 8002862:	37b0      	adds	r7, #176	; 0xb0
 8002864:	46bd      	mov	sp, r7
 8002866:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800286a:	bf00      	nop
 800286c:	f3af 8000 	nop.w
 8002870:	00000000 	.word	0x00000000
 8002874:	40000000 	.word	0x40000000
 8002878:	00000000 	.word	0x00000000
 800287c:	40100000 	.word	0x40100000
 8002880:	00000000 	.word	0x00000000
 8002884:	4074a000 	.word	0x4074a000
 8002888:	00000000 	.word	0x00000000
 800288c:	40180000 	.word	0x40180000
 8002890:	40140000 	.word	0x40140000
 8002894:	40220000 	.word	0x40220000
 8002898:	40100000 	.word	0x40100000
 800289c:	40380000 	.word	0x40380000
 80028a0:	404d0000 	.word	0x404d0000
 80028a4:	404e8000 	.word	0x404e8000
 80028a8:	4082c000 	.word	0x4082c000
 80028ac:	40868000 	.word	0x40868000

080028b0 <EKF_filter>:



void EKF_filter(float *mu,float theta_x,float *acc,float *gyro,float *point_xy,float vel_cur, float theta_y, float horizontal_accuracy){
 80028b0:	b5b0      	push	{r4, r5, r7, lr}
 80028b2:	ed2d 8b02 	vpush	{d8}
 80028b6:	f5ad 6d9e 	sub.w	sp, sp, #1264	; 0x4f0
 80028ba:	af04      	add	r7, sp, #16
 80028bc:	f507 649c 	add.w	r4, r7, #1248	; 0x4e0
 80028c0:	f2a4 44c4 	subw	r4, r4, #1220	; 0x4c4
 80028c4:	6020      	str	r0, [r4, #0]
 80028c6:	f507 609c 	add.w	r0, r7, #1248	; 0x4e0
 80028ca:	f5a0 6099 	sub.w	r0, r0, #1224	; 0x4c8
 80028ce:	ed80 0a00 	vstr	s0, [r0]
 80028d2:	f507 609c 	add.w	r0, r7, #1248	; 0x4e0
 80028d6:	f2a0 40cc 	subw	r0, r0, #1228	; 0x4cc
 80028da:	6001      	str	r1, [r0, #0]
 80028dc:	f507 619c 	add.w	r1, r7, #1248	; 0x4e0
 80028e0:	f5a1 619a 	sub.w	r1, r1, #1232	; 0x4d0
 80028e4:	600a      	str	r2, [r1, #0]
 80028e6:	f507 629c 	add.w	r2, r7, #1248	; 0x4e0
 80028ea:	f2a2 42d4 	subw	r2, r2, #1236	; 0x4d4
 80028ee:	6013      	str	r3, [r2, #0]
 80028f0:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80028f4:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 80028f8:	edc3 0a00 	vstr	s1, [r3]
 80028fc:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002900:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 8002904:	ed83 1a00 	vstr	s2, [r3]
 8002908:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 800290c:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8002910:	edc3 1a00 	vstr	s3, [r3]
//			1.2f, 0.0, 0.0,
//			0.0, 1.2f, 0.0,
//			0.0, 0.0, 0.03f
//	};

	float Q[9] = {			//sensor covariance 1.GPS X, 2.GPS Y, 3.Encoder
 8002914:	4bdc      	ldr	r3, [pc, #880]	; (8002c88 <EKF_filter+0x3d8>)
 8002916:	f507 648c 	add.w	r4, r7, #1120	; 0x460
 800291a:	461d      	mov	r5, r3
 800291c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800291e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002920:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002922:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002924:	682b      	ldr	r3, [r5, #0]
 8002926:	6023      	str	r3, [r4, #0]
			1.5f, 0.0, 0.0,
			0.0, 1.5f, 0.0,
			0.0, 0.0, 0.1f
	};
	float gps_dt = 0.2f;
 8002928:	4bd8      	ldr	r3, [pc, #864]	; (8002c8c <EKF_filter+0x3dc>)
 800292a:	f507 629a 	add.w	r2, r7, #1232	; 0x4d0
 800292e:	6013      	str	r3, [r2, #0]
	Q[0] = horizontal_accuracy * horizontal_accuracy *2.198*10.0f / gps_dt + 0.5f;	// except 30cm variance (0.5f)
 8002930:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002934:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 8002938:	edd3 7a00 	vldr	s15, [r3]
 800293c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002940:	ee17 0a90 	vmov	r0, s15
 8002944:	f7fd fe20 	bl	8000588 <__aeabi_f2d>
 8002948:	a3cd      	add	r3, pc, #820	; (adr r3, 8002c80 <EKF_filter+0x3d0>)
 800294a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294e:	f7fd fe73 	bl	8000638 <__aeabi_dmul>
 8002952:	4602      	mov	r2, r0
 8002954:	460b      	mov	r3, r1
 8002956:	4610      	mov	r0, r2
 8002958:	4619      	mov	r1, r3
 800295a:	f04f 0200 	mov.w	r2, #0
 800295e:	4bcc      	ldr	r3, [pc, #816]	; (8002c90 <EKF_filter+0x3e0>)
 8002960:	f7fd fe6a 	bl	8000638 <__aeabi_dmul>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4614      	mov	r4, r2
 800296a:	461d      	mov	r5, r3
 800296c:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8002970:	6818      	ldr	r0, [r3, #0]
 8002972:	f7fd fe09 	bl	8000588 <__aeabi_f2d>
 8002976:	4602      	mov	r2, r0
 8002978:	460b      	mov	r3, r1
 800297a:	4620      	mov	r0, r4
 800297c:	4629      	mov	r1, r5
 800297e:	f7fd ff85 	bl	800088c <__aeabi_ddiv>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4610      	mov	r0, r2
 8002988:	4619      	mov	r1, r3
 800298a:	f04f 0200 	mov.w	r2, #0
 800298e:	4bc1      	ldr	r3, [pc, #772]	; (8002c94 <EKF_filter+0x3e4>)
 8002990:	f7fd fc9c 	bl	80002cc <__adddf3>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4610      	mov	r0, r2
 800299a:	4619      	mov	r1, r3
 800299c:	f7fe f944 	bl	8000c28 <__aeabi_d2f>
 80029a0:	4603      	mov	r3, r0
 80029a2:	f507 628c 	add.w	r2, r7, #1120	; 0x460
 80029a6:	6013      	str	r3, [r2, #0]
	// CEP to standard deviation: CEP(0.5) = 1.1774*stdev(sigma)
	Q[4] = horizontal_accuracy * horizontal_accuracy *2.198*10.0f / gps_dt + 0.5f;	// CEP to standard deviation 50% to one sigma : 0.6745*sigma = 50%
 80029a8:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80029ac:	f5a3 639c 	sub.w	r3, r3, #1248	; 0x4e0
 80029b0:	edd3 7a00 	vldr	s15, [r3]
 80029b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80029b8:	ee17 0a90 	vmov	r0, s15
 80029bc:	f7fd fde4 	bl	8000588 <__aeabi_f2d>
 80029c0:	a3af      	add	r3, pc, #700	; (adr r3, 8002c80 <EKF_filter+0x3d0>)
 80029c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c6:	f7fd fe37 	bl	8000638 <__aeabi_dmul>
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	4610      	mov	r0, r2
 80029d0:	4619      	mov	r1, r3
 80029d2:	f04f 0200 	mov.w	r2, #0
 80029d6:	4bae      	ldr	r3, [pc, #696]	; (8002c90 <EKF_filter+0x3e0>)
 80029d8:	f7fd fe2e 	bl	8000638 <__aeabi_dmul>
 80029dc:	4602      	mov	r2, r0
 80029de:	460b      	mov	r3, r1
 80029e0:	4614      	mov	r4, r2
 80029e2:	461d      	mov	r5, r3
 80029e4:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 80029e8:	6818      	ldr	r0, [r3, #0]
 80029ea:	f7fd fdcd 	bl	8000588 <__aeabi_f2d>
 80029ee:	4602      	mov	r2, r0
 80029f0:	460b      	mov	r3, r1
 80029f2:	4620      	mov	r0, r4
 80029f4:	4629      	mov	r1, r5
 80029f6:	f7fd ff49 	bl	800088c <__aeabi_ddiv>
 80029fa:	4602      	mov	r2, r0
 80029fc:	460b      	mov	r3, r1
 80029fe:	4610      	mov	r0, r2
 8002a00:	4619      	mov	r1, r3
 8002a02:	f04f 0200 	mov.w	r2, #0
 8002a06:	4ba3      	ldr	r3, [pc, #652]	; (8002c94 <EKF_filter+0x3e4>)
 8002a08:	f7fd fc60 	bl	80002cc <__adddf3>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4610      	mov	r0, r2
 8002a12:	4619      	mov	r1, r3
 8002a14:	f7fe f908 	bl	8000c28 <__aeabi_d2f>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	f507 628e 	add.w	r2, r7, #1136	; 0x470
 8002a1e:	6013      	str	r3, [r2, #0]


//	////////////////////////////////////// Parameter EKF
	float theta = theta_x+THETA_COM*(PI/180.0f);
 8002a20:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002a24:	f5a3 6399 	sub.w	r3, r3, #1224	; 0x4c8
 8002a28:	edd3 7a00 	vldr	s15, [r3]
 8002a2c:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 8002c98 <EKF_filter+0x3e8>
 8002a30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002a34:	f207 43cc 	addw	r3, r7, #1228	; 0x4cc
 8002a38:	edc3 7a00 	vstr	s15, [r3]
	float acc_x = acc[0];
 8002a3c:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002a40:	f2a3 43cc 	subw	r3, r3, #1228	; 0x4cc
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f507 6299 	add.w	r2, r7, #1224	; 0x4c8
 8002a4c:	6013      	str	r3, [r2, #0]

	acc_x = acc_x + GRAVITY*sinf(theta_y);
 8002a4e:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002a52:	f2a3 43dc 	subw	r3, r3, #1244	; 0x4dc
 8002a56:	ed93 0a00 	vldr	s0, [r3]
 8002a5a:	f010 fdf1 	bl	8013640 <sinf>
 8002a5e:	eef0 7a40 	vmov.f32	s15, s0
 8002a62:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8002c9c <EKF_filter+0x3ec>
 8002a66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a6a:	f507 6399 	add.w	r3, r7, #1224	; 0x4c8
 8002a6e:	ed93 7a00 	vldr	s14, [r3]
 8002a72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a76:	f507 6399 	add.w	r3, r7, #1224	; 0x4c8
 8002a7a:	edc3 7a00 	vstr	s15, [r3]
	float gyro_z = gyro[2];
 8002a7e:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002a82:	f5a3 639a 	sub.w	r3, r3, #1232	; 0x4d0
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f207 42c4 	addw	r2, r7, #1220	; 0x4c4
 8002a8e:	6013      	str	r3, [r2, #0]
	float vel = vel_cur;
 8002a90:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002a94:	f5a3 639b 	sub.w	r3, r3, #1240	; 0x4d8
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 8002a9e:	6013      	str	r3, [r2, #0]
	float p_X = point_xy[0];
 8002aa0:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002aa4:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f207 42bc 	addw	r2, r7, #1212	; 0x4bc
 8002ab0:	6013      	str	r3, [r2, #0]
	float p_Y = point_xy[1];
 8002ab2:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002ab6:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8002ac2:	6013      	str	r3, [r2, #0]

	float position_omega = gyro_z/cosf(theta);
 8002ac4:	f207 43cc 	addw	r3, r7, #1228	; 0x4cc
 8002ac8:	ed93 0a00 	vldr	s0, [r3]
 8002acc:	f010 fd6c 	bl	80135a8 <cosf>
 8002ad0:	eef0 6a40 	vmov.f32	s13, s0
 8002ad4:	f207 43c4 	addw	r3, r7, #1220	; 0x4c4
 8002ad8:	ed93 7a00 	vldr	s14, [r3]
 8002adc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ae0:	f207 43b4 	addw	r3, r7, #1204	; 0x4b4
 8002ae4:	edc3 7a00 	vstr	s15, [r3]

	float X   = mu[0];
 8002ae8:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002aec:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f507 6296 	add.w	r2, r7, #1200	; 0x4b0
 8002af8:	6013      	str	r3, [r2, #0]
	float Y   = mu[1];
 8002afa:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002afe:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f207 42ac 	addw	r2, r7, #1196	; 0x4ac
 8002b0a:	6013      	str	r3, [r2, #0]
	float phi = mu[2];
 8002b0c:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002b10:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f507 6295 	add.w	r2, r7, #1192	; 0x4a8
 8002b1c:	6013      	str	r3, [r2, #0]
	float v0  = mu[3];
 8002b1e:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002b22:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f207 42a4 	addw	r2, r7, #1188	; 0x4a4
 8002b2e:	6013      	str	r3, [r2, #0]

	float G13 = -v0*EKF_TIME*sinf(phi);
 8002b30:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 8002b34:	edd3 7a00 	vldr	s15, [r3]
 8002b38:	eef1 7a67 	vneg.f32	s15, s15
 8002b3c:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8002ca4 <EKF_filter+0x3f4>
 8002b40:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002b44:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002b48:	ed93 0a00 	vldr	s0, [r3]
 8002b4c:	f010 fd78 	bl	8013640 <sinf>
 8002b50:	eef0 7a40 	vmov.f32	s15, s0
 8002b54:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002b58:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8002b5c:	edc3 7a00 	vstr	s15, [r3]
	float G14 = EKF_TIME*cosf(phi);
 8002b60:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002b64:	ed93 0a00 	vldr	s0, [r3]
 8002b68:	f010 fd1e 	bl	80135a8 <cosf>
 8002b6c:	eef0 7a40 	vmov.f32	s15, s0
 8002b70:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8002ca4 <EKF_filter+0x3f4>
 8002b74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b78:	f207 439c 	addw	r3, r7, #1180	; 0x49c
 8002b7c:	edc3 7a00 	vstr	s15, [r3]
	float G23 = v0*EKF_TIME*cosf(phi);
 8002b80:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8002ca4 <EKF_filter+0x3f4>
 8002b8c:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002b90:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002b94:	ed93 0a00 	vldr	s0, [r3]
 8002b98:	f010 fd06 	bl	80135a8 <cosf>
 8002b9c:	eef0 7a40 	vmov.f32	s15, s0
 8002ba0:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002ba4:	f507 6393 	add.w	r3, r7, #1176	; 0x498
 8002ba8:	edc3 7a00 	vstr	s15, [r3]
	float G24 = EKF_TIME*sinf(phi);
 8002bac:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002bb0:	ed93 0a00 	vldr	s0, [r3]
 8002bb4:	f010 fd44 	bl	8013640 <sinf>
 8002bb8:	eef0 7a40 	vmov.f32	s15, s0
 8002bbc:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002ca4 <EKF_filter+0x3f4>
 8002bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc4:	f207 4394 	addw	r3, r7, #1172	; 0x494
 8002bc8:	edc3 7a00 	vstr	s15, [r3]

	float Gt[16] = {1,0,G13,G14,
 8002bcc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002bd0:	f507 6284 	add.w	r2, r7, #1056	; 0x420
 8002bd4:	6013      	str	r3, [r2, #0]
 8002bd6:	f04f 0300 	mov.w	r3, #0
 8002bda:	f207 4224 	addw	r2, r7, #1060	; 0x424
 8002bde:	6013      	str	r3, [r2, #0]
 8002be0:	f507 6394 	add.w	r3, r7, #1184	; 0x4a0
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f507 6285 	add.w	r2, r7, #1064	; 0x428
 8002bea:	6013      	str	r3, [r2, #0]
 8002bec:	f207 439c 	addw	r3, r7, #1180	; 0x49c
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f207 422c 	addw	r2, r7, #1068	; 0x42c
 8002bf6:	6013      	str	r3, [r2, #0]
 8002bf8:	f04f 0300 	mov.w	r3, #0
 8002bfc:	f507 6286 	add.w	r2, r7, #1072	; 0x430
 8002c00:	6013      	str	r3, [r2, #0]
 8002c02:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002c06:	f207 4234 	addw	r2, r7, #1076	; 0x434
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	f507 6393 	add.w	r3, r7, #1176	; 0x498
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f507 6287 	add.w	r2, r7, #1080	; 0x438
 8002c16:	6013      	str	r3, [r2, #0]
 8002c18:	f207 4394 	addw	r3, r7, #1172	; 0x494
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f207 423c 	addw	r2, r7, #1084	; 0x43c
 8002c22:	6013      	str	r3, [r2, #0]
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	f507 6288 	add.w	r2, r7, #1088	; 0x440
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	f04f 0300 	mov.w	r3, #0
 8002c32:	f207 4244 	addw	r2, r7, #1092	; 0x444
 8002c36:	6013      	str	r3, [r2, #0]
 8002c38:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002c3c:	f507 6289 	add.w	r2, r7, #1096	; 0x448
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	f04f 0300 	mov.w	r3, #0
 8002c46:	f207 424c 	addw	r2, r7, #1100	; 0x44c
 8002c4a:	6013      	str	r3, [r2, #0]
 8002c4c:	f04f 0300 	mov.w	r3, #0
 8002c50:	f507 628a 	add.w	r2, r7, #1104	; 0x450
 8002c54:	6013      	str	r3, [r2, #0]
 8002c56:	f04f 0300 	mov.w	r3, #0
 8002c5a:	f207 4254 	addw	r2, r7, #1108	; 0x454
 8002c5e:	6013      	str	r3, [r2, #0]
 8002c60:	f04f 0300 	mov.w	r3, #0
 8002c64:	f507 628b 	add.w	r2, r7, #1112	; 0x458
 8002c68:	6013      	str	r3, [r2, #0]
 8002c6a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002c6e:	f207 425c 	addw	r2, r7, #1116	; 0x45c
 8002c72:	6013      	str	r3, [r2, #0]
					0,1,G23,G24,
					0,0,  1,  0,
					0,0,  0,  1};

	float V11 = EKF_TIME*EKF_TIME*cosf(phi);
 8002c74:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002c78:	e016      	b.n	8002ca8 <EKF_filter+0x3f8>
 8002c7a:	bf00      	nop
 8002c7c:	f3af 8000 	nop.w
 8002c80:	0624dd2f 	.word	0x0624dd2f
 8002c84:	40019581 	.word	0x40019581
 8002c88:	08017e88 	.word	0x08017e88
 8002c8c:	3e4ccccd 	.word	0x3e4ccccd
 8002c90:	40240000 	.word	0x40240000
 8002c94:	3fe00000 	.word	0x3fe00000
 8002c98:	3c64c385 	.word	0x3c64c385
 8002c9c:	411ce80a 	.word	0x411ce80a
 8002ca0:	38d1b717 	.word	0x38d1b717
 8002ca4:	3c23d70a 	.word	0x3c23d70a
 8002ca8:	ed93 0a00 	vldr	s0, [r3]
 8002cac:	f010 fc7c 	bl	80135a8 <cosf>
 8002cb0:	eef0 7a40 	vmov.f32	s15, s0
 8002cb4:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8002ca0 <EKF_filter+0x3f0>
 8002cb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cbc:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002cc0:	edc3 7a00 	vstr	s15, [r3]
	float V12 = -v0*EKF_TIME*EKF_TIME*sinf(phi);
 8002cc4:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 8002cc8:	edd3 7a00 	vldr	s15, [r3]
 8002ccc:	eef1 7a67 	vneg.f32	s15, s15
 8002cd0:	ed1f 7a0c 	vldr	s14, [pc, #-48]	; 8002ca4 <EKF_filter+0x3f4>
 8002cd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cd8:	ed1f 7a0e 	vldr	s14, [pc, #-56]	; 8002ca4 <EKF_filter+0x3f4>
 8002cdc:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002ce0:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002ce4:	ed93 0a00 	vldr	s0, [r3]
 8002ce8:	f010 fcaa 	bl	8013640 <sinf>
 8002cec:	eef0 7a40 	vmov.f32	s15, s0
 8002cf0:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002cf4:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002cf8:	edc3 7a00 	vstr	s15, [r3]
	float V21 = EKF_TIME*EKF_TIME*sinf(phi);
 8002cfc:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002d00:	ed93 0a00 	vldr	s0, [r3]
 8002d04:	f010 fc9c 	bl	8013640 <sinf>
 8002d08:	eef0 7a40 	vmov.f32	s15, s0
 8002d0c:	ed1f 7a1c 	vldr	s14, [pc, #-112]	; 8002ca0 <EKF_filter+0x3f0>
 8002d10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d14:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002d18:	edc3 7a00 	vstr	s15, [r3]
	float V22 = v0*EKF_TIME*EKF_TIME*cosf(phi);
 8002d1c:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 8002d20:	edd3 7a00 	vldr	s15, [r3]
 8002d24:	ed1f 7a21 	vldr	s14, [pc, #-132]	; 8002ca4 <EKF_filter+0x3f4>
 8002d28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d2c:	ed1f 7a23 	vldr	s14, [pc, #-140]	; 8002ca4 <EKF_filter+0x3f4>
 8002d30:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002d34:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002d38:	ed93 0a00 	vldr	s0, [r3]
 8002d3c:	f010 fc34 	bl	80135a8 <cosf>
 8002d40:	eef0 7a40 	vmov.f32	s15, s0
 8002d44:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002d48:	f207 4384 	addw	r3, r7, #1156	; 0x484
 8002d4c:	edc3 7a00 	vstr	s15, [r3]

	float Vt[8] = {V11,      V12,
 8002d50:	f507 6392 	add.w	r3, r7, #1168	; 0x490
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f507 6280 	add.w	r2, r7, #1024	; 0x400
 8002d5a:	6013      	str	r3, [r2, #0]
 8002d5c:	f207 438c 	addw	r3, r7, #1164	; 0x48c
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f207 4204 	addw	r2, r7, #1028	; 0x404
 8002d66:	6013      	str	r3, [r2, #0]
 8002d68:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f507 6281 	add.w	r2, r7, #1032	; 0x408
 8002d72:	6013      	str	r3, [r2, #0]
 8002d74:	f207 4384 	addw	r3, r7, #1156	; 0x484
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f207 420c 	addw	r2, r7, #1036	; 0x40c
 8002d7e:	6013      	str	r3, [r2, #0]
 8002d80:	f04f 0300 	mov.w	r3, #0
 8002d84:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	4bde      	ldr	r3, [pc, #888]	; (8003104 <EKF_filter+0x854>)
 8002d8c:	f207 4214 	addw	r2, r7, #1044	; 0x414
 8002d90:	6013      	str	r3, [r2, #0]
 8002d92:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002d96:	f507 6283 	add.w	r2, r7, #1048	; 0x418
 8002d9a:	6013      	str	r3, [r2, #0]
 8002d9c:	f04f 0300 	mov.w	r3, #0
 8002da0:	f207 421c 	addw	r2, r7, #1052	; 0x41c
 8002da4:	6013      	str	r3, [r2, #0]
//	float aa = 33.3;
//	printf("MM %.10f %.10f %.3f\r\n", M11, M22, aa);
//
//	float Mt[4] = {M11,    0,
//			       0,    M22};
	float Mt[4] = {0.0001,    0,
 8002da6:	4bd8      	ldr	r3, [pc, #864]	; (8003108 <EKF_filter+0x858>)
 8002da8:	f507 747c 	add.w	r4, r7, #1008	; 0x3f0
 8002dac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002dae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				   0,    0.0001};

	mu[0] = X   + v0*EKF_TIME*cosf(phi);
 8002db2:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 8002db6:	edd3 7a00 	vldr	s15, [r3]
 8002dba:	ed9f 7ad4 	vldr	s14, [pc, #848]	; 800310c <EKF_filter+0x85c>
 8002dbe:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002dc2:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002dc6:	ed93 0a00 	vldr	s0, [r3]
 8002dca:	f010 fbed 	bl	80135a8 <cosf>
 8002dce:	eef0 7a40 	vmov.f32	s15, s0
 8002dd2:	ee28 7a27 	vmul.f32	s14, s16, s15
 8002dd6:	f507 6396 	add.w	r3, r7, #1200	; 0x4b0
 8002dda:	edd3 7a00 	vldr	s15, [r3]
 8002dde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002de2:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002de6:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	edc3 7a00 	vstr	s15, [r3]
	mu[1] = Y   + v0*EKF_TIME*sinf(phi);
 8002df0:	f207 43a4 	addw	r3, r7, #1188	; 0x4a4
 8002df4:	edd3 7a00 	vldr	s15, [r3]
 8002df8:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 800310c <EKF_filter+0x85c>
 8002dfc:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002e00:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002e04:	ed93 0a00 	vldr	s0, [r3]
 8002e08:	f010 fc1a 	bl	8013640 <sinf>
 8002e0c:	eef0 7a40 	vmov.f32	s15, s0
 8002e10:	ee28 7a27 	vmul.f32	s14, s16, s15
 8002e14:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002e18:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	3304      	adds	r3, #4
 8002e20:	f207 42ac 	addw	r2, r7, #1196	; 0x4ac
 8002e24:	edd2 7a00 	vldr	s15, [r2]
 8002e28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e2c:	edc3 7a00 	vstr	s15, [r3]
	mu[2] = phi + position_omega*EKF_TIME;
 8002e30:	f207 43b4 	addw	r3, r7, #1204	; 0x4b4
 8002e34:	edd3 7a00 	vldr	s15, [r3]
 8002e38:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 800310c <EKF_filter+0x85c>
 8002e3c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e40:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002e44:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	3308      	adds	r3, #8
 8002e4c:	f507 6295 	add.w	r2, r7, #1192	; 0x4a8
 8002e50:	edd2 7a00 	vldr	s15, [r2]
 8002e54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e58:	edc3 7a00 	vstr	s15, [r3]
	mu[3] = v0  + acc_x*EKF_TIME;
 8002e5c:	f507 6399 	add.w	r3, r7, #1224	; 0x4c8
 8002e60:	edd3 7a00 	vldr	s15, [r3]
 8002e64:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 800310c <EKF_filter+0x85c>
 8002e68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e6c:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002e70:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	330c      	adds	r3, #12
 8002e78:	f207 42a4 	addw	r2, r7, #1188	; 0x4a4
 8002e7c:	edd2 7a00 	vldr	s15, [r2]
 8002e80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e84:	edc3 7a00 	vstr	s15, [r3]
	0.0f,0.0f,0.0f,0.0f,
	0.0f,0.0f,0.2f,0.0f,
	0.0f,0.0f,0.0f,0.0f
};

	mattimes(Gt, 4, 4, covariance, 4, 4, GtCov);
 8002e88:	f507 6084 	add.w	r0, r7, #1056	; 0x420
 8002e8c:	f507 736c 	add.w	r3, r7, #944	; 0x3b0
 8002e90:	9302      	str	r3, [sp, #8]
 8002e92:	2304      	movs	r3, #4
 8002e94:	9301      	str	r3, [sp, #4]
 8002e96:	2304      	movs	r3, #4
 8002e98:	9300      	str	r3, [sp, #0]
 8002e9a:	4b9d      	ldr	r3, [pc, #628]	; (8003110 <EKF_filter+0x860>)
 8002e9c:	2204      	movs	r2, #4
 8002e9e:	2104      	movs	r1, #4
 8002ea0:	f000 fef8 	bl	8003c94 <mattimes>
	transpose(Gt, 4, 4, GtT);
 8002ea4:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8002ea8:	f507 6084 	add.w	r0, r7, #1056	; 0x420
 8002eac:	2204      	movs	r2, #4
 8002eae:	2104      	movs	r1, #4
 8002eb0:	f000 ff62 	bl	8003d78 <transpose>
	mattimes(GtCov, 4, 4, GtT, 4, 4,GtCovGtT);
 8002eb4:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002eb8:	f507 706c 	add.w	r0, r7, #944	; 0x3b0
 8002ebc:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8002ec0:	9302      	str	r3, [sp, #8]
 8002ec2:	2304      	movs	r3, #4
 8002ec4:	9301      	str	r3, [sp, #4]
 8002ec6:	2304      	movs	r3, #4
 8002ec8:	9300      	str	r3, [sp, #0]
 8002eca:	4613      	mov	r3, r2
 8002ecc:	2204      	movs	r2, #4
 8002ece:	2104      	movs	r1, #4
 8002ed0:	f000 fee0 	bl	8003c94 <mattimes>

	mattimes(Vt, 4, 2, Mt, 2, 2, VtMt);				//up-down:4 left-right:2
 8002ed4:	f507 727c 	add.w	r2, r7, #1008	; 0x3f0
 8002ed8:	f507 6080 	add.w	r0, r7, #1024	; 0x400
 8002edc:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8002ee0:	9302      	str	r3, [sp, #8]
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	9301      	str	r3, [sp, #4]
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	4613      	mov	r3, r2
 8002eec:	2202      	movs	r2, #2
 8002eee:	2104      	movs	r1, #4
 8002ef0:	f000 fed0 	bl	8003c94 <mattimes>
	transpose(Vt, 4, 2, VtT);
 8002ef4:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8002ef8:	f507 6080 	add.w	r0, r7, #1024	; 0x400
 8002efc:	2202      	movs	r2, #2
 8002efe:	2104      	movs	r1, #4
 8002f00:	f000 ff3a 	bl	8003d78 <transpose>
	mattimes(VtMt, 4, 2, VtT, 2, 4, VtMtVtT);
 8002f04:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 8002f08:	f507 7044 	add.w	r0, r7, #784	; 0x310
 8002f0c:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 8002f10:	9302      	str	r3, [sp, #8]
 8002f12:	2304      	movs	r3, #4
 8002f14:	9301      	str	r3, [sp, #4]
 8002f16:	2302      	movs	r3, #2
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	2104      	movs	r1, #4
 8002f20:	f000 feb8 	bl	8003c94 <mattimes>

	matplus(GtCovGtT, 4, 4, VtMtVtT, covariance);
 8002f24:	f507 732c 	add.w	r3, r7, #688	; 0x2b0
 8002f28:	f507 704c 	add.w	r0, r7, #816	; 0x330
 8002f2c:	4a78      	ldr	r2, [pc, #480]	; (8003110 <EKF_filter+0x860>)
 8002f2e:	9200      	str	r2, [sp, #0]
 8002f30:	2204      	movs	r2, #4
 8002f32:	2104      	movs	r1, #4
 8002f34:	f000 ff56 	bl	8003de4 <matplus>

	if(update_gps == 1){ ///////////////////////////////////////////////////////////////////////////////////// if update
 8002f38:	4b76      	ldr	r3, [pc, #472]	; (8003114 <EKF_filter+0x864>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	f040 81a7 	bne.w	8003290 <EKF_filter+0x9e0>

		float z_hat[3];
		z_hat[0] = mu[0];
 8002f42:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002f46:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002f52:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 8002f56:	601a      	str	r2, [r3, #0]
		z_hat[1] = mu[1];
 8002f58:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002f5c:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002f68:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 8002f6c:	605a      	str	r2, [r3, #4]
		z_hat[2] = mu[3];
 8002f6e:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002f72:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68da      	ldr	r2, [r3, #12]
 8002f7a:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002f7e:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 8002f82:	609a      	str	r2, [r3, #8]

		float H[12] = {
 8002f84:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8002f88:	f2a3 4354 	subw	r3, r3, #1108	; 0x454
 8002f8c:	4a62      	ldr	r2, [pc, #392]	; (8003118 <EKF_filter+0x868>)
 8002f8e:	461c      	mov	r4, r3
 8002f90:	4615      	mov	r5, r2
 8002f92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f9a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002f9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		};

		float HCov[12];
		float HT[12];
		float HCovHT[9];
		mattimes(H, 3, 4, covariance, 4, 4, HCov);
 8002fa2:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 8002fa6:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002faa:	9302      	str	r3, [sp, #8]
 8002fac:	2304      	movs	r3, #4
 8002fae:	9301      	str	r3, [sp, #4]
 8002fb0:	2304      	movs	r3, #4
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	4b56      	ldr	r3, [pc, #344]	; (8003110 <EKF_filter+0x860>)
 8002fb6:	2204      	movs	r2, #4
 8002fb8:	2103      	movs	r1, #3
 8002fba:	f000 fe6b 	bl	8003c94 <mattimes>
		transpose(H, 3, 4, HT);
 8002fbe:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002fc2:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 8002fc6:	2204      	movs	r2, #4
 8002fc8:	2103      	movs	r1, #3
 8002fca:	f000 fed5 	bl	8003d78 <transpose>
		mattimes(HCov, 3, 4, HT, 4, 3, HCovHT);
 8002fce:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8002fd2:	f107 00bc 	add.w	r0, r7, #188	; 0xbc
 8002fd6:	f107 0320 	add.w	r3, r7, #32
 8002fda:	9302      	str	r3, [sp, #8]
 8002fdc:	2303      	movs	r3, #3
 8002fde:	9301      	str	r3, [sp, #4]
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	2204      	movs	r2, #4
 8002fe8:	2103      	movs	r1, #3
 8002fea:	f000 fe53 	bl	8003c94 <mattimes>

		float S[9];
		matplus(HCovHT, 3, 3, Q, S);
 8002fee:	f507 628c 	add.w	r2, r7, #1120	; 0x460
 8002ff2:	f107 0020 	add.w	r0, r7, #32
 8002ff6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	2203      	movs	r2, #3
 8003000:	2103      	movs	r1, #3
 8003002:	f000 feef 	bl	8003de4 <matplus>

		float CovHT[12];
		float inv_S[9];
		float K[12];
		mattimes(covariance, 4, 4, HT, 4, 3, CovHT);
 8003006:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 800300a:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 800300e:	9302      	str	r3, [sp, #8]
 8003010:	2303      	movs	r3, #3
 8003012:	9301      	str	r3, [sp, #4]
 8003014:	2304      	movs	r3, #4
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	4613      	mov	r3, r2
 800301a:	2204      	movs	r2, #4
 800301c:	2104      	movs	r1, #4
 800301e:	483c      	ldr	r0, [pc, #240]	; (8003110 <EKF_filter+0x860>)
 8003020:	f000 fe38 	bl	8003c94 <mattimes>
		inv3(S,inv_S);
 8003024:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003028:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800302c:	4611      	mov	r1, r2
 800302e:	4618      	mov	r0, r3
 8003030:	f000 ff1e 	bl	8003e70 <inv3>
		mattimes(CovHT, 4, 3, inv_S, 3, 3, K);
 8003034:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003038:	f507 708e 	add.w	r0, r7, #284	; 0x11c
 800303c:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8003040:	9302      	str	r3, [sp, #8]
 8003042:	2303      	movs	r3, #3
 8003044:	9301      	str	r3, [sp, #4]
 8003046:	2303      	movs	r3, #3
 8003048:	9300      	str	r3, [sp, #0]
 800304a:	4613      	mov	r3, r2
 800304c:	2203      	movs	r2, #3
 800304e:	2104      	movs	r1, #4
 8003050:	f000 fe20 	bl	8003c94 <mattimes>

		float z_update[3] = {p_X, p_Y, vel};
 8003054:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8003058:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800305c:	f207 42bc 	addw	r2, r7, #1212	; 0x4bc
 8003060:	6812      	ldr	r2, [r2, #0]
 8003062:	601a      	str	r2, [r3, #0]
 8003064:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8003068:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800306c:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8003070:	6812      	ldr	r2, [r2, #0]
 8003072:	605a      	str	r2, [r3, #4]
 8003074:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8003078:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800307c:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 8003080:	6812      	ldr	r2, [r2, #0]
 8003082:	609a      	str	r2, [r3, #8]

		float z[3];
		z[0] = z_update[0] - z_hat[0];
 8003084:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8003088:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800308c:	ed93 7a00 	vldr	s14, [r3]
 8003090:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8003094:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 8003098:	edd3 7a00 	vldr	s15, [r3]
 800309c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030a0:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80030a4:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80030a8:	edc3 7a00 	vstr	s15, [r3]
		z[1] = z_update[1] - z_hat[1];
 80030ac:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80030b0:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80030b4:	ed93 7a01 	vldr	s14, [r3, #4]
 80030b8:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80030bc:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 80030c0:	edd3 7a01 	vldr	s15, [r3, #4]
 80030c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030c8:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80030cc:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80030d0:	edc3 7a01 	vstr	s15, [r3, #4]
		z[2] = z_update[2] - z_hat[2];
 80030d4:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80030d8:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80030dc:	ed93 7a02 	vldr	s14, [r3, #8]
 80030e0:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80030e4:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 80030e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80030ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030f0:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80030f4:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 80030f8:	edc3 7a02 	vstr	s15, [r3, #8]

		float Kz[4];
		mattimes(K, 4, 3, z, 3, 1, Kz);
 80030fc:	f507 7223 	add.w	r2, r7, #652	; 0x28c
 8003100:	e00c      	b.n	800311c <EKF_filter+0x86c>
 8003102:	bf00      	nop
 8003104:	3c23d70a 	.word	0x3c23d70a
 8003108:	08017eac 	.word	0x08017eac
 800310c:	3c23d70a 	.word	0x3c23d70a
 8003110:	20000000 	.word	0x20000000
 8003114:	200003b4 	.word	0x200003b4
 8003118:	08017ebc 	.word	0x08017ebc
 800311c:	f507 70a6 	add.w	r0, r7, #332	; 0x14c
 8003120:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 8003124:	9302      	str	r3, [sp, #8]
 8003126:	2301      	movs	r3, #1
 8003128:	9301      	str	r3, [sp, #4]
 800312a:	2303      	movs	r3, #3
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	4613      	mov	r3, r2
 8003130:	2203      	movs	r2, #3
 8003132:	2104      	movs	r1, #4
 8003134:	f000 fdae 	bl	8003c94 <mattimes>
		for(int i=0; i<4; i++){
 8003138:	2300      	movs	r3, #0
 800313a:	f8c7 34dc 	str.w	r3, [r7, #1244]	; 0x4dc
 800313e:	e026      	b.n	800318e <EKF_filter+0x8de>
			mu[i] = mu[i]+Kz[i];
 8003140:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	; 0x4dc
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	f507 629c 	add.w	r2, r7, #1248	; 0x4e0
 800314a:	f2a2 42c4 	subw	r2, r2, #1220	; 0x4c4
 800314e:	6812      	ldr	r2, [r2, #0]
 8003150:	4413      	add	r3, r2
 8003152:	ed93 7a00 	vldr	s14, [r3]
 8003156:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 800315a:	f5a3 7219 	sub.w	r2, r3, #612	; 0x264
 800315e:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	; 0x4dc
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	4413      	add	r3, r2
 8003166:	edd3 7a00 	vldr	s15, [r3]
 800316a:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	; 0x4dc
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	f507 629c 	add.w	r2, r7, #1248	; 0x4e0
 8003174:	f2a2 42c4 	subw	r2, r2, #1220	; 0x4c4
 8003178:	6812      	ldr	r2, [r2, #0]
 800317a:	4413      	add	r3, r2
 800317c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003180:	edc3 7a00 	vstr	s15, [r3]
		for(int i=0; i<4; i++){
 8003184:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	; 0x4dc
 8003188:	3301      	adds	r3, #1
 800318a:	f8c7 34dc 	str.w	r3, [r7, #1244]	; 0x4dc
 800318e:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	; 0x4dc
 8003192:	2b03      	cmp	r3, #3
 8003194:	ddd4      	ble.n	8003140 <EKF_filter+0x890>
		}

		float KH[16];
		float I_KH[16];
		float cov_tmp[16];
		float I_4[16]={
 8003196:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 800319a:	f5a3 7329 	sub.w	r3, r3, #676	; 0x2a4
 800319e:	4a44      	ldr	r2, [pc, #272]	; (80032b0 <EKF_filter+0xa00>)
 80031a0:	461c      	mov	r4, r3
 80031a2:	4615      	mov	r5, r2
 80031a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031b0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80031b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				1,0,0,0,
				0,1,0,0,
				0,0,1,0,
				0,0,0,1
		};
		mattimes(K, 4, 3, H, 3, 4, KH);
 80031b8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80031bc:	f507 70a6 	add.w	r0, r7, #332	; 0x14c
 80031c0:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 80031c4:	9302      	str	r3, [sp, #8]
 80031c6:	2304      	movs	r3, #4
 80031c8:	9301      	str	r3, [sp, #4]
 80031ca:	2303      	movs	r3, #3
 80031cc:	9300      	str	r3, [sp, #0]
 80031ce:	4613      	mov	r3, r2
 80031d0:	2203      	movs	r2, #3
 80031d2:	2104      	movs	r1, #4
 80031d4:	f000 fd5e 	bl	8003c94 <mattimes>
		for(int i=0;i<16;i++){
 80031d8:	2300      	movs	r3, #0
 80031da:	f8c7 34d8 	str.w	r3, [r7, #1240]	; 0x4d8
 80031de:	e01a      	b.n	8003216 <EKF_filter+0x966>
			KH[i] = -KH[i];
 80031e0:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80031e4:	f5a3 7259 	sub.w	r2, r3, #868	; 0x364
 80031e8:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	; 0x4d8
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	edd3 7a00 	vldr	s15, [r3]
 80031f4:	eef1 7a67 	vneg.f32	s15, s15
 80031f8:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 80031fc:	f5a3 7259 	sub.w	r2, r3, #868	; 0x364
 8003200:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	; 0x4d8
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	edc3 7a00 	vstr	s15, [r3]
		for(int i=0;i<16;i++){
 800320c:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	; 0x4d8
 8003210:	3301      	adds	r3, #1
 8003212:	f8c7 34d8 	str.w	r3, [r7, #1240]	; 0x4d8
 8003216:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	; 0x4d8
 800321a:	2b0f      	cmp	r3, #15
 800321c:	dde0      	ble.n	80031e0 <EKF_filter+0x930>
		}
		matplus(I_4, 4, 4, KH, I_KH);
 800321e:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 8003222:	f507 700f 	add.w	r0, r7, #572	; 0x23c
 8003226:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	4613      	mov	r3, r2
 800322e:	2204      	movs	r2, #4
 8003230:	2104      	movs	r1, #4
 8003232:	f000 fdd7 	bl	8003de4 <matplus>
		mattimes(I_KH, 4, 4, covariance, 4, 4, cov_tmp);	//it need tmp because covariance will be
 8003236:	f507 70de 	add.w	r0, r7, #444	; 0x1bc
 800323a:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800323e:	9302      	str	r3, [sp, #8]
 8003240:	2304      	movs	r3, #4
 8003242:	9301      	str	r3, [sp, #4]
 8003244:	2304      	movs	r3, #4
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	4b1a      	ldr	r3, [pc, #104]	; (80032b4 <EKF_filter+0xa04>)
 800324a:	2204      	movs	r2, #4
 800324c:	2104      	movs	r1, #4
 800324e:	f000 fd21 	bl	8003c94 <mattimes>
		for(int i=0; i<16; i++){
 8003252:	2300      	movs	r3, #0
 8003254:	f8c7 34d4 	str.w	r3, [r7, #1236]	; 0x4d4
 8003258:	e013      	b.n	8003282 <EKF_filter+0x9d2>
			covariance[i] = cov_tmp[i];
 800325a:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 800325e:	f5a3 7239 	sub.w	r2, r3, #740	; 0x2e4
 8003262:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	; 0x4d4
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4413      	add	r3, r2
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	4911      	ldr	r1, [pc, #68]	; (80032b4 <EKF_filter+0xa04>)
 800326e:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	; 0x4d4
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	601a      	str	r2, [r3, #0]
		for(int i=0; i<16; i++){
 8003278:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	; 0x4d4
 800327c:	3301      	adds	r3, #1
 800327e:	f8c7 34d4 	str.w	r3, [r7, #1236]	; 0x4d4
 8003282:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	; 0x4d4
 8003286:	2b0f      	cmp	r3, #15
 8003288:	dde7      	ble.n	800325a <EKF_filter+0x9aa>
		}
		update_gps = 0;
 800328a:	4b0b      	ldr	r3, [pc, #44]	; (80032b8 <EKF_filter+0xa08>)
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]
	}

	Qangle(&mu[2]);
 8003290:	f507 639c 	add.w	r3, r7, #1248	; 0x4e0
 8003294:	f2a3 43c4 	subw	r3, r3, #1220	; 0x4c4
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	3308      	adds	r3, #8
 800329c:	4618      	mov	r0, r3
 800329e:	f001 fc2f 	bl	8004b00 <Qangle>
}
 80032a2:	bf00      	nop
 80032a4:	f507 679c 	add.w	r7, r7, #1248	; 0x4e0
 80032a8:	46bd      	mov	sp, r7
 80032aa:	ecbd 8b02 	vpop	{d8}
 80032ae:	bdb0      	pop	{r4, r5, r7, pc}
 80032b0:	08017eec 	.word	0x08017eec
 80032b4:	20000000 	.word	0x20000000
 80032b8:	200003b4 	.word	0x200003b4
 80032bc:	00000000 	.word	0x00000000

080032c0 <LcdData>:
#include "LCD.h"
#include "math.h"

void LcdData(uint8_t* tx_data, float* mu, float* accuracy, float* point_current, float V_current,
			float theta_x, float theta_y, uint8_t tracking_first_flag){
 80032c0:	b5b0      	push	{r4, r5, r7, lr}
 80032c2:	b090      	sub	sp, #64	; 0x40
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	61f8      	str	r0, [r7, #28]
 80032c8:	61b9      	str	r1, [r7, #24]
 80032ca:	617a      	str	r2, [r7, #20]
 80032cc:	613b      	str	r3, [r7, #16]
 80032ce:	ed87 0a03 	vstr	s0, [r7, #12]
 80032d2:	edc7 0a02 	vstr	s1, [r7, #8]
 80032d6:	ed87 1a01 	vstr	s2, [r7, #4]
	 * @input:    theta_x: roll angle
	 * @function: built TX data to be transmitted to stm2 LCD display
	 * */

	// add start_bit to ensure we receive at the correct position
	tx_data[START] = START_BIT;
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	22fe      	movs	r2, #254	; 0xfe
 80032de:	701a      	strb	r2, [r3, #0]

	// EKF fused state
	int16_t lcd_ekfx   = mu[0] * LCD_GAIN;
 80032e0:	69bb      	ldr	r3, [r7, #24]
 80032e2:	edd3 7a00 	vldr	s15, [r3]
 80032e6:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 80035a8 <LcdData+0x2e8>
 80032ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032f2:	ee17 3a90 	vmov	r3, s15
 80032f6:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t lcd_ekfy   = mu[1] * LCD_GAIN;
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	3304      	adds	r3, #4
 80032fc:	edd3 7a00 	vldr	s15, [r3]
 8003300:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 80035a8 <LcdData+0x2e8>
 8003304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003308:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800330c:	ee17 3a90 	vmov	r3, s15
 8003310:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t lcd_ekfphi = mu[2] * LCD_GAIN;
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	3308      	adds	r3, #8
 8003316:	edd3 7a00 	vldr	s15, [r3]
 800331a:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 80035a8 <LcdData+0x2e8>
 800331e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003322:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003326:	ee17 3a90 	vmov	r3, s15
 800332a:	877b      	strh	r3, [r7, #58]	; 0x3a

	tx_data[EXFx_f] = lcd_ekfx >> 8U;
 800332c:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8003330:	121b      	asrs	r3, r3, #8
 8003332:	b21a      	sxth	r2, r3
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	3302      	adds	r3, #2
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	701a      	strb	r2, [r3, #0]
	tx_data[EKFx_s] = lcd_ekfx;
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	3303      	adds	r3, #3
 8003340:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8003342:	b2d2      	uxtb	r2, r2
 8003344:	701a      	strb	r2, [r3, #0]
	tx_data[EKFy_f] = lcd_ekfy >> 8U;
 8003346:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 800334a:	121b      	asrs	r3, r3, #8
 800334c:	b21a      	sxth	r2, r3
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	3304      	adds	r3, #4
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	701a      	strb	r2, [r3, #0]
	tx_data[EKFy_s] = lcd_ekfy;
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	3305      	adds	r3, #5
 800335a:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800335c:	b2d2      	uxtb	r2, r2
 800335e:	701a      	strb	r2, [r3, #0]
	tx_data[EKFphi_f] = lcd_ekfphi >> 8U;
 8003360:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8003364:	121b      	asrs	r3, r3, #8
 8003366:	b21a      	sxth	r2, r3
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	3306      	adds	r3, #6
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	701a      	strb	r2, [r3, #0]
	tx_data[EKFphi_s] = lcd_ekfphi;
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	3307      	adds	r3, #7
 8003374:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	701a      	strb	r2, [r3, #0]

	// GPS horizontal accuracy
	int16_t lcd_acc   = accuracy[0] * LCD_GAIN;
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	edd3 7a00 	vldr	s15, [r3]
 8003380:	ed9f 7a89 	vldr	s14, [pc, #548]	; 80035a8 <LcdData+0x2e8>
 8003384:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003388:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800338c:	ee17 3a90 	vmov	r3, s15
 8003390:	873b      	strh	r3, [r7, #56]	; 0x38

	tx_data[GPSacc_f] = lcd_acc >> 8U;
 8003392:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8003396:	121b      	asrs	r3, r3, #8
 8003398:	b21a      	sxth	r2, r3
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	3308      	adds	r3, #8
 800339e:	b2d2      	uxtb	r2, r2
 80033a0:	701a      	strb	r2, [r3, #0]
	tx_data[GPSacc_s] = lcd_acc;
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3309      	adds	r3, #9
 80033a6:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80033a8:	b2d2      	uxtb	r2, r2
 80033aa:	701a      	strb	r2, [r3, #0]

	// GPS position
	int16_t lcd_gpsx  = point_current[0] * LCD_GAIN;
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	edd3 7a00 	vldr	s15, [r3]
 80033b2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 80035a8 <LcdData+0x2e8>
 80033b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033be:	ee17 3a90 	vmov	r3, s15
 80033c2:	86fb      	strh	r3, [r7, #54]	; 0x36
	int16_t lcd_gpsy  = point_current[1] * LCD_GAIN;
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	3304      	adds	r3, #4
 80033c8:	edd3 7a00 	vldr	s15, [r3]
 80033cc:	ed9f 7a76 	vldr	s14, [pc, #472]	; 80035a8 <LcdData+0x2e8>
 80033d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033d8:	ee17 3a90 	vmov	r3, s15
 80033dc:	86bb      	strh	r3, [r7, #52]	; 0x34

	tx_data[GPSx_f] = lcd_gpsx >> 8U;
 80033de:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80033e2:	121b      	asrs	r3, r3, #8
 80033e4:	b21a      	sxth	r2, r3
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	330a      	adds	r3, #10
 80033ea:	b2d2      	uxtb	r2, r2
 80033ec:	701a      	strb	r2, [r3, #0]
	tx_data[GPSx_s] = lcd_gpsx;
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	330b      	adds	r3, #11
 80033f2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80033f4:	b2d2      	uxtb	r2, r2
 80033f6:	701a      	strb	r2, [r3, #0]
	tx_data[GPSy_f] = lcd_gpsy >> 8U;
 80033f8:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80033fc:	121b      	asrs	r3, r3, #8
 80033fe:	b21a      	sxth	r2, r3
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	330c      	adds	r3, #12
 8003404:	b2d2      	uxtb	r2, r2
 8003406:	701a      	strb	r2, [r3, #0]
	tx_data[GPSy_s] = lcd_gpsy;
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	330d      	adds	r3, #13
 800340c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800340e:	b2d2      	uxtb	r2, r2
 8003410:	701a      	strb	r2, [r3, #0]

	// Bicycle current velocity
	int16_t lcd_vel   = V_current * LCD_GAIN;
 8003412:	edd7 7a03 	vldr	s15, [r7, #12]
 8003416:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80035a8 <LcdData+0x2e8>
 800341a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800341e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003422:	ee17 3a90 	vmov	r3, s15
 8003426:	867b      	strh	r3, [r7, #50]	; 0x32

	tx_data[VEL_f] = lcd_vel >> 8U;
 8003428:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800342c:	121b      	asrs	r3, r3, #8
 800342e:	b21a      	sxth	r2, r3
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	330e      	adds	r3, #14
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	701a      	strb	r2, [r3, #0]
	tx_data[VEL_s] = lcd_vel;
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	330f      	adds	r3, #15
 800343c:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800343e:	b2d2      	uxtb	r2, r2
 8003440:	701a      	strb	r2, [r3, #0]

	// Tilt angle display
	if (tracking_first_flag == 0){
 8003442:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8003446:	2b00      	cmp	r3, #0
 8003448:	d152      	bne.n	80034f0 <LcdData+0x230>
		if (theta_x == 0 && theta_y == 0){                             // if no IMU data is received, make all three lights light up
 800344a:	edd7 7a02 	vldr	s15, [r7, #8]
 800344e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003456:	d10b      	bne.n	8003470 <LcdData+0x1b0>
 8003458:	edd7 7a01 	vldr	s15, [r7, #4]
 800345c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003464:	d104      	bne.n	8003470 <LcdData+0x1b0>
			tx_data[IMU] = LED_ALL;
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	3310      	adds	r3, #16
 800346a:	220a      	movs	r2, #10
 800346c:	701a      	strb	r2, [r3, #0]
 800346e:	e092      	b.n	8003596 <LcdData+0x2d6>
		}else{
			double angle_margin = 0.02;
 8003470:	a34b      	add	r3, pc, #300	; (adr r3, 80035a0 <LcdData+0x2e0>)
 8003472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003476:	e9c7 2308 	strd	r2, r3, [r7, #32]
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 800347a:	68b8      	ldr	r0, [r7, #8]
 800347c:	f7fd f884 	bl	8000588 <__aeabi_f2d>
 8003480:	4604      	mov	r4, r0
 8003482:	460d      	mov	r5, r1
 8003484:	f04f 0200 	mov.w	r2, #0
 8003488:	f04f 0300 	mov.w	r3, #0
 800348c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003490:	f7fc ff1c 	bl	80002cc <__adddf3>
 8003494:	4602      	mov	r2, r0
 8003496:	460b      	mov	r3, r1
 8003498:	4620      	mov	r0, r4
 800349a:	4629      	mov	r1, r5
 800349c:	f7fd fb5c 	bl	8000b58 <__aeabi_dcmpgt>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d004      	beq.n	80034b0 <LcdData+0x1f0>
				tx_data[IMU] = LED_LEFT;
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	3310      	adds	r3, #16
 80034aa:	220b      	movs	r2, #11
 80034ac:	701a      	strb	r2, [r3, #0]
				tx_data[IMU] = LED_NMID;
			}
		}
	}

}
 80034ae:	e072      	b.n	8003596 <LcdData+0x2d6>
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 80034b0:	68b8      	ldr	r0, [r7, #8]
 80034b2:	f7fd f869 	bl	8000588 <__aeabi_f2d>
 80034b6:	4604      	mov	r4, r0
 80034b8:	460d      	mov	r5, r1
 80034ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034be:	f04f 0000 	mov.w	r0, #0
 80034c2:	f04f 0100 	mov.w	r1, #0
 80034c6:	f7fc feff 	bl	80002c8 <__aeabi_dsub>
 80034ca:	4602      	mov	r2, r0
 80034cc:	460b      	mov	r3, r1
 80034ce:	4620      	mov	r0, r4
 80034d0:	4629      	mov	r1, r5
 80034d2:	f7fd fb23 	bl	8000b1c <__aeabi_dcmplt>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d004      	beq.n	80034e6 <LcdData+0x226>
				tx_data[IMU] = LED_RIGHT;
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	3310      	adds	r3, #16
 80034e0:	220d      	movs	r2, #13
 80034e2:	701a      	strb	r2, [r3, #0]
}
 80034e4:	e057      	b.n	8003596 <LcdData+0x2d6>
				tx_data[IMU] = LED_MID;
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	3310      	adds	r3, #16
 80034ea:	220c      	movs	r2, #12
 80034ec:	701a      	strb	r2, [r3, #0]
}
 80034ee:	e052      	b.n	8003596 <LcdData+0x2d6>
		if (theta_x == 0 && theta_y == 0){                             // if no IMU data is received, make all three lights light up
 80034f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80034f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80034f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034fc:	d10b      	bne.n	8003516 <LcdData+0x256>
 80034fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8003502:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800350a:	d104      	bne.n	8003516 <LcdData+0x256>
			tx_data[IMU] = LED_ALL;
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	3310      	adds	r3, #16
 8003510:	220a      	movs	r2, #10
 8003512:	701a      	strb	r2, [r3, #0]
 8003514:	e03f      	b.n	8003596 <LcdData+0x2d6>
			double angle_margin = 0.02;
 8003516:	a322      	add	r3, pc, #136	; (adr r3, 80035a0 <LcdData+0x2e0>)
 8003518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 8003520:	68b8      	ldr	r0, [r7, #8]
 8003522:	f7fd f831 	bl	8000588 <__aeabi_f2d>
 8003526:	4604      	mov	r4, r0
 8003528:	460d      	mov	r5, r1
 800352a:	f04f 0200 	mov.w	r2, #0
 800352e:	f04f 0300 	mov.w	r3, #0
 8003532:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003536:	f7fc fec9 	bl	80002cc <__adddf3>
 800353a:	4602      	mov	r2, r0
 800353c:	460b      	mov	r3, r1
 800353e:	4620      	mov	r0, r4
 8003540:	4629      	mov	r1, r5
 8003542:	f7fd fb09 	bl	8000b58 <__aeabi_dcmpgt>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d004      	beq.n	8003556 <LcdData+0x296>
				tx_data[IMU] = LED_NLEFT;
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	3310      	adds	r3, #16
 8003550:	220e      	movs	r2, #14
 8003552:	701a      	strb	r2, [r3, #0]
}
 8003554:	e01f      	b.n	8003596 <LcdData+0x2d6>
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 8003556:	68b8      	ldr	r0, [r7, #8]
 8003558:	f7fd f816 	bl	8000588 <__aeabi_f2d>
 800355c:	4604      	mov	r4, r0
 800355e:	460d      	mov	r5, r1
 8003560:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003564:	f04f 0000 	mov.w	r0, #0
 8003568:	f04f 0100 	mov.w	r1, #0
 800356c:	f7fc feac 	bl	80002c8 <__aeabi_dsub>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	4620      	mov	r0, r4
 8003576:	4629      	mov	r1, r5
 8003578:	f7fd fad0 	bl	8000b1c <__aeabi_dcmplt>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d004      	beq.n	800358c <LcdData+0x2cc>
				tx_data[IMU] = LED_NRIGHT;
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	3310      	adds	r3, #16
 8003586:	2210      	movs	r2, #16
 8003588:	701a      	strb	r2, [r3, #0]
}
 800358a:	e004      	b.n	8003596 <LcdData+0x2d6>
				tx_data[IMU] = LED_NMID;
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	3310      	adds	r3, #16
 8003590:	220f      	movs	r2, #15
 8003592:	701a      	strb	r2, [r3, #0]
}
 8003594:	e7ff      	b.n	8003596 <LcdData+0x2d6>
 8003596:	bf00      	nop
 8003598:	3740      	adds	r7, #64	; 0x40
 800359a:	46bd      	mov	sp, r7
 800359c:	bdb0      	pop	{r4, r5, r7, pc}
 800359e:	bf00      	nop
 80035a0:	47ae147b 	.word	0x47ae147b
 80035a4:	3f947ae1 	.word	0x3f947ae1
 80035a8:	42c80000 	.word	0x42c80000
 80035ac:	00000000 	.word	0x00000000

080035b0 <LMII>:
float dt = 0.01;

#define PD  0

float DeltaCmdControl(float delta_output, float delta_cmd);
void LMII(float theta, float theta_dot, float tracking_vd, float tracking_wd, float *remote_angle, float *delta_output, float v0, float distance_flag, float bias) {
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b0ae      	sub	sp, #184	; 0xb8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 80035ba:	edc7 0a08 	vstr	s1, [r7, #32]
 80035be:	ed87 1a07 	vstr	s2, [r7, #28]
 80035c2:	edc7 1a06 	vstr	s3, [r7, #24]
 80035c6:	6178      	str	r0, [r7, #20]
 80035c8:	6139      	str	r1, [r7, #16]
 80035ca:	ed87 2a03 	vstr	s4, [r7, #12]
 80035ce:	edc7 2a02 	vstr	s5, [r7, #8]
 80035d2:	ed87 3a01 	vstr	s6, [r7, #4]
	// New version of LMI written in 2022.8.4.
	// - Removed most of the magic numbers from the old version
	// - Seems to work in both remote control mode and tracking mode (not tested yet)

	if(tracking_vd>2.5){tracking_vd = 2.5f;}
 80035d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80035da:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 80035de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e6:	dd01      	ble.n	80035ec <LMII+0x3c>
 80035e8:	4bd9      	ldr	r3, [pc, #868]	; (8003950 <LMII+0x3a0>)
 80035ea:	61fb      	str	r3, [r7, #28]
	if(tracking_vd<1.5){tracking_vd = 1.5f;}
 80035ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80035f0:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80035f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fc:	d502      	bpl.n	8003604 <LMII+0x54>
 80035fe:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003602:	61fb      	str	r3, [r7, #28]
	/* =====================================
	 * ===== Remote control parameters =====
	 * ===================================== */
	uint16_t RX1 = REMOTE_CENTER;
 8003604:	f240 53e9 	movw	r3, #1513	; 0x5e9
 8003608:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	uint16_t RX2 = REMOTE_CENTER;
 800360c:	f240 53e9 	movw	r3, #1513	; 0x5e9
 8003610:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	uint16_t RX3 = REMOTE_LOWER;
 8003614:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8003618:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint16_t top = REMOTE_CENTER * 1.2;
 800361c:	f240 7317 	movw	r3, #1815	; 0x717
 8003620:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	uint16_t dow = REMOTE_CENTER * 0.8;
 8003624:	f240 43ba 	movw	r3, #1210	; 0x4ba
 8003628:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
#ifdef REMOTE_CONTROL
	start_read(&RX1, &RX2, &RX3);
 800362c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8003630:	f107 014e 	add.w	r1, r7, #78	; 0x4e
 8003634:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003638:	4618      	mov	r0, r3
 800363a:	f004 fe81 	bl	8008340 <start_read>
	RX1 = RX1 > top ? top : RX1;
 800363e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003642:	f8b7 20a2 	ldrh.w	r2, [r7, #162]	; 0xa2
 8003646:	4293      	cmp	r3, r2
 8003648:	bf28      	it	cs
 800364a:	4613      	movcs	r3, r2
 800364c:	b29b      	uxth	r3, r3
 800364e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	RX1 = RX1 < dow ? dow : RX1;
 8003652:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003656:	f8b7 20a0 	ldrh.w	r2, [r7, #160]	; 0xa0
 800365a:	4293      	cmp	r3, r2
 800365c:	bf38      	it	cc
 800365e:	4613      	movcc	r3, r2
 8003660:	b29b      	uxth	r3, r3
 8003662:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
#endif
	// Remote output ranged between (+/-) 15 degrees then converted to radians
	float MX_TURN_LMT_OMEGA = 0.5f;
 8003666:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800366a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    float omega_remote = MX_TURN_LMT_OMEGA * (float)(REMOTE_CENTER - RX1)/(float)(top - REMOTE_CENTER); /////////
 800366e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003672:	f5c3 63bd 	rsb	r3, r3, #1512	; 0x5e8
 8003676:	3301      	adds	r3, #1
 8003678:	ee07 3a90 	vmov	s15, r3
 800367c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003680:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8003684:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003688:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 800368c:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
 8003690:	ee07 3a90 	vmov	s15, r3
 8003694:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800369c:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98

    // Add low pass filter to remote output
	float omega_remote_lp = omega_remote;
 80036a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80036a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	static float omega_remote_lp_old = 0.0f;
	omega_remote_lp = LowpassFilter(omega_remote_lp, omega_remote_lp_old, 4.0f, dt);	//if tracking omega need lowpass
 80036a8:	4baa      	ldr	r3, [pc, #680]	; (8003954 <LMII+0x3a4>)
 80036aa:	edd3 7a00 	vldr	s15, [r3]
 80036ae:	4baa      	ldr	r3, [pc, #680]	; (8003958 <LMII+0x3a8>)
 80036b0:	ed93 7a00 	vldr	s14, [r3]
 80036b4:	eef0 1a47 	vmov.f32	s3, s14
 80036b8:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 80036bc:	eef0 0a67 	vmov.f32	s1, s15
 80036c0:	ed97 0a25 	vldr	s0, [r7, #148]	; 0x94
 80036c4:	f001 f9e8 	bl	8004a98 <LowpassFilter>
 80036c8:	ed87 0a25 	vstr	s0, [r7, #148]	; 0x94
	omega_remote_lp_old = omega_remote_lp;
 80036cc:	4aa1      	ldr	r2, [pc, #644]	; (8003954 <LMII+0x3a4>)
 80036ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80036d2:	6013      	str	r3, [r2, #0]

	/* =====================================
	 * ==== Tracking control parameters ====
	 * ===================================== */
	float tracking_delta_max = 0.436332f; // unit: radian, 25(degree)
 80036d4:	4ba1      	ldr	r3, [pc, #644]	; (800395c <LMII+0x3ac>)
 80036d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	float magic_number = 10.0f; // @TODO might want to lower the gain in tracking controldelta_d
 80036da:	4ba1      	ldr	r3, [pc, #644]	; (8003960 <LMII+0x3b0>)
 80036dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	float diff = 0.02f; // unit: delta rad, ~.15(degree)
 80036e0:	4ba0      	ldr	r3, [pc, #640]	; (8003964 <LMII+0x3b4>)
 80036e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	float delta_tracking = 0.0f;
 80036e6:	f04f 0300 	mov.w	r3, #0
 80036ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	static float delta_tracking_old = 0.0f;

	tracking_wd = tracking_wd/magic_number;
 80036ee:	edd7 6a06 	vldr	s13, [r7, #24]
 80036f2:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80036f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036fa:	edc7 7a06 	vstr	s15, [r7, #24]


	delta_tracking = (atan(b * (tracking_wd) / tracking_vd) / sin(epsilon));
 80036fe:	4b9a      	ldr	r3, [pc, #616]	; (8003968 <LMII+0x3b8>)
 8003700:	ed93 7a00 	vldr	s14, [r3]
 8003704:	edd7 7a06 	vldr	s15, [r7, #24]
 8003708:	ee27 7a27 	vmul.f32	s14, s14, s15
 800370c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003710:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003714:	ee16 0a90 	vmov	r0, s13
 8003718:	f7fc ff36 	bl	8000588 <__aeabi_f2d>
 800371c:	4602      	mov	r2, r0
 800371e:	460b      	mov	r3, r1
 8003720:	ec43 2b10 	vmov	d0, r2, r3
 8003724:	f00f fbe0 	bl	8012ee8 <atan>
 8003728:	ec51 0b10 	vmov	r0, r1, d0
 800372c:	a382      	add	r3, pc, #520	; (adr r3, 8003938 <LMII+0x388>)
 800372e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003732:	f7fd f8ab 	bl	800088c <__aeabi_ddiv>
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	4610      	mov	r0, r2
 800373c:	4619      	mov	r1, r3
 800373e:	f7fd fa73 	bl	8000c28 <__aeabi_d2f>
 8003742:	4603      	mov	r3, r0
 8003744:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	if(tracking_vd == 0) delta_tracking = 0;
 8003748:	edd7 7a07 	vldr	s15, [r7, #28]
 800374c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003754:	d103      	bne.n	800375e <LMII+0x1ae>
 8003756:	f04f 0300 	mov.w	r3, #0
 800375a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	// Limit tracking angle to around 25 deg
	if (fabs(delta_tracking) > tracking_delta_max) {
 800375e:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8003762:	eef0 7ae7 	vabs.f32	s15, s15
 8003766:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800376a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800376e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003772:	d511      	bpl.n	8003798 <LMII+0x1e8>
		if (delta_tracking > 0)
 8003774:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8003778:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800377c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003780:	dd04      	ble.n	800378c <LMII+0x1dc>
			delta_tracking = tracking_delta_max;
 8003782:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003786:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800378a:	e005      	b.n	8003798 <LMII+0x1e8>
		else
			delta_tracking = -tracking_delta_max;
 800378c:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8003790:	eef1 7a67 	vneg.f32	s15, s15
 8003794:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	}

	// If current state too far from the virtual bicycle
	if (distance_flag) {
 8003798:	edd7 7a02 	vldr	s15, [r7, #8]
 800379c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80037a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037a4:	d01d      	beq.n	80037e2 <LMII+0x232>
		float init_bound = 0.15f;
 80037a6:	4b71      	ldr	r3, [pc, #452]	; (800396c <LMII+0x3bc>)
 80037a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (fabsf(delta_tracking) > init_bound) {
 80037ac:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80037b0:	eef0 7ae7 	vabs.f32	s15, s15
 80037b4:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 80037b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c0:	d50f      	bpl.n	80037e2 <LMII+0x232>
			delta_tracking = delta_tracking > 0 ? init_bound : -init_bound;
 80037c2:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80037c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ce:	dd02      	ble.n	80037d6 <LMII+0x226>
 80037d0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80037d4:	e003      	b.n	80037de <LMII+0x22e>
 80037d6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80037da:	eef1 7a67 	vneg.f32	s15, s15
 80037de:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
		}
	}
	// Avoid delta different large
	if (fabsf(delta_tracking - delta_tracking_old) > diff) {
 80037e2:	4b63      	ldr	r3, [pc, #396]	; (8003970 <LMII+0x3c0>)
 80037e4:	edd3 7a00 	vldr	s15, [r3]
 80037e8:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80037ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037f0:	eef0 7ae7 	vabs.f32	s15, s15
 80037f4:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 80037f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003800:	d51e      	bpl.n	8003840 <LMII+0x290>
		if ((delta_tracking - delta_tracking_old) > 0)
 8003802:	4b5b      	ldr	r3, [pc, #364]	; (8003970 <LMII+0x3c0>)
 8003804:	edd3 7a00 	vldr	s15, [r3]
 8003808:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800380c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003810:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003818:	dd09      	ble.n	800382e <LMII+0x27e>
			delta_tracking = delta_tracking_old + diff;
 800381a:	4b55      	ldr	r3, [pc, #340]	; (8003970 <LMII+0x3c0>)
 800381c:	edd3 7a00 	vldr	s15, [r3]
 8003820:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8003824:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003828:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
 800382c:	e008      	b.n	8003840 <LMII+0x290>
		else
			delta_tracking = delta_tracking_old - diff;
 800382e:	4b50      	ldr	r3, [pc, #320]	; (8003970 <LMII+0x3c0>)
 8003830:	ed93 7a00 	vldr	s14, [r3]
 8003834:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8003838:	ee77 7a67 	vsub.f32	s15, s14, s15
 800383c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	}
	delta_tracking_old = delta_tracking;
 8003840:	4a4b      	ldr	r2, [pc, #300]	; (8003970 <LMII+0x3c0>)
 8003842:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003846:	6013      	str	r3, [r2, #0]
//#endif

	/* =====================================
	 * ====== Convert w_d to delta_d  ======
	 * ===================================== */
	float delta_d = 0.0f;
 8003848:	f04f 0300 	mov.w	r3, #0
 800384c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
#ifdef REMOTE_CONTROL
	tracking_vd = 2.0f;
 8003850:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003854:	61fb      	str	r3, [r7, #28]
	delta_d = atan(b*omega_remote_lp/tracking_vd)/sin(epsilon);
 8003856:	4b44      	ldr	r3, [pc, #272]	; (8003968 <LMII+0x3b8>)
 8003858:	ed93 7a00 	vldr	s14, [r3]
 800385c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8003860:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003864:	edd7 7a07 	vldr	s15, [r7, #28]
 8003868:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800386c:	ee16 0a90 	vmov	r0, s13
 8003870:	f7fc fe8a 	bl	8000588 <__aeabi_f2d>
 8003874:	4602      	mov	r2, r0
 8003876:	460b      	mov	r3, r1
 8003878:	ec43 2b10 	vmov	d0, r2, r3
 800387c:	f00f fb34 	bl	8012ee8 <atan>
 8003880:	ec51 0b10 	vmov	r0, r1, d0
 8003884:	a32c      	add	r3, pc, #176	; (adr r3, 8003938 <LMII+0x388>)
 8003886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388a:	f7fc ffff 	bl	800088c <__aeabi_ddiv>
 800388e:	4602      	mov	r2, r0
 8003890:	460b      	mov	r3, r1
 8003892:	4610      	mov	r0, r2
 8003894:	4619      	mov	r1, r3
 8003896:	f7fd f9c7 	bl	8000c28 <__aeabi_d2f>
 800389a:	4603      	mov	r3, r0
 800389c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
#endif
#ifndef REMOTE_CONTROL
	delta_d = delta_tracking;
#endif
    // Read steering angle from MX motor (radian)
    int delta_refu16_tmp = 0;
 80038a0:	2300      	movs	r3, #0
 80038a2:	67fb      	str	r3, [r7, #124]	; 0x7c
	static float delta_ref = MXHEX_CENTER* PI / 180.0f;  // 2022.8.17 changed to static float
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 80038a4:	2124      	movs	r1, #36	; 0x24
 80038a6:	2001      	movs	r0, #1
 80038a8:	f002 fe68 	bl	800657c <dxl_read_word>
 80038ac:	67f8      	str	r0, [r7, #124]	; 0x7c
	position_state = dxl_get_result();
 80038ae:	f002 fdf7 	bl	80064a0 <dxl_get_result>
 80038b2:	4603      	mov	r3, r0
 80038b4:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
	if (position_state == COMM_RXSUCCESS) {
 80038b8:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d12c      	bne.n	800391a <LMII+0x36a>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 80038c0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80038c2:	f640 2239 	movw	r2, #2617	; 0xa39
 80038c6:	4293      	cmp	r3, r2
 80038c8:	dc27      	bgt.n	800391a <LMII+0x36a>
 80038ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80038cc:	f240 529a 	movw	r2, #1434	; 0x59a
 80038d0:	4293      	cmp	r3, r2
 80038d2:	dd22      	ble.n	800391a <LMII+0x36a>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;
 80038d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80038d6:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 80038da:	3302      	adds	r3, #2
 80038dc:	ee07 3a90 	vmov	s15, r3
 80038e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038e4:	ee17 0a90 	vmov	r0, s15
 80038e8:	f7fc fe4e 	bl	8000588 <__aeabi_f2d>
 80038ec:	a314      	add	r3, pc, #80	; (adr r3, 8003940 <LMII+0x390>)
 80038ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f2:	f7fc fea1 	bl	8000638 <__aeabi_dmul>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	4610      	mov	r0, r2
 80038fc:	4619      	mov	r1, r3
 80038fe:	a312      	add	r3, pc, #72	; (adr r3, 8003948 <LMII+0x398>)
 8003900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003904:	f7fc fe98 	bl	8000638 <__aeabi_dmul>
 8003908:	4602      	mov	r2, r0
 800390a:	460b      	mov	r3, r1
 800390c:	4610      	mov	r0, r2
 800390e:	4619      	mov	r1, r3
 8003910:	f7fd f98a 	bl	8000c28 <__aeabi_d2f>
 8003914:	4603      	mov	r3, r0
 8003916:	4a17      	ldr	r2, [pc, #92]	; (8003974 <LMII+0x3c4>)
 8003918:	6013      	str	r3, [r2, #0]
	// Lowpass theta_dot results
//	float theta_dot_lp = theta_dot;
//	static float theta_dot_lp_old = 0.0f;
//	theta_dot_lp = LowpassFilter(theta_dot_lp, theta_dot_lp_old, 8.0f, dt);	//if tracking omega need lowpass
//	theta_dot_lp_old = theta_dot_lp;
	float theta_dot_lp = theta_dot;
 800391a:	6a3b      	ldr	r3, [r7, #32]
 800391c:	677b      	str	r3, [r7, #116]	; 0x74

	if (v0 > V_STD){
 800391e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003922:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003978 <LMII+0x3c8>
 8003926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800392a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800392e:	dc25      	bgt.n	800397c <LMII+0x3cc>
		if ((hexgoal < MXUPPER_BOUND && hexgoal > MXLOWER_BOUND)) {
			dxl_write_word(MOTOR_ID, P_GOAL_POSITION_L, hexgoal);
		}
	#endif
	}
}
 8003930:	e187      	b.n	8003c42 <LMII+0x692>
 8003932:	bf00      	nop
 8003934:	f3af 8000 	nop.w
 8003938:	e9b5c57e 	.word	0xe9b5c57e
 800393c:	3fee11f5 	.word	0x3fee11f5
 8003940:	83a53b8e 	.word	0x83a53b8e
 8003944:	3fb67ff5 	.word	0x3fb67ff5
 8003948:	00000000 	.word	0x00000000
 800394c:	3f91df33 	.word	0x3f91df33
 8003950:	40200000 	.word	0x40200000
 8003954:	200000f4 	.word	0x200000f4
 8003958:	20000048 	.word	0x20000048
 800395c:	3edf66e8 	.word	0x3edf66e8
 8003960:	41200000 	.word	0x41200000
 8003964:	3ca3d70a 	.word	0x3ca3d70a
 8003968:	20000044 	.word	0x20000044
 800396c:	3e19999a 	.word	0x3e19999a
 8003970:	200000f8 	.word	0x200000f8
 8003974:	2000004c 	.word	0x2000004c
 8003978:	3fbeb852 	.word	0x3fbeb852
		float K[3] = {32.4522,    7.0690,   0.0179/100};
 800397c:	4ab6      	ldr	r2, [pc, #728]	; (8003c58 <LMII+0x6a8>)
 800397e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003982:	ca07      	ldmia	r2, {r0, r1, r2}
 8003984:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		float x[3] = {theta + THETA_COM * PI / 180.0f, theta_dot_lp, delta_ref};  // 2022.8.17 added THETA_COM to the first term
 8003988:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800398c:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 8003c5c <LMII+0x6ac>
 8003990:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003994:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8003998:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800399a:	63bb      	str	r3, [r7, #56]	; 0x38
 800399c:	4bb0      	ldr	r3, [pc, #704]	; (8003c60 <LMII+0x6b0>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	63fb      	str	r3, [r7, #60]	; 0x3c
		float x_d[3] = {tracking_vd * tracking_vd * sinf(epsilon) / (-GRAVITY * b) * delta_d, 0, delta_d};//+delta_ref}; // here I think vd should be used instead of v0?
 80039a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80039a6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80039aa:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8003c64 <LMII+0x6b4>
 80039ae:	ee67 6a87 	vmul.f32	s13, s15, s14
 80039b2:	4bad      	ldr	r3, [pc, #692]	; (8003c68 <LMII+0x6b8>)
 80039b4:	edd3 7a00 	vldr	s15, [r3]
 80039b8:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8003c6c <LMII+0x6bc>
 80039bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039c4:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80039c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039cc:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 80039d0:	f04f 0300 	mov.w	r3, #0
 80039d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80039da:	633b      	str	r3, [r7, #48]	; 0x30
		float u_d = (tracking_vd / a) * delta_d;
 80039dc:	4ba4      	ldr	r3, [pc, #656]	; (8003c70 <LMII+0x6c0>)
 80039de:	ed93 7a00 	vldr	s14, [r3]
 80039e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80039e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039ea:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80039ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f2:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		float u_bar = 0.0f;
 80039f6:	f04f 0300 	mov.w	r3, #0
 80039fa:	66fb      	str	r3, [r7, #108]	; 0x6c
		float u = 0.0f;
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for(int i = 0; i < 3; i ++){
 8003a04:	2300      	movs	r3, #0
 8003a06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003a0a:	e01e      	b.n	8003a4a <LMII+0x49a>
			x[i] = x[i] - x_d[i];
 8003a0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	33b8      	adds	r3, #184	; 0xb8
 8003a14:	443b      	add	r3, r7
 8003a16:	3b84      	subs	r3, #132	; 0x84
 8003a18:	ed93 7a00 	vldr	s14, [r3]
 8003a1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	33b8      	adds	r3, #184	; 0xb8
 8003a24:	443b      	add	r3, r7
 8003a26:	3b90      	subs	r3, #144	; 0x90
 8003a28:	edd3 7a00 	vldr	s15, [r3]
 8003a2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a34:	009b      	lsls	r3, r3, #2
 8003a36:	33b8      	adds	r3, #184	; 0xb8
 8003a38:	443b      	add	r3, r7
 8003a3a:	3b84      	subs	r3, #132	; 0x84
 8003a3c:	edc3 7a00 	vstr	s15, [r3]
		for(int i = 0; i < 3; i ++){
 8003a40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a44:	3301      	adds	r3, #1
 8003a46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003a4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	dddc      	ble.n	8003a0c <LMII+0x45c>
		for(int i = 0; i < 3; i ++){
 8003a52:	2300      	movs	r3, #0
 8003a54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003a58:	e01c      	b.n	8003a94 <LMII+0x4e4>
			u -= K[i]*x[i];  // The MX motor is installed upside down (sign change? I think)
 8003a5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	33b8      	adds	r3, #184	; 0xb8
 8003a62:	443b      	add	r3, r7
 8003a64:	3b78      	subs	r3, #120	; 0x78
 8003a66:	ed93 7a00 	vldr	s14, [r3]
 8003a6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	33b8      	adds	r3, #184	; 0xb8
 8003a72:	443b      	add	r3, r7
 8003a74:	3b84      	subs	r3, #132	; 0x84
 8003a76:	edd3 7a00 	vldr	s15, [r3]
 8003a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a7e:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8003a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a86:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
		for(int i = 0; i < 3; i ++){
 8003a8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a8e:	3301      	adds	r3, #1
 8003a90:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003a94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	ddde      	ble.n	8003a5a <LMII+0x4aa>
		u_bar = u + u_d;
 8003a9c:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8003aa0:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8003aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003aa8:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		float sample_time = 0.01f;
 8003aac:	4b71      	ldr	r3, [pc, #452]	; (8003c74 <LMII+0x6c4>)
 8003aae:	66bb      	str	r3, [r7, #104]	; 0x68
		float Ka = 2.54;
 8003ab0:	4b71      	ldr	r3, [pc, #452]	; (8003c78 <LMII+0x6c8>)
 8003ab2:	667b      	str	r3, [r7, #100]	; 0x64
		float acc_term = Ka*(tracking_vd-v0);
 8003ab4:	ed97 7a07 	vldr	s14, [r7, #28]
 8003ab8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003abc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ac0:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8003ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ac8:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		float output = (output_old+sample_time*u_bar)/(1+v0/a*sample_time+acc_term*sample_time);
 8003acc:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8003ad0:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8003ad4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ad8:	4b68      	ldr	r3, [pc, #416]	; (8003c7c <LMII+0x6cc>)
 8003ada:	edd3 7a00 	vldr	s15, [r3]
 8003ade:	ee77 6a27 	vadd.f32	s13, s14, s15
 8003ae2:	4b63      	ldr	r3, [pc, #396]	; (8003c70 <LMII+0x6c0>)
 8003ae4:	edd3 7a00 	vldr	s15, [r3]
 8003ae8:	ed97 6a03 	vldr	s12, [r7, #12]
 8003aec:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8003af0:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8003af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003af8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003afc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003b00:	ed97 6a18 	vldr	s12, [r7, #96]	; 0x60
 8003b04:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8003b08:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003b0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b14:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		output_old = output;
 8003b18:	4a58      	ldr	r2, [pc, #352]	; (8003c7c <LMII+0x6cc>)
 8003b1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b1c:	6013      	str	r3, [r2, #0]
		float delta_cmd = output;
 8003b1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		float DELTA_DIFF = 0.5; //0.1
 8003b24:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8003b28:	65bb      	str	r3, [r7, #88]	; 0x58
		if(delta_cmd > (delta_cmd_old + DELTA_DIFF)){delta_cmd = delta_cmd_old + DELTA_DIFF;}
 8003b2a:	4b55      	ldr	r3, [pc, #340]	; (8003c80 <LMII+0x6d0>)
 8003b2c:	ed93 7a00 	vldr	s14, [r3]
 8003b30:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003b34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b38:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003b3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b44:	dd08      	ble.n	8003b58 <LMII+0x5a8>
 8003b46:	4b4e      	ldr	r3, [pc, #312]	; (8003c80 <LMII+0x6d0>)
 8003b48:	edd3 7a00 	vldr	s15, [r3]
 8003b4c:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003b50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b54:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
		if(delta_cmd < (delta_cmd_old - DELTA_DIFF)){delta_cmd= delta_cmd_old - DELTA_DIFF;}
 8003b58:	4b49      	ldr	r3, [pc, #292]	; (8003c80 <LMII+0x6d0>)
 8003b5a:	ed93 7a00 	vldr	s14, [r3]
 8003b5e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003b62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b66:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003b6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b72:	d508      	bpl.n	8003b86 <LMII+0x5d6>
 8003b74:	4b42      	ldr	r3, [pc, #264]	; (8003c80 <LMII+0x6d0>)
 8003b76:	ed93 7a00 	vldr	s14, [r3]
 8003b7a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8003b7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b82:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
		float OUTPUT_MAX_RAD = 70 * PI / 180;  // ~0.349 ~0.523
 8003b86:	4b3f      	ldr	r3, [pc, #252]	; (8003c84 <LMII+0x6d4>)
 8003b88:	657b      	str	r3, [r7, #84]	; 0x54
		if (delta_cmd > OUTPUT_MAX_RAD){ delta_cmd = OUTPUT_MAX_RAD;}
 8003b8a:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003b8e:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003b92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b9a:	dd02      	ble.n	8003ba2 <LMII+0x5f2>
 8003b9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		if (delta_cmd < -OUTPUT_MAX_RAD){ delta_cmd = -OUTPUT_MAX_RAD;}
 8003ba2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003ba6:	eef1 7a67 	vneg.f32	s15, s15
 8003baa:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003bae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bb6:	d505      	bpl.n	8003bc4 <LMII+0x614>
 8003bb8:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8003bbc:	eef1 7a67 	vneg.f32	s15, s15
 8003bc0:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
		delta_cmd_old = delta_cmd;
 8003bc4:	4a2e      	ldr	r2, [pc, #184]	; (8003c80 <LMII+0x6d0>)
 8003bc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003bca:	6013      	str	r3, [r2, #0]
		*delta_output = delta_cmd;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003bd2:	601a      	str	r2, [r3, #0]
		uint16_t hexgoal = MXHEX_CENTER;
 8003bd4:	f240 73ea 	movw	r3, #2026	; 0x7ea
 8003bd8:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		hexgoal = (uint16_t) ((MXDEC_CENTER - delta_cmd * 180.0f / PI) / MXHEX2DEC);
 8003bdc:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8003be0:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003c88 <LMII+0x6d8>
 8003be4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003be8:	eddf 6a28 	vldr	s13, [pc, #160]	; 8003c8c <LMII+0x6dc>
 8003bec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003bf0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003c90 <LMII+0x6e0>
 8003bf4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bf8:	ee17 0a90 	vmov	r0, s15
 8003bfc:	f7fc fcc4 	bl	8000588 <__aeabi_f2d>
 8003c00:	a313      	add	r3, pc, #76	; (adr r3, 8003c50 <LMII+0x6a0>)
 8003c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c06:	f7fc fe41 	bl	800088c <__aeabi_ddiv>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	4610      	mov	r0, r2
 8003c10:	4619      	mov	r1, r3
 8003c12:	f7fc ffe9 	bl	8000be8 <__aeabi_d2uiz>
 8003c16:	4603      	mov	r3, r0
 8003c18:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		if ((hexgoal < MXUPPER_BOUND && hexgoal > MXLOWER_BOUND)) {
 8003c1c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8003c20:	f640 2239 	movw	r2, #2617	; 0xa39
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d80c      	bhi.n	8003c42 <LMII+0x692>
 8003c28:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8003c2c:	f240 529a 	movw	r2, #1434	; 0x59a
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d906      	bls.n	8003c42 <LMII+0x692>
			dxl_write_word(MOTOR_ID, P_GOAL_POSITION_L, hexgoal);
 8003c34:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8003c38:	461a      	mov	r2, r3
 8003c3a:	211e      	movs	r1, #30
 8003c3c:	2001      	movs	r0, #1
 8003c3e:	f002 fccf 	bl	80065e0 <dxl_write_word>
}
 8003c42:	bf00      	nop
 8003c44:	37b8      	adds	r7, #184	; 0xb8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	f3af 8000 	nop.w
 8003c50:	83a53b8e 	.word	0x83a53b8e
 8003c54:	3fb67ff5 	.word	0x3fb67ff5
 8003c58:	08017f2c 	.word	0x08017f2c
 8003c5c:	3c64c386 	.word	0x3c64c386
 8003c60:	2000004c 	.word	0x2000004c
 8003c64:	3f708faf 	.word	0x3f708faf
 8003c68:	20000044 	.word	0x20000044
 8003c6c:	c11ce80a 	.word	0xc11ce80a
 8003c70:	20000040 	.word	0x20000040
 8003c74:	3c23d70a 	.word	0x3c23d70a
 8003c78:	40228f5c 	.word	0x40228f5c
 8003c7c:	200000fc 	.word	0x200000fc
 8003c80:	20000100 	.word	0x20000100
 8003c84:	3f9c61a8 	.word	0x3f9c61a8
 8003c88:	43340000 	.word	0x43340000
 8003c8c:	40490fd8 	.word	0x40490fd8
 8003c90:	43323e00 	.word	0x43323e00

08003c94 <mattimes>:
 *      Author: ldsc8
 */
#include "MatrixCalculate.h"
#include <stdio.h>

void mattimes(float *matrix_a,int row_a, int col_a, float *matrix_b, int row_b, int col_b, float *matrix_ans){
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b08a      	sub	sp, #40	; 0x28
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	607a      	str	r2, [r7, #4]
 8003ca0:	603b      	str	r3, [r7, #0]
	if(col_a != row_b){
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d002      	beq.n	8003cb0 <mattimes+0x1c>
		printf("matrix dimension error\r\n");
 8003caa:	4832      	ldr	r0, [pc, #200]	; (8003d74 <mattimes+0xe0>)
 8003cac:	f013 f8e0 	bl	8016e70 <puts>
	}
	for(int uu = 0; uu < row_a*col_b; uu++){
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8003cb4:	e009      	b.n	8003cca <mattimes+0x36>
		matrix_ans[uu] = 0;
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003cbc:	4413      	add	r3, r2
 8003cbe:	f04f 0200 	mov.w	r2, #0
 8003cc2:	601a      	str	r2, [r3, #0]
	for(int uu = 0; uu < row_a*col_b; uu++){
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	627b      	str	r3, [r7, #36]	; 0x24
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003cce:	fb02 f303 	mul.w	r3, r2, r3
 8003cd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	dbee      	blt.n	8003cb6 <mattimes+0x22>
	}

	int num = 0;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	623b      	str	r3, [r7, #32]
	for(int i=0 ; i<row_a ; i++){
 8003cdc:	2300      	movs	r3, #0
 8003cde:	61fb      	str	r3, [r7, #28]
 8003ce0:	e03f      	b.n	8003d62 <mattimes+0xce>
		for(int j=0 ; j<col_b ; j++){
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	61bb      	str	r3, [r7, #24]
 8003ce6:	e035      	b.n	8003d54 <mattimes+0xc0>
			for(int k=0 ; k<col_a ; k++){
 8003ce8:	2300      	movs	r3, #0
 8003cea:	617b      	str	r3, [r7, #20]
 8003cec:	e028      	b.n	8003d40 <mattimes+0xac>
				matrix_ans[num] = matrix_ans[num] + matrix_a[k+i*col_a]*matrix_b[k*col_b+j];
 8003cee:	6a3b      	ldr	r3, [r7, #32]
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003cf4:	4413      	add	r3, r2
 8003cf6:	ed93 7a00 	vldr	s14, [r3]
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	fb03 f202 	mul.w	r2, r3, r2
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	4413      	add	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	68fa      	ldr	r2, [r7, #12]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	edd3 6a00 	vldr	s13, [r3]
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d14:	fb03 f202 	mul.w	r2, r3, r2
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	4413      	add	r3, r2
 8003d22:	edd3 7a00 	vldr	s15, [r3]
 8003d26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d30:	4413      	add	r3, r2
 8003d32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d36:	edc3 7a00 	vstr	s15, [r3]
			for(int k=0 ; k<col_a ; k++){
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	617b      	str	r3, [r7, #20]
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	dbd2      	blt.n	8003cee <mattimes+0x5a>
			}
			num++;
 8003d48:	6a3b      	ldr	r3, [r7, #32]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	623b      	str	r3, [r7, #32]
		for(int j=0 ; j<col_b ; j++){
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	3301      	adds	r3, #1
 8003d52:	61bb      	str	r3, [r7, #24]
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	dbc5      	blt.n	8003ce8 <mattimes+0x54>
	for(int i=0 ; i<row_a ; i++){
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	61fb      	str	r3, [r7, #28]
 8003d62:	69fa      	ldr	r2, [r7, #28]
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	dbbb      	blt.n	8003ce2 <mattimes+0x4e>
		}
	}
}
 8003d6a:	bf00      	nop
 8003d6c:	bf00      	nop
 8003d6e:	3728      	adds	r7, #40	; 0x28
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	08017f50 	.word	0x08017f50

08003d78 <transpose>:

void transpose(float *mat, int row, int col, float *mat_ans){
 8003d78:	b480      	push	{r7}
 8003d7a:	b087      	sub	sp, #28
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
 8003d84:	603b      	str	r3, [r7, #0]
//	for(int uu = 0; uu < row*col; uu++){
//		printf("%d\r\n",(int)(mat[uu]*10));
//	}
	for(int i=0; i<row ;i++){
 8003d86:	2300      	movs	r3, #0
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	e020      	b.n	8003dce <transpose+0x56>
		for(int j=0; j<col ;j++){
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	613b      	str	r3, [r7, #16]
 8003d90:	e016      	b.n	8003dc0 <transpose+0x48>
			mat_ans[j*row+i] = mat[i*col+j];
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	fb03 f202 	mul.w	r2, r3, r2
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	4413      	add	r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	441a      	add	r2, r3
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	68b9      	ldr	r1, [r7, #8]
 8003da8:	fb03 f101 	mul.w	r1, r3, r1
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	440b      	add	r3, r1
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	6839      	ldr	r1, [r7, #0]
 8003db4:	440b      	add	r3, r1
 8003db6:	6812      	ldr	r2, [r2, #0]
 8003db8:	601a      	str	r2, [r3, #0]
		for(int j=0; j<col ;j++){
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	3301      	adds	r3, #1
 8003dbe:	613b      	str	r3, [r7, #16]
 8003dc0:	693a      	ldr	r2, [r7, #16]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	dbe4      	blt.n	8003d92 <transpose+0x1a>
	for(int i=0; i<row ;i++){
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	697a      	ldr	r2, [r7, #20]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	dbda      	blt.n	8003d8c <transpose+0x14>
		}
	}
}
 8003dd6:	bf00      	nop
 8003dd8:	bf00      	nop
 8003dda:	371c      	adds	r7, #28
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <matplus>:

void matplus(float *mat_a, int row, int col, float *mat_b, float *mat_ans){
 8003de4:	b480      	push	{r7}
 8003de6:	b087      	sub	sp, #28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
 8003df0:	603b      	str	r3, [r7, #0]
	for(int i=0; i<row ;i++){
 8003df2:	2300      	movs	r3, #0
 8003df4:	617b      	str	r3, [r7, #20]
 8003df6:	e02f      	b.n	8003e58 <matplus+0x74>
		for(int j=0; j<col ;j++){
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	e025      	b.n	8003e4a <matplus+0x66>
			mat_ans[i*col+j] = mat_a[i*col+j] + mat_b[i*col+j];
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	fb03 f202 	mul.w	r2, r3, r2
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	4413      	add	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	68fa      	ldr	r2, [r7, #12]
 8003e0e:	4413      	add	r3, r2
 8003e10:	ed93 7a00 	vldr	s14, [r3]
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	fb03 f202 	mul.w	r2, r3, r2
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	4413      	add	r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	4413      	add	r3, r2
 8003e26:	edd3 7a00 	vldr	s15, [r3]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	fb03 f202 	mul.w	r2, r3, r2
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	4413      	add	r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	6a3a      	ldr	r2, [r7, #32]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e40:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0; j<col ;j++){
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	3301      	adds	r3, #1
 8003e48:	613b      	str	r3, [r7, #16]
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	dbd5      	blt.n	8003dfe <matplus+0x1a>
	for(int i=0; i<row ;i++){
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	3301      	adds	r3, #1
 8003e56:	617b      	str	r3, [r7, #20]
 8003e58:	697a      	ldr	r2, [r7, #20]
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	dbcb      	blt.n	8003df8 <matplus+0x14>
		}
	}
}
 8003e60:	bf00      	nop
 8003e62:	bf00      	nop
 8003e64:	371c      	adds	r7, #28
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
	...

08003e70 <inv3>:

void inv3(float *S, float *mat_ans){	//just for 3*3 matrix
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
	float det1 = S[0]*S[4]*S[8]+S[1]*S[5]*S[6]+S[2]*S[3]*S[7];
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	ed93 7a00 	vldr	s14, [r3]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3310      	adds	r3, #16
 8003e84:	edd3 7a00 	vldr	s15, [r3]
 8003e88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3320      	adds	r3, #32
 8003e90:	edd3 7a00 	vldr	s15, [r3]
 8003e94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	edd3 6a00 	vldr	s13, [r3]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	3314      	adds	r3, #20
 8003ea4:	edd3 7a00 	vldr	s15, [r3]
 8003ea8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3318      	adds	r3, #24
 8003eb0:	edd3 7a00 	vldr	s15, [r3]
 8003eb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003eb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3308      	adds	r3, #8
 8003ec0:	edd3 6a00 	vldr	s13, [r3]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	330c      	adds	r3, #12
 8003ec8:	edd3 7a00 	vldr	s15, [r3]
 8003ecc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	331c      	adds	r3, #28
 8003ed4:	edd3 7a00 	vldr	s15, [r3]
 8003ed8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003edc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ee0:	edc7 7a05 	vstr	s15, [r7, #20]
	float det2 = S[2]*S[4]*S[6]+S[0]*S[5]*S[7]+S[1]*S[3]*S[8];
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3308      	adds	r3, #8
 8003ee8:	ed93 7a00 	vldr	s14, [r3]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3310      	adds	r3, #16
 8003ef0:	edd3 7a00 	vldr	s15, [r3]
 8003ef4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3318      	adds	r3, #24
 8003efc:	edd3 7a00 	vldr	s15, [r3]
 8003f00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	edd3 6a00 	vldr	s13, [r3]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	3314      	adds	r3, #20
 8003f0e:	edd3 7a00 	vldr	s15, [r3]
 8003f12:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	331c      	adds	r3, #28
 8003f1a:	edd3 7a00 	vldr	s15, [r3]
 8003f1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	edd3 6a00 	vldr	s13, [r3]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	330c      	adds	r3, #12
 8003f32:	edd3 7a00 	vldr	s15, [r3]
 8003f36:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3320      	adds	r3, #32
 8003f3e:	edd3 7a00 	vldr	s15, [r3]
 8003f42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f4a:	edc7 7a04 	vstr	s15, [r7, #16]
	float det = det1 - det2;
 8003f4e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003f52:	edd7 7a04 	vldr	s15, [r7, #16]
 8003f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f5a:	edc7 7a03 	vstr	s15, [r7, #12]

	if(det == 0){
 8003f5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f62:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f6a:	d102      	bne.n	8003f72 <inv3+0x102>
		printf("matrix is singular\r\n");
 8003f6c:	488b      	ldr	r0, [pc, #556]	; (800419c <inv3+0x32c>)
 8003f6e:	f012 ff7f 	bl	8016e70 <puts>
	}
	mat_ans[0] = (S[4]*S[8]-S[5]*S[7])/det;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	3310      	adds	r3, #16
 8003f76:	ed93 7a00 	vldr	s14, [r3]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	3320      	adds	r3, #32
 8003f7e:	edd3 7a00 	vldr	s15, [r3]
 8003f82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	3314      	adds	r3, #20
 8003f8a:	edd3 6a00 	vldr	s13, [r3]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	331c      	adds	r3, #28
 8003f92:	edd3 7a00 	vldr	s15, [r3]
 8003f96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f9a:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003f9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003fa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	edc3 7a00 	vstr	s15, [r3]
	mat_ans[1] = -(S[1]*S[8]-S[2]*S[7])/det;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	ed93 7a00 	vldr	s14, [r3]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3320      	adds	r3, #32
 8003fb8:	edd3 7a00 	vldr	s15, [r3]
 8003fbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3308      	adds	r3, #8
 8003fc4:	edd3 6a00 	vldr	s13, [r3]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	331c      	adds	r3, #28
 8003fcc:	edd3 7a00 	vldr	s15, [r3]
 8003fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003fd8:	eef1 6a67 	vneg.f32	s13, s15
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	3304      	adds	r3, #4
 8003fe0:	ed97 7a03 	vldr	s14, [r7, #12]
 8003fe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fe8:	edc3 7a00 	vstr	s15, [r3]
	mat_ans[2] = (S[1]*S[5]-S[2]*S[4])/det;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3304      	adds	r3, #4
 8003ff0:	ed93 7a00 	vldr	s14, [r3]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	3314      	adds	r3, #20
 8003ff8:	edd3 7a00 	vldr	s15, [r3]
 8003ffc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3308      	adds	r3, #8
 8004004:	edd3 6a00 	vldr	s13, [r3]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	3310      	adds	r3, #16
 800400c:	edd3 7a00 	vldr	s15, [r3]
 8004010:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004014:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	3308      	adds	r3, #8
 800401c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004020:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004024:	edc3 7a00 	vstr	s15, [r3]
	mat_ans[3] = -(S[3]*S[8]-S[5]*S[6])/det;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	330c      	adds	r3, #12
 800402c:	ed93 7a00 	vldr	s14, [r3]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	3320      	adds	r3, #32
 8004034:	edd3 7a00 	vldr	s15, [r3]
 8004038:	ee27 7a27 	vmul.f32	s14, s14, s15
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3314      	adds	r3, #20
 8004040:	edd3 6a00 	vldr	s13, [r3]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3318      	adds	r3, #24
 8004048:	edd3 7a00 	vldr	s15, [r3]
 800404c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004050:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004054:	eef1 6a67 	vneg.f32	s13, s15
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	330c      	adds	r3, #12
 800405c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004064:	edc3 7a00 	vstr	s15, [r3]
	mat_ans[4] = (S[0]*S[8]-S[2]*S[6])/det;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	ed93 7a00 	vldr	s14, [r3]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	3320      	adds	r3, #32
 8004072:	edd3 7a00 	vldr	s15, [r3]
 8004076:	ee27 7a27 	vmul.f32	s14, s14, s15
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	3308      	adds	r3, #8
 800407e:	edd3 6a00 	vldr	s13, [r3]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	3318      	adds	r3, #24
 8004086:	edd3 7a00 	vldr	s15, [r3]
 800408a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800408e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	3310      	adds	r3, #16
 8004096:	ed97 7a03 	vldr	s14, [r7, #12]
 800409a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800409e:	edc3 7a00 	vstr	s15, [r3]
	mat_ans[5] = -(S[0]*S[5]-S[2]*S[3])/det;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	ed93 7a00 	vldr	s14, [r3]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3314      	adds	r3, #20
 80040ac:	edd3 7a00 	vldr	s15, [r3]
 80040b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3308      	adds	r3, #8
 80040b8:	edd3 6a00 	vldr	s13, [r3]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	330c      	adds	r3, #12
 80040c0:	edd3 7a00 	vldr	s15, [r3]
 80040c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80040c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040cc:	eef1 6a67 	vneg.f32	s13, s15
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	3314      	adds	r3, #20
 80040d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80040d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040dc:	edc3 7a00 	vstr	s15, [r3]
	mat_ans[6] = (S[3]*S[7]-S[4]*S[6])/det;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	330c      	adds	r3, #12
 80040e4:	ed93 7a00 	vldr	s14, [r3]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	331c      	adds	r3, #28
 80040ec:	edd3 7a00 	vldr	s15, [r3]
 80040f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3310      	adds	r3, #16
 80040f8:	edd3 6a00 	vldr	s13, [r3]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3318      	adds	r3, #24
 8004100:	edd3 7a00 	vldr	s15, [r3]
 8004104:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004108:	ee77 6a67 	vsub.f32	s13, s14, s15
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	3318      	adds	r3, #24
 8004110:	ed97 7a03 	vldr	s14, [r7, #12]
 8004114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004118:	edc3 7a00 	vstr	s15, [r3]
	mat_ans[7] = -(S[0]*S[7]-S[1]*S[6])/det;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	ed93 7a00 	vldr	s14, [r3]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	331c      	adds	r3, #28
 8004126:	edd3 7a00 	vldr	s15, [r3]
 800412a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	3304      	adds	r3, #4
 8004132:	edd3 6a00 	vldr	s13, [r3]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	3318      	adds	r3, #24
 800413a:	edd3 7a00 	vldr	s15, [r3]
 800413e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004142:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004146:	eef1 6a67 	vneg.f32	s13, s15
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	331c      	adds	r3, #28
 800414e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004152:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004156:	edc3 7a00 	vstr	s15, [r3]
	mat_ans[8] = (S[0]*S[4]-S[1]*S[3])/det;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	ed93 7a00 	vldr	s14, [r3]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	3310      	adds	r3, #16
 8004164:	edd3 7a00 	vldr	s15, [r3]
 8004168:	ee27 7a27 	vmul.f32	s14, s14, s15
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	3304      	adds	r3, #4
 8004170:	edd3 6a00 	vldr	s13, [r3]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	330c      	adds	r3, #12
 8004178:	edd3 7a00 	vldr	s15, [r3]
 800417c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004180:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	3320      	adds	r3, #32
 8004188:	ed97 7a03 	vldr	s14, [r7, #12]
 800418c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004190:	edc3 7a00 	vstr	s15, [r3]
}
 8004194:	bf00      	nop
 8004196:	3718      	adds	r7, #24
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	08017f68 	.word	0x08017f68

080041a0 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	635a      	str	r2, [r3, #52]	; 0x34
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <LL_TIM_OC_GetCompareCH1>:
  * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
  * @param  TIMx Timer instance
  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
  */
__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f06f 0202 	mvn.w	r2, #2
 80041e2:	611a      	str	r2, [r3, #16]
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b02      	cmp	r3, #2
 8004202:	d101      	bne.n	8004208 <LL_TIM_IsActiveFlag_CC1+0x18>
 8004204:	2301      	movs	r3, #1
 8004206:	e000      	b.n	800420a <LL_TIM_IsActiveFlag_CC1+0x1a>
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8004216:	b480      	push	{r7}
 8004218:	b083      	sub	sp, #12
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004226:	2b40      	cmp	r3, #64	; 0x40
 8004228:	bf0c      	ite	eq
 800422a:	2301      	moveq	r3, #1
 800422c:	2300      	movne	r3, #0
 800422e:	b2db      	uxtb	r3, r3
}
 8004230:	4618      	mov	r0, r3
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800424c:	2b80      	cmp	r3, #128	; 0x80
 800424e:	bf0c      	ite	eq
 8004250:	2301      	moveq	r3, #1
 8004252:	2300      	movne	r3, #0
 8004254:	b2db      	uxtb	r3, r3
}
 8004256:	4618      	mov	r0, r3
 8004258:	370c      	adds	r7, #12
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
{
 8004262:	b480      	push	{r7}
 8004264:	b083      	sub	sp, #12
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	f003 0320 	and.w	r3, r3, #32
 8004272:	2b20      	cmp	r3, #32
 8004274:	bf0c      	ite	eq
 8004276:	2301      	moveq	r3, #1
 8004278:	2300      	movne	r3, #0
 800427a:	b2db      	uxtb	r3, r3
}
 800427c:	4618      	mov	r0, r3
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	b2db      	uxtb	r3, r3
}
 8004296:	4618      	mov	r0, r3
 8004298:	370c      	adds	r7, #12
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr

080042a2 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80042a2:	b480      	push	{r7}
 80042a4:	b083      	sub	sp, #12
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
 80042aa:	460b      	mov	r3, r1
 80042ac:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80042ae:	78fa      	ldrb	r2, [r7, #3]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	605a      	str	r2, [r3, #4]
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <ClearBuffer256>:

int jk=0;
int sn = 200;
int16_t step[500]={0};

void ClearBuffer256(void) {
 80042c0:	b480      	push	{r7}
 80042c2:	af00      	add	r7, sp, #0
	gbRxBufferReadPointer = gbRxBufferWritePointer = 0;
 80042c4:	2100      	movs	r1, #0
 80042c6:	4b05      	ldr	r3, [pc, #20]	; (80042dc <ClearBuffer256+0x1c>)
 80042c8:	460a      	mov	r2, r1
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	4b04      	ldr	r3, [pc, #16]	; (80042e0 <ClearBuffer256+0x20>)
 80042ce:	460a      	mov	r2, r1
 80042d0:	701a      	strb	r2, [r3, #0]
}
 80042d2:	bf00      	nop
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	20000204 	.word	0x20000204
 80042e0:	20000205 	.word	0x20000205

080042e4 <CheckNewArrive>:

uint8_t CheckNewArrive(void) {
 80042e4:	b480      	push	{r7}
 80042e6:	af00      	add	r7, sp, #0
	if (gbRxBufferReadPointer != gbRxBufferWritePointer)
 80042e8:	4b07      	ldr	r3, [pc, #28]	; (8004308 <CheckNewArrive+0x24>)
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	b2da      	uxtb	r2, r3
 80042ee:	4b07      	ldr	r3, [pc, #28]	; (800430c <CheckNewArrive+0x28>)
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d001      	beq.n	80042fc <CheckNewArrive+0x18>
		return 1;
 80042f8:	2301      	movs	r3, #1
 80042fa:	e000      	b.n	80042fe <CheckNewArrive+0x1a>
	else
		return 0;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr
 8004308:	20000205 	.word	0x20000205
 800430c:	20000204 	.word	0x20000204

08004310 <TxDByte_DXL>:

void TxDByte_DXL(uint8_t bTxdData) {
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	4603      	mov	r3, r0
 8004318:	71fb      	strb	r3, [r7, #7]

	LL_USART_IsActiveFlag_TC(UART4);
 800431a:	480a      	ldr	r0, [pc, #40]	; (8004344 <TxDByte_DXL+0x34>)
 800431c:	f7ff ff7b 	bl	8004216 <LL_USART_IsActiveFlag_TC>
	LL_USART_TransmitData8(UART4, bTxdData);
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	4619      	mov	r1, r3
 8004324:	4807      	ldr	r0, [pc, #28]	; (8004344 <TxDByte_DXL+0x34>)
 8004326:	f7ff ffbc 	bl	80042a2 <LL_USART_TransmitData8>

	while (LL_USART_IsActiveFlag_TC(UART4) == RESET) {
 800432a:	bf00      	nop
 800432c:	4805      	ldr	r0, [pc, #20]	; (8004344 <TxDByte_DXL+0x34>)
 800432e:	f7ff ff72 	bl	8004216 <LL_USART_IsActiveFlag_TC>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d0f9      	beq.n	800432c <TxDByte_DXL+0x1c>
//	while (LL_USART_IsActiveFlag_TXE(UART4) == RESET) {
//	}

//	printf("bTxData=%x\r\n",bTxdData);
	//printf("TT\r\n");
}
 8004338:	bf00      	nop
 800433a:	bf00      	nop
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40004c00 	.word	0x40004c00

08004348 <RxDByte_DXL>:

uint8_t RxDByte_DXL(void) {
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
	uint8_t bTemp;

	while (1) {
		if (gbRxBufferReadPointer != gbRxBufferWritePointer)
 800434e:	4b0f      	ldr	r3, [pc, #60]	; (800438c <RxDByte_DXL+0x44>)
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	b2da      	uxtb	r2, r3
 8004354:	4b0e      	ldr	r3, [pc, #56]	; (8004390 <RxDByte_DXL+0x48>)
 8004356:	781b      	ldrb	r3, [r3, #0]
 8004358:	b2db      	uxtb	r3, r3
 800435a:	429a      	cmp	r2, r3
 800435c:	d100      	bne.n	8004360 <RxDByte_DXL+0x18>
 800435e:	e7f6      	b.n	800434e <RxDByte_DXL+0x6>
			break;
 8004360:	bf00      	nop
	}

	bTemp = gbpRxInterruptBuffer[gbRxBufferReadPointer];
 8004362:	4b0a      	ldr	r3, [pc, #40]	; (800438c <RxDByte_DXL+0x44>)
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	b2db      	uxtb	r3, r3
 8004368:	461a      	mov	r2, r3
 800436a:	4b0a      	ldr	r3, [pc, #40]	; (8004394 <RxDByte_DXL+0x4c>)
 800436c:	5c9b      	ldrb	r3, [r3, r2]
 800436e:	71fb      	strb	r3, [r7, #7]

	gbRxBufferReadPointer++;
 8004370:	4b06      	ldr	r3, [pc, #24]	; (800438c <RxDByte_DXL+0x44>)
 8004372:	781b      	ldrb	r3, [r3, #0]
 8004374:	b2db      	uxtb	r3, r3
 8004376:	3301      	adds	r3, #1
 8004378:	b2da      	uxtb	r2, r3
 800437a:	4b04      	ldr	r3, [pc, #16]	; (800438c <RxDByte_DXL+0x44>)
 800437c:	701a      	strb	r2, [r3, #0]
//	printf("btemp=%d\r\n",bTemp);
	return bTemp;
 800437e:	79fb      	ldrb	r3, [r7, #7]
}
 8004380:	4618      	mov	r0, r3
 8004382:	370c      	adds	r7, #12
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	20000205 	.word	0x20000205
 8004390:	20000204 	.word	0x20000204
 8004394:	20000104 	.word	0x20000104

08004398 <PrintCommStatus>:

void PrintCommStatus(int CommStatus) {
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
	default:
		TxDString("This is unknown error code!\r\n");
		break;
	}
#endif
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <PrintErrorCode>:

// Print error bit of status packet
void PrintErrorCode() {
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
		TxDString("Overload error!\r\n");

	if (dxl_get_rxpacket_error(ERRBIT_INSTRUCTION) == 1)
		TxDString("Instruction code error!\r\n");
#endif
}
 80043b0:	bf00      	nop
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <TxDWord16>:
void TxDString(uint8_t *bData) {
	while (*bData)
		TxDByte_PC(*bData++);
}

void TxDWord16(uint16_t wSentData) {
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b082      	sub	sp, #8
 80043be:	af00      	add	r7, sp, #0
 80043c0:	4603      	mov	r3, r0
 80043c2:	80fb      	strh	r3, [r7, #6]
	TxDByte16((wSentData >> 8) & 0xff);
 80043c4:	88fb      	ldrh	r3, [r7, #6]
 80043c6:	0a1b      	lsrs	r3, r3, #8
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 f809 	bl	80043e4 <TxDByte16>
	TxDByte16(wSentData & 0xff);
 80043d2:	88fb      	ldrh	r3, [r7, #6]
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 f804 	bl	80043e4 <TxDByte16>
}
 80043dc:	bf00      	nop
 80043de:	3708      	adds	r7, #8
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <TxDByte16>:

void TxDByte16(uint8_t bSentData) {
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	4603      	mov	r3, r0
 80043ec:	71fb      	strb	r3, [r7, #7]
	uint8_t bTmp;

	bTmp = ((uint8_t) (bSentData >> 4) & 0x0f) + (uint8_t) '0';
 80043ee:	79fb      	ldrb	r3, [r7, #7]
 80043f0:	091b      	lsrs	r3, r3, #4
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	3330      	adds	r3, #48	; 0x30
 80043f6:	73fb      	strb	r3, [r7, #15]
	if (bTmp > '9')
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	2b39      	cmp	r3, #57	; 0x39
 80043fc:	d902      	bls.n	8004404 <TxDByte16+0x20>
		bTmp += 7;
 80043fe:	7bfb      	ldrb	r3, [r7, #15]
 8004400:	3307      	adds	r3, #7
 8004402:	73fb      	strb	r3, [r7, #15]
	TxDByte_PC(bTmp);
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	4618      	mov	r0, r3
 8004408:	f000 f814 	bl	8004434 <TxDByte_PC>
	bTmp = (uint8_t) (bSentData & 0x0f) + (uint8_t) '0';
 800440c:	79fb      	ldrb	r3, [r7, #7]
 800440e:	f003 030f 	and.w	r3, r3, #15
 8004412:	b2db      	uxtb	r3, r3
 8004414:	3330      	adds	r3, #48	; 0x30
 8004416:	73fb      	strb	r3, [r7, #15]
	if (bTmp > '9')
 8004418:	7bfb      	ldrb	r3, [r7, #15]
 800441a:	2b39      	cmp	r3, #57	; 0x39
 800441c:	d902      	bls.n	8004424 <TxDByte16+0x40>
		bTmp += 7;
 800441e:	7bfb      	ldrb	r3, [r7, #15]
 8004420:	3307      	adds	r3, #7
 8004422:	73fb      	strb	r3, [r7, #15]
	TxDByte_PC(bTmp);
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	4618      	mov	r0, r3
 8004428:	f000 f804 	bl	8004434 <TxDByte_PC>
}
 800442c:	bf00      	nop
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <TxDByte_PC>:

void TxDByte_PC(uint8_t bTxdData) {
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART2, bTxdData);
 800443e:	79fb      	ldrb	r3, [r7, #7]
 8004440:	4619      	mov	r1, r3
 8004442:	4807      	ldr	r0, [pc, #28]	; (8004460 <TxDByte_PC+0x2c>)
 8004444:	f7ff ff2d 	bl	80042a2 <LL_USART_TransmitData8>
	while (LL_USART_IsActiveFlag_TXE(USART2) == RESET);
 8004448:	bf00      	nop
 800444a:	4805      	ldr	r0, [pc, #20]	; (8004460 <TxDByte_PC+0x2c>)
 800444c:	f7ff fef6 	bl	800423c <LL_USART_IsActiveFlag_TXE>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d0f9      	beq.n	800444a <TxDByte_PC+0x16>
}
 8004456:	bf00      	nop
 8004458:	bf00      	nop
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40004400 	.word	0x40004400

08004464 <TimerInterrupt_1ms>:
///////////////////////////////// computer

void TimerInterrupt_1ms(void) //OLLO CONTROL
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_CC1(TIM2) != RESET) // decided by CCR1_Val
 8004468:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800446c:	f7ff fec0 	bl	80041f0 <LL_TIM_IsActiveFlag_CC1>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d01f      	beq.n	80044b6 <TimerInterrupt_1ms+0x52>
			{
		capture = LL_TIM_OC_GetCompareCH1(TIM2);
 8004476:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800447a:	f7ff fe9f 	bl	80041bc <LL_TIM_OC_GetCompareCH1>
 800447e:	4603      	mov	r3, r0
 8004480:	4a0e      	ldr	r2, [pc, #56]	; (80044bc <TimerInterrupt_1ms+0x58>)
 8004482:	6013      	str	r3, [r2, #0]
		LL_TIM_OC_SetCompareCH1(TIM2, capture + CCR1_Val);
 8004484:	4b0e      	ldr	r3, [pc, #56]	; (80044c0 <TimerInterrupt_1ms+0x5c>)
 8004486:	881b      	ldrh	r3, [r3, #0]
 8004488:	b29b      	uxth	r3, r3
 800448a:	461a      	mov	r2, r3
 800448c:	4b0b      	ldr	r3, [pc, #44]	; (80044bc <TimerInterrupt_1ms+0x58>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4413      	add	r3, r2
 8004492:	4619      	mov	r1, r3
 8004494:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004498:	f7ff fe82 	bl	80041a0 <LL_TIM_OC_SetCompareCH1>

		if (gw1msCounter > 0){
 800449c:	4b09      	ldr	r3, [pc, #36]	; (80044c4 <TimerInterrupt_1ms+0x60>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d004      	beq.n	80044ae <TimerInterrupt_1ms+0x4a>
			gw1msCounter--;
 80044a4:	4b07      	ldr	r3, [pc, #28]	; (80044c4 <TimerInterrupt_1ms+0x60>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3b01      	subs	r3, #1
 80044aa:	4a06      	ldr	r2, [pc, #24]	; (80044c4 <TimerInterrupt_1ms+0x60>)
 80044ac:	6013      	str	r3, [r2, #0]
		}
		LL_TIM_ClearFlag_CC1(TIM2);
 80044ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80044b2:	f7ff fe8f 	bl	80041d4 <LL_TIM_ClearFlag_CC1>
	}
}
 80044b6:	bf00      	nop
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	2000020c 	.word	0x2000020c
 80044c0:	20000050 	.word	0x20000050
 80044c4:	20000208 	.word	0x20000208

080044c8 <RxD0Interrupt>:

void RxD0Interrupt(void) {
 80044c8:	b598      	push	{r3, r4, r7, lr}
 80044ca:	af00      	add	r7, sp, #0

	if (LL_USART_IsEnabledIT_RXNE(UART4) != RESET) {
 80044cc:	480b      	ldr	r0, [pc, #44]	; (80044fc <RxD0Interrupt+0x34>)
 80044ce:	f7ff fec8 	bl	8004262 <LL_USART_IsEnabledIT_RXNE>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00e      	beq.n	80044f6 <RxD0Interrupt+0x2e>
		gbpRxInterruptBuffer[gbRxBufferWritePointer++] = LL_USART_ReceiveData8(UART4);
 80044d8:	4b09      	ldr	r3, [pc, #36]	; (8004500 <RxD0Interrupt+0x38>)
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	b2d1      	uxtb	r1, r2
 80044e2:	4a07      	ldr	r2, [pc, #28]	; (8004500 <RxD0Interrupt+0x38>)
 80044e4:	7011      	strb	r1, [r2, #0]
 80044e6:	461c      	mov	r4, r3
 80044e8:	4804      	ldr	r0, [pc, #16]	; (80044fc <RxD0Interrupt+0x34>)
 80044ea:	f7ff fecd 	bl	8004288 <LL_USART_ReceiveData8>
 80044ee:	4603      	mov	r3, r0
 80044f0:	461a      	mov	r2, r3
 80044f2:	4b04      	ldr	r3, [pc, #16]	; (8004504 <RxD0Interrupt+0x3c>)
 80044f4:	551a      	strb	r2, [r3, r4]
	}
}
 80044f6:	bf00      	nop
 80044f8:	bd98      	pop	{r3, r4, r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40004c00 	.word	0x40004c00
 8004500:	20000204 	.word	0x20000204
 8004504:	20000104 	.word	0x20000104

08004508 <StartDiscount>:

void mDelay(uint32_t nTime) {
	HAL_Delay(nTime);
}

void StartDiscount(int32_t StartTime) {
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
	gw1msCounter = StartTime;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a04      	ldr	r2, [pc, #16]	; (8004524 <StartDiscount+0x1c>)
 8004514:	6013      	str	r3, [r2, #0]
}
 8004516:	bf00      	nop
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	20000208 	.word	0x20000208

08004528 <CheckTimeOut>:

uint8_t CheckTimeOut(void) {
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if (gw1msCounter == 0)
 800452c:	4b05      	ldr	r3, [pc, #20]	; (8004544 <CheckTimeOut+0x1c>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d101      	bne.n	8004538 <CheckTimeOut+0x10>
		return 1;
 8004534:	2301      	movs	r3, #1
 8004536:	e000      	b.n	800453a <CheckTimeOut+0x12>
	else
		return 0;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr
 8004544:	20000208 	.word	0x20000208

08004548 <Motor>:

//////////////////////////
void Motor() {	//test function , have to define DEBUGMX in line 8 to know MxMotor Status
 8004548:	b580      	push	{r7, lr}
 800454a:	af00      	add	r7, sp, #0

	dxl_initialize(0, 1);	// just remind you to setup the Mxmotor baud rate
 800454c:	2101      	movs	r1, #1
 800454e:	2000      	movs	r0, #0
 8004550:	f001 fdbc 	bl	80060cc <dxl_initialize>

	bMoving = dxl_read_byte(MOTOR_ID, P_MOVING);	//check the motor is moving or not; less than 200us Tx+Rx
 8004554:	212e      	movs	r1, #46	; 0x2e
 8004556:	2001      	movs	r0, #1
 8004558:	f001 ffe6 	bl	8006528 <dxl_read_byte>
 800455c:	4603      	mov	r3, r0
 800455e:	b2da      	uxtb	r2, r3
 8004560:	4b1c      	ldr	r3, [pc, #112]	; (80045d4 <Motor+0x8c>)
 8004562:	701a      	strb	r2, [r3, #0]
	CommStatus = dxl_get_result();
 8004564:	f001 ff9c 	bl	80064a0 <dxl_get_result>
 8004568:	4603      	mov	r3, r0
 800456a:	b2da      	uxtb	r2, r3
 800456c:	4b1a      	ldr	r3, [pc, #104]	; (80045d8 <Motor+0x90>)
 800456e:	701a      	strb	r2, [r3, #0]
	if (CommStatus == COMM_RXSUCCESS) {
 8004570:	4b19      	ldr	r3, [pc, #100]	; (80045d8 <Motor+0x90>)
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d125      	bne.n	80045c4 <Motor+0x7c>
		if (bMoving == 0) {
 8004578:	4b16      	ldr	r3, [pc, #88]	; (80045d4 <Motor+0x8c>)
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d106      	bne.n	800458e <Motor+0x46>

			// Write goal position
			dxl_write_word(MOTOR_ID, P_GOAL_POSITION_L, GoalPos);	//it is position moving //GoalPos
 8004580:	4b16      	ldr	r3, [pc, #88]	; (80045dc <Motor+0x94>)
 8004582:	881b      	ldrh	r3, [r3, #0]
 8004584:	461a      	mov	r2, r3
 8004586:	211e      	movs	r1, #30
 8004588:	2001      	movs	r0, #1
 800458a:	f002 f829 	bl	80065e0 <dxl_write_word>
		}

		PrintErrorCode();
 800458e:	f7ff ff0d 	bl	80043ac <PrintErrorCode>

		// Read present position
		wPresentPos = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 8004592:	2124      	movs	r1, #36	; 0x24
 8004594:	2001      	movs	r0, #1
 8004596:	f001 fff1 	bl	800657c <dxl_read_word>
 800459a:	4603      	mov	r3, r0
 800459c:	b29a      	uxth	r2, r3
 800459e:	4b10      	ldr	r3, [pc, #64]	; (80045e0 <Motor+0x98>)
 80045a0:	801a      	strh	r2, [r3, #0]
		TxDWord16(GoalPos);		//bit4~bit7 is current position
 80045a2:	4b0e      	ldr	r3, [pc, #56]	; (80045dc <Motor+0x94>)
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f7ff ff07 	bl	80043ba <TxDWord16>
		//TxDString("   ");
		TxDWord16(wPresentPos);
 80045ac:	4b0c      	ldr	r3, [pc, #48]	; (80045e0 <Motor+0x98>)
 80045ae:	881b      	ldrh	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7ff ff02 	bl	80043ba <TxDWord16>
		TxDByte_PC('\r');
 80045b6:	200d      	movs	r0, #13
 80045b8:	f7ff ff3c 	bl	8004434 <TxDByte_PC>
		TxDByte_PC('\n');
 80045bc:	200a      	movs	r0, #10
 80045be:	f7ff ff39 	bl	8004434 <TxDByte_PC>
	} else
		PrintCommStatus(CommStatus);
}
 80045c2:	e004      	b.n	80045ce <Motor+0x86>
		PrintCommStatus(CommStatus);
 80045c4:	4b04      	ldr	r3, [pc, #16]	; (80045d8 <Motor+0x90>)
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff fee5 	bl	8004398 <PrintCommStatus>
}
 80045ce:	bf00      	nop
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20000212 	.word	0x20000212
 80045d8:	20000213 	.word	0x20000213
 80045dc:	20000052 	.word	0x20000052
 80045e0:	20000210 	.word	0x20000210

080045e4 <AngleLimit>:
	dxl_write_byte(MOTOR_ID, P_GAIN, Pgain);
	dxl_write_byte(MOTOR_ID, I_GAIN, Igain);
	dxl_write_byte(MOTOR_ID, D_GAIN, Dgain);
}

void AngleLimit(uint16_t upper_bound, uint16_t lower_bound){
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	4603      	mov	r3, r0
 80045ec:	460a      	mov	r2, r1
 80045ee:	80fb      	strh	r3, [r7, #6]
 80045f0:	4613      	mov	r3, r2
 80045f2:	80bb      	strh	r3, [r7, #4]
	dxl_write_word(MOTOR_ID, CCW_LIMIT, upper_bound);
 80045f4:	88fb      	ldrh	r3, [r7, #6]
 80045f6:	461a      	mov	r2, r3
 80045f8:	2108      	movs	r1, #8
 80045fa:	2001      	movs	r0, #1
 80045fc:	f001 fff0 	bl	80065e0 <dxl_write_word>
	dxl_write_word(MOTOR_ID, CW_LIMIT , lower_bound);
 8004600:	88bb      	ldrh	r3, [r7, #4]
 8004602:	461a      	mov	r2, r3
 8004604:	2106      	movs	r1, #6
 8004606:	2001      	movs	r0, #1
 8004608:	f001 ffea 	bl	80065e0 <dxl_write_word>
}
 800460c:	bf00      	nop
 800460e:	3708      	adds	r7, #8
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	619a      	str	r2, [r3, #24]
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	041a      	lsls	r2, r3, #16
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	619a      	str	r2, [r3, #24]
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr

0800464e <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800464e:	b480      	push	{r7}
 8004650:	b085      	sub	sp, #20
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
 8004656:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	4013      	ands	r3, r2
 8004664:	041a      	lsls	r2, r3, #16
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	43d9      	mvns	r1, r3
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	400b      	ands	r3, r1
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	619a      	str	r2, [r3, #24]
}
 8004674:	bf00      	nop
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <SPIdelay>:
 */

#include "spi.h"
#include "OpenIMU.h"

void SPIdelay() { 				// SPI write need to some time
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
	int i = 0;
 8004686:	2300      	movs	r3, #0
 8004688:	607b      	str	r3, [r7, #4]
	while (i <= 500) {
 800468a:	e006      	b.n	800469a <SPIdelay+0x1a>
		LL_GPIO_TogglePin(GPIOA, LD2_Pin);
 800468c:	2120      	movs	r1, #32
 800468e:	4807      	ldr	r0, [pc, #28]	; (80046ac <SPIdelay+0x2c>)
 8004690:	f7ff ffdd 	bl	800464e <LL_GPIO_TogglePin>
		i = i + 1;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3301      	adds	r3, #1
 8004698:	607b      	str	r3, [r7, #4]
	while (i <= 500) {
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80046a0:	ddf4      	ble.n	800468c <SPIdelay+0xc>
	}
}
 80046a2:	bf00      	nop
 80046a4:	bf00      	nop
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	40020000 	.word	0x40020000

080046b0 <openIMU>:

void openIMU(float *theta_x, float *acc, float *gyro, float *theta_y) {
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b09c      	sub	sp, #112	; 0x70
 80046b4:	af02      	add	r7, sp, #8
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
 80046bc:	603b      	str	r3, [r7, #0]
	uint8_t NUL[2] = { 0x00, 0x00 };
 80046be:	2300      	movs	r3, #0
 80046c0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	uint8_t Reno[2]; //Receive nothing
	uint8_t theta_address[2] = { 0x00, 0x3D };						//AHRS data
 80046c4:	f44f 5374 	mov.w	r3, #15616	; 0x3d00
 80046c8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	uint8_t Stat_theta[2];
	uint8_t tmp[2];							//SPI receive data higher than 8 bit
	uint8_t Temperature_theta[2];
	LL_GPIO_ResetOutputPin(GPIOA, SPI_CSG_Pin);				//start spi talking
 80046cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80046d0:	48db      	ldr	r0, [pc, #876]	; (8004a40 <openIMU+0x390>)
 80046d2:	f7ff ffad 	bl	8004630 <LL_GPIO_ResetOutputPin>

	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &theta_address, (uint8_t*) &Reno,1U, HAL_MAX_DELAY);
 80046d6:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80046da:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80046de:	f04f 33ff 	mov.w	r3, #4294967295
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	2301      	movs	r3, #1
 80046e6:	48d7      	ldr	r0, [pc, #860]	; (8004a44 <openIMU+0x394>)
 80046e8:	f00a fd1f 	bl	800f12a <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &Stat_theta, 1U,HAL_MAX_DELAY);		//receive data
 80046ec:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80046f0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80046f4:	f04f 33ff 	mov.w	r3, #4294967295
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	2301      	movs	r3, #1
 80046fc:	48d1      	ldr	r0, [pc, #836]	; (8004a44 <openIMU+0x394>)
 80046fe:	f00a fd14 	bl	800f12a <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 8004702:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004706:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800470a:	f04f 33ff 	mov.w	r3, #4294967295
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	2301      	movs	r3, #1
 8004712:	48cc      	ldr	r0, [pc, #816]	; (8004a44 <openIMU+0x394>)
 8004714:	f00a fd09 	bl	800f12a <HAL_SPI_TransmitReceive>
	int16_t Rxtx = tmp[1] << 8 | tmp[0]; //rho
 8004718:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800471c:	021b      	lsls	r3, r3, #8
 800471e:	b21a      	sxth	r2, r3
 8004720:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004724:	b21b      	sxth	r3, r3
 8004726:	4313      	orrs	r3, r2
 8004728:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 800472c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004730:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004734:	f04f 33ff 	mov.w	r3, #4294967295
 8004738:	9300      	str	r3, [sp, #0]
 800473a:	2301      	movs	r3, #1
 800473c:	48c1      	ldr	r0, [pc, #772]	; (8004a44 <openIMU+0x394>)
 800473e:	f00a fcf4 	bl	800f12a <HAL_SPI_TransmitReceive>
	int16_t Rxty = tmp[1] << 8 | tmp[0]; //pitch
 8004742:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8004746:	021b      	lsls	r3, r3, #8
 8004748:	b21a      	sxth	r2, r3
 800474a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800474e:	b21b      	sxth	r3, r3
 8004750:	4313      	orrs	r3, r2
 8004752:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL, (uint8_t*) &tmp, 1U,HAL_MAX_DELAY);
 8004756:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800475a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800475e:	f04f 33ff 	mov.w	r3, #4294967295
 8004762:	9300      	str	r3, [sp, #0]
 8004764:	2301      	movs	r3, #1
 8004766:	48b7      	ldr	r0, [pc, #732]	; (8004a44 <openIMU+0x394>)
 8004768:	f00a fcdf 	bl	800f12a <HAL_SPI_TransmitReceive>
//	int16_t Rxtz = tmp[1] << 8 | tmp[0]; //yo
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &NUL,(uint8_t*) &Temperature_theta, 1U, HAL_MAX_DELAY);
 800476c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8004770:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004774:	f04f 33ff 	mov.w	r3, #4294967295
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	2301      	movs	r3, #1
 800477c:	48b1      	ldr	r0, [pc, #708]	; (8004a44 <openIMU+0x394>)
 800477e:	f00a fcd4 	bl	800f12a <HAL_SPI_TransmitReceive>
//	SPIdelay();
	LL_GPIO_SetOutputPin(GPIOA, SPI_CSG_Pin);				//end spi talking
 8004782:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004786:	48ae      	ldr	r0, [pc, #696]	; (8004a40 <openIMU+0x390>)
 8004788:	f7ff ff44 	bl	8004614 <LL_GPIO_SetOutputPin>
	*theta_x = Rxtx * Tpy + Tdy;
 800478c:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	; 0x66
 8004790:	ee07 3a90 	vmov	s15, r3
 8004794:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004798:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8004a48 <openIMU+0x398>
 800479c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047a0:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8004a4c <openIMU+0x39c>
 80047a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	edc3 7a00 	vstr	s15, [r3]
	*theta_y = -(Rxty * Tpy + Tdy);
 80047ae:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 80047b2:	ee07 3a90 	vmov	s15, r3
 80047b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047ba:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8004a48 <openIMU+0x398>
 80047be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047c2:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 8004a4c <openIMU+0x39c>
 80047c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047ca:	eef1 7a67 	vneg.f32	s15, s15
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	edc3 7a00 	vstr	s15, [r3]
//	*theta_z = Rxtz * Tpy + Tdy;

	SPIdelay();
 80047d4:	f7ff ff54 	bl	8004680 <SPIdelay>
	uint8_t imu_address[2] = {0x00,0x3E};										//AHRS data
 80047d8:	f44f 5378 	mov.w	r3, #15872	; 0x3e00
 80047dc:	863b      	strh	r3, [r7, #48]	; 0x30
	uint8_t Rxax[2];
	uint8_t Rxay[2];
	uint8_t Rxaz[2];
	uint8_t Temperature[2];

	LL_GPIO_ResetOutputPin(GPIOA, SPI_CSG_Pin);				//start spi talking
 80047de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80047e2:	4897      	ldr	r0, [pc, #604]	; (8004a40 <openIMU+0x390>)
 80047e4:	f7ff ff24 	bl	8004630 <LL_GPIO_ResetOutputPin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&imu_address, (uint8_t*)&Reno, 1U, HAL_MAX_DELAY);
 80047e8:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80047ec:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80047f0:	f04f 33ff 	mov.w	r3, #4294967295
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	2301      	movs	r3, #1
 80047f8:	4892      	ldr	r0, [pc, #584]	; (8004a44 <openIMU+0x394>)
 80047fa:	f00a fc96 	bl	800f12a <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Stat, 1U, HAL_MAX_DELAY);	//receive data
 80047fe:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8004802:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004806:	f04f 33ff 	mov.w	r3, #4294967295
 800480a:	9300      	str	r3, [sp, #0]
 800480c:	2301      	movs	r3, #1
 800480e:	488d      	ldr	r0, [pc, #564]	; (8004a44 <openIMU+0x394>)
 8004810:	f00a fc8b 	bl	800f12a <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgx, 1U, HAL_MAX_DELAY);
 8004814:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004818:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800481c:	f04f 33ff 	mov.w	r3, #4294967295
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	2301      	movs	r3, #1
 8004824:	4887      	ldr	r0, [pc, #540]	; (8004a44 <openIMU+0x394>)
 8004826:	f00a fc80 	bl	800f12a <HAL_SPI_TransmitReceive>
	int16_t Rxgx_dot = Rxgx[1] << 8 | Rxgx[0];
 800482a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800482e:	021b      	lsls	r3, r3, #8
 8004830:	b21a      	sxth	r2, r3
 8004832:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004836:	b21b      	sxth	r3, r3
 8004838:	4313      	orrs	r3, r2
 800483a:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgy, 1U, HAL_MAX_DELAY);
 800483e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004842:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004846:	f04f 33ff 	mov.w	r3, #4294967295
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	2301      	movs	r3, #1
 800484e:	487d      	ldr	r0, [pc, #500]	; (8004a44 <openIMU+0x394>)
 8004850:	f00a fc6b 	bl	800f12a <HAL_SPI_TransmitReceive>
	int16_t Rxgy_dot = Rxgy[1] << 8 | Rxgy[0];
 8004854:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	b21a      	sxth	r2, r3
 800485c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004860:	b21b      	sxth	r3, r3
 8004862:	4313      	orrs	r3, r2
 8004864:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxgz, 1U, HAL_MAX_DELAY);
 8004868:	f107 0220 	add.w	r2, r7, #32
 800486c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004870:	f04f 33ff 	mov.w	r3, #4294967295
 8004874:	9300      	str	r3, [sp, #0]
 8004876:	2301      	movs	r3, #1
 8004878:	4872      	ldr	r0, [pc, #456]	; (8004a44 <openIMU+0x394>)
 800487a:	f00a fc56 	bl	800f12a <HAL_SPI_TransmitReceive>
	int16_t Rxgz_dot = Rxgz[1] << 8 | Rxgz[0];
 800487e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004882:	021b      	lsls	r3, r3, #8
 8004884:	b21a      	sxth	r2, r3
 8004886:	f897 3020 	ldrb.w	r3, [r7, #32]
 800488a:	b21b      	sxth	r3, r3
 800488c:	4313      	orrs	r3, r2
 800488e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxax, 1U, HAL_MAX_DELAY);
 8004892:	f107 021c 	add.w	r2, r7, #28
 8004896:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800489a:	f04f 33ff 	mov.w	r3, #4294967295
 800489e:	9300      	str	r3, [sp, #0]
 80048a0:	2301      	movs	r3, #1
 80048a2:	4868      	ldr	r0, [pc, #416]	; (8004a44 <openIMU+0x394>)
 80048a4:	f00a fc41 	bl	800f12a <HAL_SPI_TransmitReceive>
	int16_t Rxax_dot = Rxax[1] << 8 | Rxax[0];
 80048a8:	7f7b      	ldrb	r3, [r7, #29]
 80048aa:	021b      	lsls	r3, r3, #8
 80048ac:	b21a      	sxth	r2, r3
 80048ae:	7f3b      	ldrb	r3, [r7, #28]
 80048b0:	b21b      	sxth	r3, r3
 80048b2:	4313      	orrs	r3, r2
 80048b4:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxay, 1U, HAL_MAX_DELAY);
 80048b8:	f107 0218 	add.w	r2, r7, #24
 80048bc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80048c0:	f04f 33ff 	mov.w	r3, #4294967295
 80048c4:	9300      	str	r3, [sp, #0]
 80048c6:	2301      	movs	r3, #1
 80048c8:	485e      	ldr	r0, [pc, #376]	; (8004a44 <openIMU+0x394>)
 80048ca:	f00a fc2e 	bl	800f12a <HAL_SPI_TransmitReceive>
	int16_t Rxay_dot = Rxay[1] << 8 | Rxay[0];
 80048ce:	7e7b      	ldrb	r3, [r7, #25]
 80048d0:	021b      	lsls	r3, r3, #8
 80048d2:	b21a      	sxth	r2, r3
 80048d4:	7e3b      	ldrb	r3, [r7, #24]
 80048d6:	b21b      	sxth	r3, r3
 80048d8:	4313      	orrs	r3, r2
 80048da:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Rxaz, 1U, HAL_MAX_DELAY);
 80048de:	f107 0214 	add.w	r2, r7, #20
 80048e2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80048e6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	2301      	movs	r3, #1
 80048ee:	4855      	ldr	r0, [pc, #340]	; (8004a44 <openIMU+0x394>)
 80048f0:	f00a fc1b 	bl	800f12a <HAL_SPI_TransmitReceive>
	int16_t Rxaz_dot = Rxaz[1] << 8 | Rxaz[0];
 80048f4:	7d7b      	ldrb	r3, [r7, #21]
 80048f6:	021b      	lsls	r3, r3, #8
 80048f8:	b21a      	sxth	r2, r3
 80048fa:	7d3b      	ldrb	r3, [r7, #20]
 80048fc:	b21b      	sxth	r3, r3
 80048fe:	4313      	orrs	r3, r2
 8004900:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&NUL, (uint8_t*) &Temperature, 1U,HAL_MAX_DELAY);
 8004904:	f107 0210 	add.w	r2, r7, #16
 8004908:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800490c:	f04f 33ff 	mov.w	r3, #4294967295
 8004910:	9300      	str	r3, [sp, #0]
 8004912:	2301      	movs	r3, #1
 8004914:	484b      	ldr	r0, [pc, #300]	; (8004a44 <openIMU+0x394>)
 8004916:	f00a fc08 	bl	800f12a <HAL_SPI_TransmitReceive>
	LL_GPIO_SetOutputPin(GPIOA, SPI_CSG_Pin);				//end spi talking
 800491a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800491e:	4848      	ldr	r0, [pc, #288]	; (8004a40 <openIMU+0x390>)
 8004920:	f7ff fe78 	bl	8004614 <LL_GPIO_SetOutputPin>

	gyro[0] = Rxgx_dot*Gpy1+Gdx;
 8004924:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	; 0x62
 8004928:	ee07 3a90 	vmov	s15, r3
 800492c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004930:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8004a50 <openIMU+0x3a0>
 8004934:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004938:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8004a4c <openIMU+0x39c>
 800493c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	edc3 7a00 	vstr	s15, [r3]
	gyro[1] = -(Rxgy_dot*Gpy1+Gdy);
 8004946:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 800494a:	ee07 3a90 	vmov	s15, r3
 800494e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004952:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8004a50 <openIMU+0x3a0>
 8004956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800495a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8004a4c <openIMU+0x39c>
 800495e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3304      	adds	r3, #4
 8004966:	eef1 7a67 	vneg.f32	s15, s15
 800496a:	edc3 7a00 	vstr	s15, [r3]
	gyro[2] = -(Rxgz_dot*Gpy1+Gdz);
 800496e:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8004972:	ee07 3a90 	vmov	s15, r3
 8004976:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800497a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8004a50 <openIMU+0x3a0>
 800497e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004982:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8004a54 <openIMU+0x3a4>
 8004986:	ee77 7a87 	vadd.f32	s15, s15, s14
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	3308      	adds	r3, #8
 800498e:	eef1 7a67 	vneg.f32	s15, s15
 8004992:	edc3 7a00 	vstr	s15, [r3]

	acc[0] = Rxax_dot*Gac*GRAVITY;
 8004996:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	; 0x5c
 800499a:	ee07 3a90 	vmov	s15, r3
 800499e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049a2:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8004a58 <openIMU+0x3a8>
 80049a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049aa:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8004a5c <openIMU+0x3ac>
 80049ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	edc3 7a00 	vstr	s15, [r3]
	acc[1] = Rxay_dot*Gac*GRAVITY;
 80049b8:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	; 0x5a
 80049bc:	ee07 3a90 	vmov	s15, r3
 80049c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049c4:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8004a58 <openIMU+0x3a8>
 80049c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	3304      	adds	r3, #4
 80049d0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004a5c <openIMU+0x3ac>
 80049d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049d8:	edc3 7a00 	vstr	s15, [r3]
	acc[2] = Rxaz_dot*Gac*GRAVITY;
 80049dc:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	; 0x58
 80049e0:	ee07 3a90 	vmov	s15, r3
 80049e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049e8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004a58 <openIMU+0x3a8>
 80049ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	3308      	adds	r3, #8
 80049f4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004a5c <openIMU+0x3ac>
 80049f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049fc:	edc3 7a00 	vstr	s15, [r3]

#ifdef DEBUGOPENIMU
	// acc:   [ax, ay, az]
	// gyro:  [roll_d, pitch_d, yaw_d]

	int aa = *theta_x * (180/PI)*1000;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	edd3 7a00 	vldr	s15, [r3]
 8004a06:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8004a60 <openIMU+0x3b0>
 8004a0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a0e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004a64 <openIMU+0x3b4>
 8004a12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a1a:	ee17 3a90 	vmov	r3, s15
 8004a1e:	657b      	str	r3, [r7, #84]	; 0x54
//	int aa = acc[0]*1000;
	int bb = gyro[0]*(180/PI)*1000;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	edd3 7a00 	vldr	s15, [r3]
 8004a26:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004a60 <openIMU+0x3b0>
 8004a2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a2e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004a64 <openIMU+0x3b4>
 8004a32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a3a:	ee17 3a90 	vmov	r3, s15
 8004a3e:	e013      	b.n	8004a68 <openIMU+0x3b8>
 8004a40:	40020000 	.word	0x40020000
 8004a44:	20000dc8 	.word	0x20000dc8
 8004a48:	394b59b0 	.word	0x394b59b0
 8004a4c:	00000000 	.word	0x00000000
 8004a50:	3936f9fd 	.word	0x3936f9fd
 8004a54:	3a095d0b 	.word	0x3a095d0b
 8004a58:	3983126f 	.word	0x3983126f
 8004a5c:	411ce80a 	.word	0x411ce80a
 8004a60:	42652ee4 	.word	0x42652ee4
 8004a64:	447a0000 	.word	0x447a0000
 8004a68:	653b      	str	r3, [r7, #80]	; 0x50
//	int bb = *theta_y * (180/PI)*1000;
//	printf("%d,%d\r\n", aa, bb);

	int cc = acc[2]*1000;
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	3308      	adds	r3, #8
 8004a6e:	edd3 7a00 	vldr	s15, [r3]
 8004a72:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 8004a64 <openIMU+0x3b4>
 8004a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004a7e:	ee17 3a90 	vmov	r3, s15
 8004a82:	64fb      	str	r3, [r7, #76]	; 0x4c
//	int bb = gyro[1]*1000 * (180/PI);
//	int cc = (gyro[2]/cosf(*theta_x))*1000 * (180/PI);
//	printf("%d,%d,%d\r\n",aa,bb,cc);
	printf("%d\r\n",cc);
 8004a84:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8004a86:	4803      	ldr	r0, [pc, #12]	; (8004a94 <openIMU+0x3e4>)
 8004a88:	f012 f96c 	bl	8016d64 <iprintf>
#endif
}
 8004a8c:	bf00      	nop
 8004a8e:	3768      	adds	r7, #104	; 0x68
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	08017f7c 	.word	0x08017f7c

08004a98 <LowpassFilter>:
//	printf("%.3f,%.3f\r\n", tracking_cmd, *delta_output);
//	printf("= %4.3f %4.3f %4.3f\r\n",*delta_output, *remote ,delta_control);
//	printf("%.3f\r\n", delta_control);
}

float LowpassFilter(float input, float output_old, float frequency, float dt) {
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	ed87 0a03 	vstr	s0, [r7, #12]
 8004aa2:	edc7 0a02 	vstr	s1, [r7, #8]
 8004aa6:	ed87 1a01 	vstr	s2, [r7, #4]
 8004aaa:	edc7 1a00 	vstr	s3, [r7]
	float output = 0;
 8004aae:	f04f 0300 	mov.w	r3, #0
 8004ab2:	617b      	str	r3, [r7, #20]
	output = (output_old + frequency * dt * input) / (1 + frequency * dt);
 8004ab4:	ed97 7a01 	vldr	s14, [r7, #4]
 8004ab8:	edd7 7a00 	vldr	s15, [r7]
 8004abc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ac0:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ac4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ac8:	edd7 7a02 	vldr	s15, [r7, #8]
 8004acc:	ee77 6a27 	vadd.f32	s13, s14, s15
 8004ad0:	ed97 7a01 	vldr	s14, [r7, #4]
 8004ad4:	edd7 7a00 	vldr	s15, [r7]
 8004ad8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004adc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ae0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ae4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ae8:	edc7 7a05 	vstr	s15, [r7, #20]
	return output;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	ee07 3a90 	vmov	s15, r3
}
 8004af2:	eeb0 0a67 	vmov.f32	s0, s15
 8004af6:	371c      	adds	r7, #28
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr

08004b00 <Qangle>:
 *      Author: ldsc8
 */
#include "QuadrantAngle.h"
#include "main.h"

void Qangle(float *angle) {
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
	while ((*angle > PI) || (*angle <= -PI)) {
 8004b08:	e01c      	b.n	8004b44 <Qangle+0x44>
		if (*angle > 0) {
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	edd3 7a00 	vldr	s15, [r3]
 8004b10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b18:	dd0a      	ble.n	8004b30 <Qangle+0x30>
			*angle = *angle - 2 * PI;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	edd3 7a00 	vldr	s15, [r3]
 8004b20:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8004b7c <Qangle+0x7c>
 8004b24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	edc3 7a00 	vstr	s15, [r3]
 8004b2e:	e009      	b.n	8004b44 <Qangle+0x44>
		} else {
			*angle = *angle + 2 * PI;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	edd3 7a00 	vldr	s15, [r3]
 8004b36:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8004b7c <Qangle+0x7c>
 8004b3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	edc3 7a00 	vstr	s15, [r3]
	while ((*angle > PI) || (*angle <= -PI)) {
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	edd3 7a00 	vldr	s15, [r3]
 8004b4a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004b80 <Qangle+0x80>
 8004b4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b56:	dcd8      	bgt.n	8004b0a <Qangle+0xa>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	edd3 7a00 	vldr	s15, [r3]
 8004b5e:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8004b84 <Qangle+0x84>
 8004b62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b6a:	d9ce      	bls.n	8004b0a <Qangle+0xa>
		}
	}
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40c90fd8 	.word	0x40c90fd8
 8004b80:	40490fd8 	.word	0x40490fd8
 8004b84:	c0490fd8 	.word	0xc0490fd8

08004b88 <Tracking>:

#define GPSRTK 0

void Tracking(float *mu, float *begin_point, float *end_point, float *circle_point,
		float radius, uint8_t turn_flag, uint8_t* line, uint32_t *time_shift,
		float *control,float *stateD) {
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b0ac      	sub	sp, #176	; 0xb0
 8004b8c:	af06      	add	r7, sp, #24
 8004b8e:	6178      	str	r0, [r7, #20]
 8004b90:	6139      	str	r1, [r7, #16]
 8004b92:	60fa      	str	r2, [r7, #12]
 8004b94:	60bb      	str	r3, [r7, #8]
 8004b96:	ed87 0a01 	vstr	s0, [r7, #4]

//	////////////////////////////////////// Parameter Tracking
//
	float change_time = 0.1f;		// if (Xd,Yd) and end_point distance less than 10 centimeter , line will change stage
 8004b9a:	4b98      	ldr	r3, [pc, #608]	; (8004dfc <Tracking+0x274>)
 8004b9c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	float velocity_range_in_line[2] = { 2.0f, 2.0f };
 8004ba0:	4a97      	ldr	r2, [pc, #604]	; (8004e00 <Tracking+0x278>)
 8004ba2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004ba6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004baa:	e883 0003 	stmia.w	r3, {r0, r1}
	float velocity_range_in_circle[2] = { 2.0f, 2.0f };
 8004bae:	4a94      	ldr	r2, [pc, #592]	; (8004e00 <Tracking+0x278>)
 8004bb0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004bb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004bb8:	e883 0003 	stmia.w	r3, {r0, r1}
//
//	////////////////////////////////////// Parameter Tracking

	float vd = 0.0f;
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	67fb      	str	r3, [r7, #124]	; 0x7c
	float wd = 0.0f;
 8004bc2:	f04f 0300 	mov.w	r3, #0
 8004bc6:	67bb      	str	r3, [r7, #120]	; 0x78


	uint32_t clock_time = HAL_GetTick();
 8004bc8:	f008 fc44 	bl	800d454 <HAL_GetTick>
 8004bcc:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	clock_time = clock_time - *time_shift;
 8004bd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	if (turn_flag == 0) {
 8004be0:	f897 30a0 	ldrb.w	r3, [r7, #160]	; 0xa0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d111      	bne.n	8004c0c <Tracking+0x84>

		WayPointLine(&vd, &wd, stateD, begin_point, end_point, velocity_range_in_line, clock_time);
 8004be8:	f107 0178 	add.w	r1, r7, #120	; 0x78
 8004bec:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 8004bf0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004bf4:	9302      	str	r3, [sp, #8]
 8004bf6:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004bfa:	9301      	str	r3, [sp, #4]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	9300      	str	r3, [sp, #0]
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004c06:	f000 f903 	bl	8004e10 <WayPointLine>
 8004c0a:	e018      	b.n	8004c3e <Tracking+0xb6>
	} else {

		WayPointCircle(&vd, &wd, stateD, begin_point, end_point, velocity_range_in_circle, circle_point, radius, clock_time, *line);
 8004c0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	f107 0178 	add.w	r1, r7, #120	; 0x78
 8004c16:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 8004c1a:	9304      	str	r3, [sp, #16]
 8004c1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c20:	9303      	str	r3, [sp, #12]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	9302      	str	r3, [sp, #8]
 8004c26:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004c2a:	9301      	str	r3, [sp, #4]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	ed97 0a01 	vldr	s0, [r7, #4]
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004c3a:	f000 f9d7 	bl	8004fec <WayPointCircle>
	}

	float Rotate2Bike[9] = { 0.0f };
 8004c3e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004c42:	2224      	movs	r2, #36	; 0x24
 8004c44:	2100      	movs	r1, #0
 8004c46:	4618      	mov	r0, r3
 8004c48:	f012 f884 	bl	8016d54 <memset>
	Rotate2Bike[0] = cosf(mu[2]);
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	3308      	adds	r3, #8
 8004c50:	edd3 7a00 	vldr	s15, [r3]
 8004c54:	eeb0 0a67 	vmov.f32	s0, s15
 8004c58:	f00e fca6 	bl	80135a8 <cosf>
 8004c5c:	eef0 7a40 	vmov.f32	s15, s0
 8004c60:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	Rotate2Bike[1] = sinf(mu[2]);
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	3308      	adds	r3, #8
 8004c68:	edd3 7a00 	vldr	s15, [r3]
 8004c6c:	eeb0 0a67 	vmov.f32	s0, s15
 8004c70:	f00e fce6 	bl	8013640 <sinf>
 8004c74:	eef0 7a40 	vmov.f32	s15, s0
 8004c78:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	Rotate2Bike[3] = -sinf(mu[2]);
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	3308      	adds	r3, #8
 8004c80:	edd3 7a00 	vldr	s15, [r3]
 8004c84:	eeb0 0a67 	vmov.f32	s0, s15
 8004c88:	f00e fcda 	bl	8013640 <sinf>
 8004c8c:	eef0 7a40 	vmov.f32	s15, s0
 8004c90:	eef1 7a67 	vneg.f32	s15, s15
 8004c94:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	Rotate2Bike[4] = cosf(mu[2]);
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	3308      	adds	r3, #8
 8004c9c:	edd3 7a00 	vldr	s15, [r3]
 8004ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ca4:	f00e fc80 	bl	80135a8 <cosf>
 8004ca8:	eef0 7a40 	vmov.f32	s15, s0
 8004cac:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	Rotate2Bike[8] = 1.0f;
 8004cb0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004cb4:	677b      	str	r3, [r7, #116]	; 0x74

	float stateErr[3] = { 0.0f };
 8004cb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004cba:	2200      	movs	r2, #0
 8004cbc:	601a      	str	r2, [r3, #0]
 8004cbe:	605a      	str	r2, [r3, #4]
 8004cc0:	609a      	str	r2, [r3, #8]
	stateErr[0] = stateD[0] - mu[0];
 8004cc2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004cc6:	ed93 7a00 	vldr	s14, [r3]
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	edd3 7a00 	vldr	s15, [r3]
 8004cd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cd4:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	stateErr[1] = stateD[1] - mu[1];
 8004cd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004cdc:	3304      	adds	r3, #4
 8004cde:	ed93 7a00 	vldr	s14, [r3]
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	3304      	adds	r3, #4
 8004ce6:	edd3 7a00 	vldr	s15, [r3]
 8004cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004cee:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	stateErr[2] = stateD[2] - mu[2];
 8004cf2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004cf6:	3308      	adds	r3, #8
 8004cf8:	ed93 7a00 	vldr	s14, [r3]
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	3308      	adds	r3, #8
 8004d00:	edd3 7a00 	vldr	s15, [r3]
 8004d04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d08:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	Qangle(&stateErr[2]);
 8004d0c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004d10:	3308      	adds	r3, #8
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7ff fef4 	bl	8004b00 <Qangle>
	float bike_e[3];
	mattimes(Rotate2Bike, 3, 3, stateErr, 3, 1, bike_e);
 8004d18:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004d1c:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8004d20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004d24:	9302      	str	r3, [sp, #8]
 8004d26:	2301      	movs	r3, #1
 8004d28:	9301      	str	r3, [sp, #4]
 8004d2a:	2303      	movs	r3, #3
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	2203      	movs	r2, #3
 8004d32:	2103      	movs	r1, #3
 8004d34:	f7fe ffae 	bl	8003c94 <mattimes>

	float K[6] = { 0.0f }; // K = [-0.5 0 0 ; 0 -1.5798 -9.7577]
 8004d38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	605a      	str	r2, [r3, #4]
 8004d42:	609a      	str	r2, [r3, #8]
 8004d44:	60da      	str	r2, [r3, #12]
 8004d46:	611a      	str	r2, [r3, #16]
 8004d48:	615a      	str	r2, [r3, #20]
	K[0] = -1.5737f;		// -0.5	-0.6253
 8004d4a:	4b2e      	ldr	r3, [pc, #184]	; (8004e04 <Tracking+0x27c>)
 8004d4c:	627b      	str	r3, [r7, #36]	; 0x24
	K[4] = -4.6026f;	// -1.6469	-1.4976
 8004d4e:	4b2e      	ldr	r3, [pc, #184]	; (8004e08 <Tracking+0x280>)
 8004d50:	637b      	str	r3, [r7, #52]	; 0x34
	K[5] = -4.9070f;	// -1.2876	-2.0598
 8004d52:	4b2e      	ldr	r3, [pc, #184]	; (8004e0c <Tracking+0x284>)
 8004d54:	63bb      	str	r3, [r7, #56]	; 0x38

	float u12[2];
	mattimes(K, 2, 3, bike_e, 3, 1, u12);
 8004d56:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004d5a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004d5e:	f107 031c 	add.w	r3, r7, #28
 8004d62:	9302      	str	r3, [sp, #8]
 8004d64:	2301      	movs	r3, #1
 8004d66:	9301      	str	r3, [sp, #4]
 8004d68:	2303      	movs	r3, #3
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	2203      	movs	r2, #3
 8004d70:	2102      	movs	r1, #2
 8004d72:	f7fe ff8f 	bl	8003c94 <mattimes>

	control[0] = vd * cosf(bike_e[2]) - u12[0];
 8004d76:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8004d7a:	eeb0 0a67 	vmov.f32	s0, s15
 8004d7e:	f00e fc13 	bl	80135a8 <cosf>
 8004d82:	eeb0 7a40 	vmov.f32	s14, s0
 8004d86:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8004d8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d8e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004d92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004d9a:	edc3 7a00 	vstr	s15, [r3]
	control[1] = wd - u12[1];
 8004d9e:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004da2:	edd7 7a08 	vldr	s15, [r7, #32]
 8004da6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004daa:	3304      	adds	r3, #4
 8004dac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004db0:	edc3 7a00 	vstr	s15, [r3]

	if (DistanceD(stateD, end_point) < change_time) {
 8004db4:	68f9      	ldr	r1, [r7, #12]
 8004db6:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8004dba:	f000 fb7f 	bl	80054bc <DistanceD>
 8004dbe:	eeb0 7a40 	vmov.f32	s14, s0
 8004dc2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8004dc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dce:	dc00      	bgt.n	8004dd2 <Tracking+0x24a>
		*line = *line + 1;
		*time_shift = *time_shift + clock_time;
	}
}
 8004dd0:	e010      	b.n	8004df4 <Tracking+0x26c>
		*line = *line + 1;
 8004dd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004de0:	701a      	strb	r2, [r3, #0]
		*time_shift = *time_shift + clock_time;
 8004de2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004dec:	441a      	add	r2, r3
 8004dee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004df2:	601a      	str	r2, [r3, #0]
}
 8004df4:	bf00      	nop
 8004df6:	3798      	adds	r7, #152	; 0x98
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	3dcccccd 	.word	0x3dcccccd
 8004e00:	08017f84 	.word	0x08017f84
 8004e04:	bfc96f00 	.word	0xbfc96f00
 8004e08:	c0934880 	.word	0xc0934880
 8004e0c:	c09d0625 	.word	0xc09d0625

08004e10 <WayPointLine>:

void WayPointLine(float *vd, float *wd, float *stateD, float *begin_point, float *end_point, float *Vrange, uint32_t clock_time) {
 8004e10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004e14:	b08e      	sub	sp, #56	; 0x38
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	60f8      	str	r0, [r7, #12]
 8004e1a:	60b9      	str	r1, [r7, #8]
 8004e1c:	607a      	str	r2, [r7, #4]
 8004e1e:	603b      	str	r3, [r7, #0]

	float tracking_time = clock_time / 1000.0f;
 8004e20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e22:	ee07 3a90 	vmov	s15, r3
 8004e26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e2a:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8004fe4 <WayPointLine+0x1d4>
 8004e2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e32:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float vi = Vrange[0];	// initial velocity
 8004e36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	633b      	str	r3, [r7, #48]	; 0x30
	float vf = Vrange[1];	// final velocity
 8004e3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	62fb      	str	r3, [r7, #44]	; 0x2c
	float dis_total = DistanceD(begin_point, end_point);	// line distance
 8004e42:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004e44:	6838      	ldr	r0, [r7, #0]
 8004e46:	f000 fb39 	bl	80054bc <DistanceD>
 8004e4a:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
	float del_t = 2 * dis_total / (vi + vf);			// total time
 8004e4e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004e52:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004e56:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8004e5a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004e5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e66:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float acc = (vf - vi) / del_t;						// average acceleration
 8004e6a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004e6e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004e72:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004e76:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004e7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e7e:	edc7 7a08 	vstr	s15, [r7, #32]

	float dis_now = (vi * tracking_time + 0.5 * acc * tracking_time * tracking_time) / dis_total;// x=v0t+(1/2)at^2
 8004e82:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8004e86:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8004e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e8e:	ee17 0a90 	vmov	r0, s15
 8004e92:	f7fb fb79 	bl	8000588 <__aeabi_f2d>
 8004e96:	4604      	mov	r4, r0
 8004e98:	460d      	mov	r5, r1
 8004e9a:	6a38      	ldr	r0, [r7, #32]
 8004e9c:	f7fb fb74 	bl	8000588 <__aeabi_f2d>
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	4b50      	ldr	r3, [pc, #320]	; (8004fe8 <WayPointLine+0x1d8>)
 8004ea6:	f7fb fbc7 	bl	8000638 <__aeabi_dmul>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	460b      	mov	r3, r1
 8004eae:	4690      	mov	r8, r2
 8004eb0:	4699      	mov	r9, r3
 8004eb2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004eb4:	f7fb fb68 	bl	8000588 <__aeabi_f2d>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	460b      	mov	r3, r1
 8004ebc:	4640      	mov	r0, r8
 8004ebe:	4649      	mov	r1, r9
 8004ec0:	f7fb fbba 	bl	8000638 <__aeabi_dmul>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	4690      	mov	r8, r2
 8004eca:	4699      	mov	r9, r3
 8004ecc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004ece:	f7fb fb5b 	bl	8000588 <__aeabi_f2d>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	4640      	mov	r0, r8
 8004ed8:	4649      	mov	r1, r9
 8004eda:	f7fb fbad 	bl	8000638 <__aeabi_dmul>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	4620      	mov	r0, r4
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	f7fb f9f1 	bl	80002cc <__adddf3>
 8004eea:	4602      	mov	r2, r0
 8004eec:	460b      	mov	r3, r1
 8004eee:	4614      	mov	r4, r2
 8004ef0:	461d      	mov	r5, r3
 8004ef2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ef4:	f7fb fb48 	bl	8000588 <__aeabi_f2d>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	4620      	mov	r0, r4
 8004efe:	4629      	mov	r1, r5
 8004f00:	f7fb fcc4 	bl	800088c <__aeabi_ddiv>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4610      	mov	r0, r2
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	f7fb fe8c 	bl	8000c28 <__aeabi_d2f>
 8004f10:	4603      	mov	r3, r0
 8004f12:	61fb      	str	r3, [r7, #28]
	float Xd = (end_point[0] - begin_point[0]) * dis_now + begin_point[0];
 8004f14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f16:	ed93 7a00 	vldr	s14, [r3]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	edd3 7a00 	vldr	s15, [r3]
 8004f20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f24:	edd7 7a07 	vldr	s15, [r7, #28]
 8004f28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	edd3 7a00 	vldr	s15, [r3]
 8004f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f36:	edc7 7a06 	vstr	s15, [r7, #24]
	float Yd = (end_point[1] - begin_point[1]) * dis_now + begin_point[1];
 8004f3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	ed93 7a00 	vldr	s14, [r3]
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	3304      	adds	r3, #4
 8004f46:	edd3 7a00 	vldr	s15, [r3]
 8004f4a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004f52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	3304      	adds	r3, #4
 8004f5a:	edd3 7a00 	vldr	s15, [r3]
 8004f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f62:	edc7 7a05 	vstr	s15, [r7, #20]
	float Thetad = atan2f(end_point[1] - begin_point[1], end_point[0] - begin_point[0]);
 8004f66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f68:	3304      	adds	r3, #4
 8004f6a:	ed93 7a00 	vldr	s14, [r3]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	3304      	adds	r3, #4
 8004f72:	edd3 7a00 	vldr	s15, [r3]
 8004f76:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004f7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f7c:	ed93 7a00 	vldr	s14, [r3]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	edd3 7a00 	vldr	s15, [r3]
 8004f86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004f8a:	eef0 0a67 	vmov.f32	s1, s15
 8004f8e:	eeb0 0a66 	vmov.f32	s0, s13
 8004f92:	f00e fc63 	bl	801385c <atan2f>
 8004f96:	ed87 0a04 	vstr	s0, [r7, #16]

	*vd = (vf - vi) * dis_now + vi;
 8004f9a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004f9e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004fa2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004fa6:	edd7 7a07 	vldr	s15, [r7, #28]
 8004faa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004fae:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8004fb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	edc3 7a00 	vstr	s15, [r3]
	*wd = 0.0f;
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	f04f 0200 	mov.w	r2, #0
 8004fc2:	601a      	str	r2, [r3, #0]
	stateD[0] = Xd;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	69ba      	ldr	r2, [r7, #24]
 8004fc8:	601a      	str	r2, [r3, #0]
	stateD[1] = Yd;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	601a      	str	r2, [r3, #0]
	stateD[2] = Thetad;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	3308      	adds	r3, #8
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	601a      	str	r2, [r3, #0]
}
 8004fda:	bf00      	nop
 8004fdc:	3738      	adds	r7, #56	; 0x38
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004fe4:	447a0000 	.word	0x447a0000
 8004fe8:	3fe00000 	.word	0x3fe00000

08004fec <WayPointCircle>:

void WayPointCircle(float *vd, float *wd, float *stateD, float *begin_point,
		float *end_point, float *Vrange, float *circle_point, float radius,
		uint32_t clock_time, uint8_t line) {
 8004fec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004ff0:	ed2d 8b02 	vpush	{d8}
 8004ff4:	b0a4      	sub	sp, #144	; 0x90
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6178      	str	r0, [r7, #20]
 8004ffa:	6139      	str	r1, [r7, #16]
 8004ffc:	60fa      	str	r2, [r7, #12]
 8004ffe:	60bb      	str	r3, [r7, #8]
 8005000:	ed87 0a01 	vstr	s0, [r7, #4]

	float tracking_time = clock_time / 1000.0f;
 8005004:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005008:	ee07 3a90 	vmov	s15, r3
 800500c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005010:	eddf 6ae3 	vldr	s13, [pc, #908]	; 80053a0 <WayPointCircle+0x3b4>
 8005014:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005018:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	float vi = Vrange[0];	// initial velocity
 800501c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	67fb      	str	r3, [r7, #124]	; 0x7c
	float vf = Vrange[1];	// final velocity
 8005024:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	67bb      	str	r3, [r7, #120]	; 0x78
	float dis_two = DistanceD(begin_point, end_point);
 800502c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8005030:	68b8      	ldr	r0, [r7, #8]
 8005032:	f000 fa43 	bl	80054bc <DistanceD>
 8005036:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
	float gamma = acosf((2 * powf(radius, 2) - powf(dis_two, 2)) / (2 * powf(radius, 2)));
 800503a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800503e:	ed97 0a01 	vldr	s0, [r7, #4]
 8005042:	f00e fc0d 	bl	8013860 <powf>
 8005046:	eef0 7a40 	vmov.f32	s15, s0
 800504a:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800504e:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8005052:	ed97 0a1d 	vldr	s0, [r7, #116]	; 0x74
 8005056:	f00e fc03 	bl	8013860 <powf>
 800505a:	eef0 7a40 	vmov.f32	s15, s0
 800505e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005062:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8005066:	ed97 0a01 	vldr	s0, [r7, #4]
 800506a:	f00e fbf9 	bl	8013860 <powf>
 800506e:	eef0 7a40 	vmov.f32	s15, s0
 8005072:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005076:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800507a:	eeb0 0a47 	vmov.f32	s0, s14
 800507e:	f00e fbc1 	bl	8013804 <acosf>
 8005082:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	float length_total = radius * gamma;
 8005086:	ed97 7a01 	vldr	s14, [r7, #4]
 800508a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800508e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005092:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	float del_t = 2 * length_total / (vi + vf);
 8005096:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800509a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800509e:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80050a2:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80050a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050ae:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	float acc = (vf - vi) / del_t;
 80050b2:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80050b6:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80050ba:	ee77 6a67 	vsub.f32	s13, s14, s15
 80050be:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80050c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050c6:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	float length_now = vi * tracking_time + 0.5 * acc * tracking_time * tracking_time;
 80050ca:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80050ce:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80050d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050d6:	ee17 0a90 	vmov	r0, s15
 80050da:	f7fb fa55 	bl	8000588 <__aeabi_f2d>
 80050de:	4604      	mov	r4, r0
 80050e0:	460d      	mov	r5, r1
 80050e2:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80050e4:	f7fb fa50 	bl	8000588 <__aeabi_f2d>
 80050e8:	f04f 0200 	mov.w	r2, #0
 80050ec:	4bad      	ldr	r3, [pc, #692]	; (80053a4 <WayPointCircle+0x3b8>)
 80050ee:	f7fb faa3 	bl	8000638 <__aeabi_dmul>
 80050f2:	4602      	mov	r2, r0
 80050f4:	460b      	mov	r3, r1
 80050f6:	4690      	mov	r8, r2
 80050f8:	4699      	mov	r9, r3
 80050fa:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80050fe:	f7fb fa43 	bl	8000588 <__aeabi_f2d>
 8005102:	4602      	mov	r2, r0
 8005104:	460b      	mov	r3, r1
 8005106:	4640      	mov	r0, r8
 8005108:	4649      	mov	r1, r9
 800510a:	f7fb fa95 	bl	8000638 <__aeabi_dmul>
 800510e:	4602      	mov	r2, r0
 8005110:	460b      	mov	r3, r1
 8005112:	4690      	mov	r8, r2
 8005114:	4699      	mov	r9, r3
 8005116:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800511a:	f7fb fa35 	bl	8000588 <__aeabi_f2d>
 800511e:	4602      	mov	r2, r0
 8005120:	460b      	mov	r3, r1
 8005122:	4640      	mov	r0, r8
 8005124:	4649      	mov	r1, r9
 8005126:	f7fb fa87 	bl	8000638 <__aeabi_dmul>
 800512a:	4602      	mov	r2, r0
 800512c:	460b      	mov	r3, r1
 800512e:	4620      	mov	r0, r4
 8005130:	4629      	mov	r1, r5
 8005132:	f7fb f8cb 	bl	80002cc <__adddf3>
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	4610      	mov	r0, r2
 800513c:	4619      	mov	r1, r3
 800513e:	f7fb fd73 	bl	8000c28 <__aeabi_d2f>
 8005142:	4603      	mov	r3, r0
 8005144:	663b      	str	r3, [r7, #96]	; 0x60
	float theta_now = length_now / radius;
 8005146:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 800514a:	ed97 7a01 	vldr	s14, [r7, #4]
 800514e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005152:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	float dis_now = sqrt(2 * powf(radius, 2) - 2 * powf(radius, 2) * cosf(theta_now));
 8005156:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800515a:	ed97 0a01 	vldr	s0, [r7, #4]
 800515e:	f00e fb7f 	bl	8013860 <powf>
 8005162:	eef0 7a40 	vmov.f32	s15, s0
 8005166:	ee37 8aa7 	vadd.f32	s16, s15, s15
 800516a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800516e:	ed97 0a01 	vldr	s0, [r7, #4]
 8005172:	f00e fb75 	bl	8013860 <powf>
 8005176:	eef0 7a40 	vmov.f32	s15, s0
 800517a:	ee77 8aa7 	vadd.f32	s17, s15, s15
 800517e:	ed97 0a17 	vldr	s0, [r7, #92]	; 0x5c
 8005182:	f00e fa11 	bl	80135a8 <cosf>
 8005186:	eef0 7a40 	vmov.f32	s15, s0
 800518a:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800518e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8005192:	ee17 0a90 	vmov	r0, s15
 8005196:	f7fb f9f7 	bl	8000588 <__aeabi_f2d>
 800519a:	4602      	mov	r2, r0
 800519c:	460b      	mov	r3, r1
 800519e:	ec43 2b10 	vmov	d0, r2, r3
 80051a2:	f00e fb03 	bl	80137ac <sqrt>
 80051a6:	ec53 2b10 	vmov	r2, r3, d0
 80051aa:	4610      	mov	r0, r2
 80051ac:	4619      	mov	r1, r3
 80051ae:	f7fb fd3b 	bl	8000c28 <__aeabi_d2f>
 80051b2:	4603      	mov	r3, r0
 80051b4:	65bb      	str	r3, [r7, #88]	; 0x58
	float P1[2];
	float P2[2];
	float cross[2];
	CroTwoCir(circle_point, radius, begin_point, dis_now, P1, P2);
 80051b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051ba:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80051be:	edd7 0a16 	vldr	s1, [r7, #88]	; 0x58
 80051c2:	68b9      	ldr	r1, [r7, #8]
 80051c4:	ed97 0a01 	vldr	s0, [r7, #4]
 80051c8:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80051cc:	f000 f9b2 	bl	8005534 <CroTwoCir>

	float tmp1 = DistanceD(P1, end_point);
 80051d0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80051d4:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80051d8:	4618      	mov	r0, r3
 80051da:	f000 f96f 	bl	80054bc <DistanceD>
 80051de:	ed87 0a15 	vstr	s0, [r7, #84]	; 0x54
	float tmp2 = DistanceD(P2, end_point);
 80051e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051e6:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80051ea:	4618      	mov	r0, r3
 80051ec:	f000 f966 	bl	80054bc <DistanceD>
 80051f0:	ed87 0a14 	vstr	s0, [r7, #80]	; 0x50
	if (tmp1 <= tmp2) {
 80051f4:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 80051f8:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80051fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005204:	d804      	bhi.n	8005210 <WayPointCircle+0x224>
		cross[0] = P1[0];
 8005206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005208:	62bb      	str	r3, [r7, #40]	; 0x28
		cross[1] = P1[1];
 800520a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800520c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800520e:	e003      	b.n	8005218 <WayPointCircle+0x22c>
	} else {
		cross[0] = P2[0];
 8005210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005212:	62bb      	str	r3, [r7, #40]	; 0x28
		cross[1] = P2[1];
 8005214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005216:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	float vectorCenCro[2];
	vectorCenCro[0] = circle_point[0] - cross[0];
 8005218:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800521c:	ed93 7a00 	vldr	s14, [r3]
 8005220:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005224:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005228:	edc7 7a08 	vstr	s15, [r7, #32]
	vectorCenCro[1] = circle_point[1] - cross[1];
 800522c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005230:	3304      	adds	r3, #4
 8005232:	ed93 7a00 	vldr	s14, [r3]
 8005236:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800523a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800523e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	float tan_tmp[2] = { 1, 0 };
 8005242:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005246:	61bb      	str	r3, [r7, #24]
 8005248:	f04f 0300 	mov.w	r3, #0
 800524c:	61fb      	str	r3, [r7, #28]
	tan_tmp[1] = -vectorCenCro[0] / vectorCenCro[1];
 800524e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005252:	eef1 6a67 	vneg.f32	s13, s15
 8005256:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800525a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800525e:	edc7 7a07 	vstr	s15, [r7, #28]

	float check_head = vectorCenCro[0] * tan_tmp[1] - vectorCenCro[1] * tan_tmp[0];
 8005262:	ed97 7a08 	vldr	s14, [r7, #32]
 8005266:	edd7 7a07 	vldr	s15, [r7, #28]
 800526a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800526e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005272:	edd7 7a06 	vldr	s15, [r7, #24]
 8005276:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800527a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800527e:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	float Thetad = 0;
 8005282:	f04f 0300 	mov.w	r3, #0
 8005286:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	if (check_head > 0) {
 800528a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800528e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005296:	dd0c      	ble.n	80052b2 <WayPointCircle+0x2c6>
		Thetad = atan2f(tan_tmp[1], tan_tmp[0]);
 8005298:	edd7 7a07 	vldr	s15, [r7, #28]
 800529c:	ed97 7a06 	vldr	s14, [r7, #24]
 80052a0:	eef0 0a47 	vmov.f32	s1, s14
 80052a4:	eeb0 0a67 	vmov.f32	s0, s15
 80052a8:	f00e fad8 	bl	801385c <atan2f>
 80052ac:	ed87 0a23 	vstr	s0, [r7, #140]	; 0x8c
 80052b0:	e00f      	b.n	80052d2 <WayPointCircle+0x2e6>
	} else {
		Thetad = atan2f(-tan_tmp[1], -tan_tmp[0]);
 80052b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80052b6:	eeb1 7a67 	vneg.f32	s14, s15
 80052ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80052be:	eef1 7a67 	vneg.f32	s15, s15
 80052c2:	eef0 0a67 	vmov.f32	s1, s15
 80052c6:	eeb0 0a47 	vmov.f32	s0, s14
 80052ca:	f00e fac7 	bl	801385c <atan2f>
 80052ce:	ed87 0a23 	vstr	s0, [r7, #140]	; 0x8c
	}

	*vd = (vf - vi) * (tracking_time / del_t) + vi;
 80052d2:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80052d6:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80052da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80052de:	ed97 6a20 	vldr	s12, [r7, #128]	; 0x80
 80052e2:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80052e6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80052ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052ee:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80052f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	edc3 7a00 	vstr	s15, [r3]
	float total_time = length_total*2/(vi+vf);
 80052fc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8005300:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8005304:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8005308:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800530c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005314:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	float avg_velocity = (vi+vf)/2.0f;
 8005318:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 800531c:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8005320:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005324:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005328:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800532c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	float avg_omega = avg_velocity/radius;
 8005330:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8005334:	ed97 7a01 	vldr	s14, [r7, #4]
 8005338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800533c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	float omega_tmp = 0;
 8005340:	f04f 0300 	mov.w	r3, #0
 8005344:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	float turn_omega_gain = 0.0f;	// need to change because of magic number
 8005348:	f04f 0300 	mov.w	r3, #0
 800534c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	switch (line) {
 8005350:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8005354:	3b02      	subs	r3, #2
 8005356:	2b06      	cmp	r3, #6
 8005358:	d82c      	bhi.n	80053b4 <WayPointCircle+0x3c8>
 800535a:	a201      	add	r2, pc, #4	; (adr r2, 8005360 <WayPointCircle+0x374>)
 800535c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005360:	0800537d 	.word	0x0800537d
 8005364:	080053b5 	.word	0x080053b5
 8005368:	08005385 	.word	0x08005385
 800536c:	080053b5 	.word	0x080053b5
 8005370:	0800538f 	.word	0x0800538f
 8005374:	080053b5 	.word	0x080053b5
 8005378:	08005397 	.word	0x08005397
	case 2: {
		turn_omega_gain = 6.5f;		//6.0
 800537c:	4b0a      	ldr	r3, [pc, #40]	; (80053a8 <WayPointCircle+0x3bc>)
 800537e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	}
		break;
 8005382:	e01b      	b.n	80053bc <WayPointCircle+0x3d0>
	case 4: {
		turn_omega_gain = 16.0f;	//14.0
 8005384:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8005388:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	}
		break;
 800538c:	e016      	b.n	80053bc <WayPointCircle+0x3d0>
	case 6: {
		turn_omega_gain = 11.0f;	//9.0
 800538e:	4b07      	ldr	r3, [pc, #28]	; (80053ac <WayPointCircle+0x3c0>)
 8005390:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	}
		break;
 8005394:	e012      	b.n	80053bc <WayPointCircle+0x3d0>
	case 8: {
		turn_omega_gain = 13.5f;	//12.0
 8005396:	4b06      	ldr	r3, [pc, #24]	; (80053b0 <WayPointCircle+0x3c4>)
 8005398:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	}
		break;
 800539c:	e00e      	b.n	80053bc <WayPointCircle+0x3d0>
 800539e:	bf00      	nop
 80053a0:	447a0000 	.word	0x447a0000
 80053a4:	3fe00000 	.word	0x3fe00000
 80053a8:	40d00000 	.word	0x40d00000
 80053ac:	41300000 	.word	0x41300000
 80053b0:	41580000 	.word	0x41580000
	default:
		turn_omega_gain = 10.0f;
 80053b4:	4b40      	ldr	r3, [pc, #256]	; (80054b8 <WayPointCircle+0x4cc>)
 80053b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		break;
 80053ba:	bf00      	nop
	}

	if(tracking_time < total_time/4.0f){
 80053bc:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80053c0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80053c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80053c8:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80053cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053d4:	d514      	bpl.n	8005400 <WayPointCircle+0x414>
		omega_tmp = turn_omega_gain*avg_omega*(tracking_time/(total_time/4.0f));
 80053d6:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 80053da:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80053de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053e2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80053e6:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 80053ea:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80053ee:	ed97 6a20 	vldr	s12, [r7, #128]	; 0x80
 80053f2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80053f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fa:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
 80053fe:	e041      	b.n	8005484 <WayPointCircle+0x498>

	}else if(tracking_time > total_time*3.0f/4.0f){
 8005400:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8005404:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8005408:	ee27 7a87 	vmul.f32	s14, s15, s14
 800540c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8005410:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005414:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8005418:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800541c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005420:	dd28      	ble.n	8005474 <WayPointCircle+0x488>
		omega_tmp = turn_omega_gain*avg_omega-turn_omega_gain*avg_omega*(tracking_time-total_time*3.0f/4.0f)/(total_time/4.0f);
 8005422:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8005426:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800542a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800542e:	edd7 6a21 	vldr	s13, [r7, #132]	; 0x84
 8005432:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8005436:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800543a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800543e:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 8005442:	ee27 6a86 	vmul.f32	s12, s15, s12
 8005446:	eef1 5a00 	vmov.f32	s11, #16	; 0x40800000  4.0
 800544a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800544e:	ed97 6a20 	vldr	s12, [r7, #128]	; 0x80
 8005452:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005456:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800545a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800545e:	eef1 5a00 	vmov.f32	s11, #16	; 0x40800000  4.0
 8005462:	eec7 6aa5 	vdiv.f32	s13, s15, s11
 8005466:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800546a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800546e:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
 8005472:	e007      	b.n	8005484 <WayPointCircle+0x498>
	}else{
		omega_tmp = turn_omega_gain*avg_omega;
 8005474:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8005478:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800547c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005480:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	}
//	omega_tmp = turn_omega_gain*avg_omega;

	*wd = -omega_tmp; //omega_tmp
 8005484:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8005488:	eef1 7a67 	vneg.f32	s15, s15
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	edc3 7a00 	vstr	s15, [r3]
	stateD[0] = cross[0];
 8005492:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	601a      	str	r2, [r3, #0]
	stateD[1] = cross[1];
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	3304      	adds	r3, #4
 800549c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800549e:	601a      	str	r2, [r3, #0]
	stateD[2] = Thetad;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	3308      	adds	r3, #8
 80054a4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80054a8:	601a      	str	r2, [r3, #0]
}
 80054aa:	bf00      	nop
 80054ac:	3790      	adds	r7, #144	; 0x90
 80054ae:	46bd      	mov	sp, r7
 80054b0:	ecbd 8b02 	vpop	{d8}
 80054b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80054b8:	41200000 	.word	0x41200000

080054bc <DistanceD>:

float DistanceD(float *P1, float *P2) {
 80054bc:	b580      	push	{r7, lr}
 80054be:	b086      	sub	sp, #24
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
	float dis_X = powf(P1[0] - P2[0], 2);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	ed93 7a00 	vldr	s14, [r3]
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	edd3 7a00 	vldr	s15, [r3]
 80054d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054d6:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80054da:	eeb0 0a67 	vmov.f32	s0, s15
 80054de:	f00e f9bf 	bl	8013860 <powf>
 80054e2:	ed87 0a05 	vstr	s0, [r7, #20]
	float dis_Y = powf(P1[1] - P2[1], 2);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	3304      	adds	r3, #4
 80054ea:	ed93 7a00 	vldr	s14, [r3]
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	3304      	adds	r3, #4
 80054f2:	edd3 7a00 	vldr	s15, [r3]
 80054f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80054fa:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80054fe:	eeb0 0a67 	vmov.f32	s0, s15
 8005502:	f00e f9ad 	bl	8013860 <powf>
 8005506:	ed87 0a04 	vstr	s0, [r7, #16]
	float ans = sqrtf(dis_X + dis_Y);
 800550a:	ed97 7a05 	vldr	s14, [r7, #20]
 800550e:	edd7 7a04 	vldr	s15, [r7, #16]
 8005512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005516:	eeb0 0a67 	vmov.f32	s0, s15
 800551a:	f00e f9f9 	bl	8013910 <sqrtf>
 800551e:	ed87 0a03 	vstr	s0, [r7, #12]
	return ans;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	ee07 3a90 	vmov	s15, r3
}
 8005528:	eeb0 0a67 	vmov.f32	s0, s15
 800552c:	3718      	adds	r7, #24
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
	...

08005534 <CroTwoCir>:

void CroTwoCir(float *center, float r, float *circle, float R, float *P1, float *P2) {	//cross point two circle
 8005534:	b580      	push	{r7, lr}
 8005536:	ed2d 8b02 	vpush	{d8}
 800553a:	b090      	sub	sp, #64	; 0x40
 800553c:	af00      	add	r7, sp, #0
 800553e:	6178      	str	r0, [r7, #20]
 8005540:	ed87 0a04 	vstr	s0, [r7, #16]
 8005544:	60f9      	str	r1, [r7, #12]
 8005546:	edc7 0a02 	vstr	s1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
 800554c:	603b      	str	r3, [r7, #0]
	float px = circle[0];
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	63fb      	str	r3, [r7, #60]	; 0x3c
	float py = circle[1];
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	63bb      	str	r3, [r7, #56]	; 0x38
	float R2 = R * R;
 800555a:	edd7 7a02 	vldr	s15, [r7, #8]
 800555e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005562:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	float c1 = center[0];
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	633b      	str	r3, [r7, #48]	; 0x30
	float d1 = center[1];
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	62fb      	str	r3, [r7, #44]	; 0x2c
	float r2 = r * r;
 8005572:	edd7 7a04 	vldr	s15, [r7, #16]
 8005576:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800557a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	float point_line = sqrt(powf((c1 - px), 2) + powf((d1 - py), 2));	//center distance					//reference   https://math.stackexchange.com/questions/256100/how-can-i-find-the-points-at-which-two-circles-intersect
 800557e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8005582:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005586:	ee77 7a67 	vsub.f32	s15, s14, s15
 800558a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800558e:	eeb0 0a67 	vmov.f32	s0, s15
 8005592:	f00e f965 	bl	8013860 <powf>
 8005596:	eeb0 8a40 	vmov.f32	s16, s0
 800559a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800559e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80055a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055a6:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80055aa:	eeb0 0a67 	vmov.f32	s0, s15
 80055ae:	f00e f957 	bl	8013860 <powf>
 80055b2:	eef0 7a40 	vmov.f32	s15, s0
 80055b6:	ee78 7a27 	vadd.f32	s15, s16, s15
 80055ba:	ee17 0a90 	vmov	r0, s15
 80055be:	f7fa ffe3 	bl	8000588 <__aeabi_f2d>
 80055c2:	4602      	mov	r2, r0
 80055c4:	460b      	mov	r3, r1
 80055c6:	ec43 2b10 	vmov	d0, r2, r3
 80055ca:	f00e f8ef 	bl	80137ac <sqrt>
 80055ce:	ec53 2b10 	vmov	r2, r3, d0
 80055d2:	4610      	mov	r0, r2
 80055d4:	4619      	mov	r1, r3
 80055d6:	f7fb fb27 	bl	8000c28 <__aeabi_d2f>
 80055da:	4603      	mov	r3, r0
 80055dc:	627b      	str	r3, [r7, #36]	; 0x24

	float tmp2 = (R2 - r2) / (2 * powf(point_line, 2));
 80055de:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80055e2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80055e6:	ee37 8a67 	vsub.f32	s16, s14, s15
 80055ea:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80055ee:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80055f2:	f00e f935 	bl	8013860 <powf>
 80055f6:	eef0 7a40 	vmov.f32	s15, s0
 80055fa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80055fe:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8005602:	edc7 7a08 	vstr	s15, [r7, #32]
	float tmp3 = 0.5 * sqrt(2 * (R2 + r2) / powf(point_line, 2) - powf(R2 - r2, 2) / powf(point_line, 4) - 1);
 8005606:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800560a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800560e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005612:	ee77 8aa7 	vadd.f32	s17, s15, s15
 8005616:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800561a:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800561e:	f00e f91f 	bl	8013860 <powf>
 8005622:	eef0 7a40 	vmov.f32	s15, s0
 8005626:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 800562a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800562e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8005632:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005636:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800563a:	eeb0 0a67 	vmov.f32	s0, s15
 800563e:	f00e f90f 	bl	8013860 <powf>
 8005642:	eef0 8a40 	vmov.f32	s17, s0
 8005646:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800564a:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800564e:	f00e f907 	bl	8013860 <powf>
 8005652:	eeb0 7a40 	vmov.f32	s14, s0
 8005656:	eec8 7a87 	vdiv.f32	s15, s17, s14
 800565a:	ee78 7a67 	vsub.f32	s15, s16, s15
 800565e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005662:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005666:	ee17 0a90 	vmov	r0, s15
 800566a:	f7fa ff8d 	bl	8000588 <__aeabi_f2d>
 800566e:	4602      	mov	r2, r0
 8005670:	460b      	mov	r3, r1
 8005672:	ec43 2b10 	vmov	d0, r2, r3
 8005676:	f00e f899 	bl	80137ac <sqrt>
 800567a:	ec51 0b10 	vmov	r0, r1, d0
 800567e:	f04f 0200 	mov.w	r2, #0
 8005682:	4b5e      	ldr	r3, [pc, #376]	; (80057fc <CroTwoCir+0x2c8>)
 8005684:	f7fa ffd8 	bl	8000638 <__aeabi_dmul>
 8005688:	4602      	mov	r2, r0
 800568a:	460b      	mov	r3, r1
 800568c:	4610      	mov	r0, r2
 800568e:	4619      	mov	r1, r3
 8005690:	f7fb faca 	bl	8000c28 <__aeabi_d2f>
 8005694:	4603      	mov	r3, r0
 8005696:	61fb      	str	r3, [r7, #28]
	if (R == 0) {
 8005698:	edd7 7a02 	vldr	s15, [r7, #8]
 800569c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80056a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056a4:	d10e      	bne.n	80056c4 <CroTwoCir+0x190>
		P1[0] = px;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80056aa:	601a      	str	r2, [r3, #0]
		P1[1] = py;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	3304      	adds	r3, #4
 80056b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056b2:	601a      	str	r2, [r3, #0]
		P2[0] = px;
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80056b8:	601a      	str	r2, [r3, #0]
		P2[1] = py;
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	3304      	adds	r3, #4
 80056be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056c0:	601a      	str	r2, [r3, #0]
		P1[0] = 0.5f * (px + c1) + tmp2 * (c1 - px) + tmp3 * (d1 - py);
		P1[1] = 0.5f * (py + d1) + tmp2 * (d1 - py) + tmp3 * (px - c1);
		P2[0] = 0.5f * (px + c1) + tmp2 * (c1 - px) - tmp3 * (d1 - py);
		P2[1] = 0.5f * (py + d1) + tmp2 * (d1 - py) - tmp3 * (px - c1);
	}
}
 80056c2:	e095      	b.n	80057f0 <CroTwoCir+0x2bc>
		P1[0] = 0.5f * (px + c1) + tmp2 * (c1 - px) + tmp3 * (d1 - py);
 80056c4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80056c8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80056cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056d0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80056d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80056d8:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80056dc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80056e0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80056e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80056e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056f0:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80056f4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80056f8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80056fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8005700:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005704:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	edc3 7a00 	vstr	s15, [r3]
		P1[1] = 0.5f * (py + d1) + tmp2 * (d1 - py) + tmp3 * (px - c1);
 800570e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8005712:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8005716:	ee77 7a27 	vadd.f32	s15, s14, s15
 800571a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800571e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005722:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8005726:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800572a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800572e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005732:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005736:	ee37 7a27 	vadd.f32	s14, s14, s15
 800573a:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 800573e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005742:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005746:	edd7 7a07 	vldr	s15, [r7, #28]
 800574a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	3304      	adds	r3, #4
 8005752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005756:	edc3 7a00 	vstr	s15, [r3]
		P2[0] = 0.5f * (px + c1) + tmp2 * (c1 - px) - tmp3 * (d1 - py);
 800575a:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800575e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8005762:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005766:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800576a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800576e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8005772:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8005776:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800577a:	edd7 7a08 	vldr	s15, [r7, #32]
 800577e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005782:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005786:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800578a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800578e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005792:	edd7 7a07 	vldr	s15, [r7, #28]
 8005796:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800579a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	edc3 7a00 	vstr	s15, [r3]
		P2[1] = 0.5f * (py + d1) + tmp2 * (d1 - py) - tmp3 * (px - c1);
 80057a4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80057a8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80057ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80057b0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80057b4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80057b8:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80057bc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80057c0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80057c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80057c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80057d0:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80057d4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80057d8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80057dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80057e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	3304      	adds	r3, #4
 80057e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80057ec:	edc3 7a00 	vstr	s15, [r3]
}
 80057f0:	bf00      	nop
 80057f2:	3740      	adds	r7, #64	; 0x40
 80057f4:	46bd      	mov	sp, r7
 80057f6:	ecbd 8b02 	vpop	{d8}
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	3fe00000 	.word	0x3fe00000

08005800 <Mapping>:

void Mapping(float *way_point_begin, float *way_point_end, float *circle_point,
		float *radius, uint8_t *turn_flag, uint8_t line) {
 8005800:	b580      	push	{r7, lr}
 8005802:	b0a8      	sub	sp, #160	; 0xa0
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
 800580c:	603b      	str	r3, [r7, #0]
#if GPSRTK == 0
	float map_be1[2] = { 150.0743f, 129.9763f };
 800580e:	4aba      	ldr	r2, [pc, #744]	; (8005af8 <Mapping+0x2f8>)
 8005810:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005814:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005818:	e883 0003 	stmia.w	r3, {r0, r1}
	float map_ed1[2] = { 151.5227f, 120.2719f };
 800581c:	4ab7      	ldr	r2, [pc, #732]	; (8005afc <Mapping+0x2fc>)
 800581e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8005822:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005826:	e883 0003 	stmia.w	r3, {r0, r1}
	float map_be2[2] = { 70.7294f, 11.5641f };
 800582a:	4ab5      	ldr	r2, [pc, #724]	; (8005b00 <Mapping+0x300>)
 800582c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005830:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005834:	e883 0003 	stmia.w	r3, {r0, r1}
	float map_ed2[2] = { 60.2217f, 8.9381f };
 8005838:	4ab2      	ldr	r2, [pc, #712]	; (8005b04 <Mapping+0x304>)
 800583a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800583e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005842:	e883 0003 	stmia.w	r3, {r0, r1}
	float map_be3[2] = { 10.06f, 32.6295f };
 8005846:	4ab0      	ldr	r2, [pc, #704]	; (8005b08 <Mapping+0x308>)
 8005848:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800584c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005850:	e883 0003 	stmia.w	r3, {r0, r1}
	float map_ed3[2] = { 7.3027f, 43.6874f };
 8005854:	4aad      	ldr	r2, [pc, #692]	; (8005b0c <Mapping+0x30c>)
 8005856:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800585a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800585e:	e883 0003 	stmia.w	r3, {r0, r1}
	float map_be4[2] = { 95.0358f, 161.32f };
 8005862:	4aab      	ldr	r2, [pc, #684]	; (8005b10 <Mapping+0x310>)
 8005864:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005868:	e892 0003 	ldmia.w	r2, {r0, r1}
 800586c:	e883 0003 	stmia.w	r3, {r0, r1}
	float map_ed4[2] = { 104.8836f, 162.8157f };
 8005870:	4aa8      	ldr	r2, [pc, #672]	; (8005b14 <Mapping+0x314>)
 8005872:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005876:	e892 0003 	ldmia.w	r2, {r0, r1}
 800587a:	e883 0003 	stmia.w	r3, {r0, r1}
	float circle_p1[2] = { 146.031f, 124.4127f };
 800587e:	4aa6      	ldr	r2, [pc, #664]	; (8005b18 <Mapping+0x318>)
 8005880:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005884:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005888:	e883 0003 	stmia.w	r3, {r0, r1}
	float circle_p2[2] = { 63.8724f, 16.6657f };
 800588c:	4aa3      	ldr	r2, [pc, #652]	; (8005b1c <Mapping+0x31c>)
 800588e:	f107 0320 	add.w	r3, r7, #32
 8005892:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005896:	e883 0003 	stmia.w	r3, {r0, r1}
	float circle_p3[2] = { 13.2039f, 39.2861f };
 800589a:	4aa1      	ldr	r2, [pc, #644]	; (8005b20 <Mapping+0x320>)
 800589c:	f107 0318 	add.w	r3, r7, #24
 80058a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80058a4:	e883 0003 	stmia.w	r3, {r0, r1}
	float circle_p4[2] = { 100.717f, 157.0824f };
 80058a8:	4a9e      	ldr	r2, [pc, #632]	; (8005b24 <Mapping+0x324>)
 80058aa:	f107 0310 	add.w	r3, r7, #16
 80058ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80058b2:	e883 0003 	stmia.w	r3, {r0, r1}
	float radius1 = 6.8777f;
 80058b6:	4b9c      	ldr	r3, [pc, #624]	; (8005b28 <Mapping+0x328>)
 80058b8:	67fb      	str	r3, [r7, #124]	; 0x7c
	float radius2 = 8.5466f;
 80058ba:	4b9c      	ldr	r3, [pc, #624]	; (8005b2c <Mapping+0x32c>)
 80058bc:	67bb      	str	r3, [r7, #120]	; 0x78
	float radius3 = 7.3617f;
 80058be:	4b9c      	ldr	r3, [pc, #624]	; (8005b30 <Mapping+0x330>)
 80058c0:	677b      	str	r3, [r7, #116]	; 0x74
	float radius4 = 7.0875f;
 80058c2:	4b9c      	ldr	r3, [pc, #624]	; (8005b34 <Mapping+0x334>)
 80058c4:	673b      	str	r3, [r7, #112]	; 0x70

	switch (line) {
 80058c6:	f897 30ac 	ldrb.w	r3, [r7, #172]	; 0xac
 80058ca:	3b01      	subs	r3, #1
 80058cc:	2b07      	cmp	r3, #7
 80058ce:	f200 81d3 	bhi.w	8005c78 <Mapping+0x478>
 80058d2:	a201      	add	r2, pc, #4	; (adr r2, 80058d8 <Mapping+0xd8>)
 80058d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d8:	080058f9 	.word	0x080058f9
 80058dc:	08005951 	.word	0x08005951
 80058e0:	080059c9 	.word	0x080059c9
 80058e4:	08005a21 	.word	0x08005a21
 80058e8:	08005a99 	.word	0x08005a99
 80058ec:	08005af1 	.word	0x08005af1
 80058f0:	08005ba9 	.word	0x08005ba9
 80058f4:	08005c01 	.word	0x08005c01
	case 1: {
		for (int i = 0; i < 2; i++) {
 80058f8:	2300      	movs	r3, #0
 80058fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80058fe:	e01e      	b.n	800593e <Mapping+0x13e>
			way_point_begin[i] = map_ed1[i];
 8005900:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	4413      	add	r3, r2
 800590a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800590e:	0092      	lsls	r2, r2, #2
 8005910:	32a0      	adds	r2, #160	; 0xa0
 8005912:	443a      	add	r2, r7
 8005914:	3a40      	subs	r2, #64	; 0x40
 8005916:	6812      	ldr	r2, [r2, #0]
 8005918:	601a      	str	r2, [r3, #0]
			way_point_end[i] = map_be2[i];
 800591a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	68ba      	ldr	r2, [r7, #8]
 8005922:	4413      	add	r3, r2
 8005924:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8005928:	0092      	lsls	r2, r2, #2
 800592a:	32a0      	adds	r2, #160	; 0xa0
 800592c:	443a      	add	r2, r7
 800592e:	3a48      	subs	r2, #72	; 0x48
 8005930:	6812      	ldr	r2, [r2, #0]
 8005932:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8005934:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005938:	3301      	adds	r3, #1
 800593a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800593e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005942:	2b01      	cmp	r3, #1
 8005944:	dddc      	ble.n	8005900 <Mapping+0x100>
		}
		*turn_flag = 0;
 8005946:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800594a:	2200      	movs	r2, #0
 800594c:	701a      	strb	r2, [r3, #0]
		//		  				mu[2] = -2.2311;
	}
		break;
 800594e:	e197      	b.n	8005c80 <Mapping+0x480>
	case 2: {
		for (int i = 0; i < 2; i++) {
 8005950:	2300      	movs	r3, #0
 8005952:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005956:	e02b      	b.n	80059b0 <Mapping+0x1b0>
			way_point_begin[i] = map_be2[i];
 8005958:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	4413      	add	r3, r2
 8005962:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005966:	0092      	lsls	r2, r2, #2
 8005968:	32a0      	adds	r2, #160	; 0xa0
 800596a:	443a      	add	r2, r7
 800596c:	3a48      	subs	r2, #72	; 0x48
 800596e:	6812      	ldr	r2, [r2, #0]
 8005970:	601a      	str	r2, [r3, #0]
			way_point_end[i] = map_ed2[i];
 8005972:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	68ba      	ldr	r2, [r7, #8]
 800597a:	4413      	add	r3, r2
 800597c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005980:	0092      	lsls	r2, r2, #2
 8005982:	32a0      	adds	r2, #160	; 0xa0
 8005984:	443a      	add	r2, r7
 8005986:	3a50      	subs	r2, #80	; 0x50
 8005988:	6812      	ldr	r2, [r2, #0]
 800598a:	601a      	str	r2, [r3, #0]

			circle_point[i] = circle_p2[i];
 800598c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	4413      	add	r3, r2
 8005996:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800599a:	0092      	lsls	r2, r2, #2
 800599c:	32a0      	adds	r2, #160	; 0xa0
 800599e:	443a      	add	r2, r7
 80059a0:	3a80      	subs	r2, #128	; 0x80
 80059a2:	6812      	ldr	r2, [r2, #0]
 80059a4:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 80059a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80059aa:	3301      	adds	r3, #1
 80059ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80059b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	ddcf      	ble.n	8005958 <Mapping+0x158>
		}
		*radius = radius2;
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80059bc:	601a      	str	r2, [r3, #0]
		*turn_flag = 1;
 80059be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80059c2:	2201      	movs	r2, #1
 80059c4:	701a      	strb	r2, [r3, #0]
	}
		break;
 80059c6:	e15b      	b.n	8005c80 <Mapping+0x480>
	case 3: {
		for (int i = 0; i < 2; i++) {
 80059c8:	2300      	movs	r3, #0
 80059ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80059ce:	e01e      	b.n	8005a0e <Mapping+0x20e>
			way_point_begin[i] = map_ed2[i];
 80059d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	4413      	add	r3, r2
 80059da:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80059de:	0092      	lsls	r2, r2, #2
 80059e0:	32a0      	adds	r2, #160	; 0xa0
 80059e2:	443a      	add	r2, r7
 80059e4:	3a50      	subs	r2, #80	; 0x50
 80059e6:	6812      	ldr	r2, [r2, #0]
 80059e8:	601a      	str	r2, [r3, #0]
			way_point_end[i] = map_be3[i];
 80059ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	68ba      	ldr	r2, [r7, #8]
 80059f2:	4413      	add	r3, r2
 80059f4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80059f8:	0092      	lsls	r2, r2, #2
 80059fa:	32a0      	adds	r2, #160	; 0xa0
 80059fc:	443a      	add	r2, r7
 80059fe:	3a58      	subs	r2, #88	; 0x58
 8005a00:	6812      	ldr	r2, [r2, #0]
 8005a02:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8005a04:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005a08:	3301      	adds	r3, #1
 8005a0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005a0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	dddc      	ble.n	80059d0 <Mapping+0x1d0>
		}
		*turn_flag = 0;
 8005a16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	701a      	strb	r2, [r3, #0]
		//		  				mu[2] = 2.6925;
	}
		break;
 8005a1e:	e12f      	b.n	8005c80 <Mapping+0x480>
	case 4: {
		for (int i = 0; i < 2; i++) {
 8005a20:	2300      	movs	r3, #0
 8005a22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005a26:	e02b      	b.n	8005a80 <Mapping+0x280>
			way_point_begin[i] = map_be3[i];
 8005a28:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	4413      	add	r3, r2
 8005a32:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8005a36:	0092      	lsls	r2, r2, #2
 8005a38:	32a0      	adds	r2, #160	; 0xa0
 8005a3a:	443a      	add	r2, r7
 8005a3c:	3a58      	subs	r2, #88	; 0x58
 8005a3e:	6812      	ldr	r2, [r2, #0]
 8005a40:	601a      	str	r2, [r3, #0]
			way_point_end[i] = map_ed3[i];
 8005a42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	68ba      	ldr	r2, [r7, #8]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8005a50:	0092      	lsls	r2, r2, #2
 8005a52:	32a0      	adds	r2, #160	; 0xa0
 8005a54:	443a      	add	r2, r7
 8005a56:	3a60      	subs	r2, #96	; 0x60
 8005a58:	6812      	ldr	r2, [r2, #0]
 8005a5a:	601a      	str	r2, [r3, #0]

			circle_point[i] = circle_p3[i];
 8005a5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	4413      	add	r3, r2
 8005a66:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8005a6a:	0092      	lsls	r2, r2, #2
 8005a6c:	32a0      	adds	r2, #160	; 0xa0
 8005a6e:	443a      	add	r2, r7
 8005a70:	3a88      	subs	r2, #136	; 0x88
 8005a72:	6812      	ldr	r2, [r2, #0]
 8005a74:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8005a76:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005a80:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	ddcf      	ble.n	8005a28 <Mapping+0x228>
		}
		*radius = radius3;
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005a8c:	601a      	str	r2, [r3, #0]
		*turn_flag = 1;
 8005a8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005a92:	2201      	movs	r2, #1
 8005a94:	701a      	strb	r2, [r3, #0]
	}
		break;
 8005a96:	e0f3      	b.n	8005c80 <Mapping+0x480>
	case 5: {
		for (int i = 0; i < 2; i++) {
 8005a98:	2300      	movs	r3, #0
 8005a9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005a9e:	e01e      	b.n	8005ade <Mapping+0x2de>
			way_point_begin[i] = map_ed3[i];
 8005aa0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8005aae:	0092      	lsls	r2, r2, #2
 8005ab0:	32a0      	adds	r2, #160	; 0xa0
 8005ab2:	443a      	add	r2, r7
 8005ab4:	3a60      	subs	r2, #96	; 0x60
 8005ab6:	6812      	ldr	r2, [r2, #0]
 8005ab8:	601a      	str	r2, [r3, #0]
			way_point_end[i] = map_be4[i];
 8005aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	68ba      	ldr	r2, [r7, #8]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8005ac8:	0092      	lsls	r2, r2, #2
 8005aca:	32a0      	adds	r2, #160	; 0xa0
 8005acc:	443a      	add	r2, r7
 8005ace:	3a68      	subs	r2, #104	; 0x68
 8005ad0:	6812      	ldr	r2, [r2, #0]
 8005ad2:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8005ad4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ad8:	3301      	adds	r3, #1
 8005ada:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005ade:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	dddc      	ble.n	8005aa0 <Mapping+0x2a0>
		}
		*turn_flag = 0;
 8005ae6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005aea:	2200      	movs	r2, #0
 8005aec:	701a      	strb	r2, [r3, #0]
		//		  				mu[2] = 0.93275;
	}
		break;
 8005aee:	e0c7      	b.n	8005c80 <Mapping+0x480>
	case 6: {
		for (int i = 0; i < 2; i++) {
 8005af0:	2300      	movs	r3, #0
 8005af2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005af6:	e04b      	b.n	8005b90 <Mapping+0x390>
 8005af8:	08017f98 	.word	0x08017f98
 8005afc:	08017fa0 	.word	0x08017fa0
 8005b00:	08017fa8 	.word	0x08017fa8
 8005b04:	08017fb0 	.word	0x08017fb0
 8005b08:	08017fb8 	.word	0x08017fb8
 8005b0c:	08017fc0 	.word	0x08017fc0
 8005b10:	08017fc8 	.word	0x08017fc8
 8005b14:	08017fd0 	.word	0x08017fd0
 8005b18:	08017fd8 	.word	0x08017fd8
 8005b1c:	08017fe0 	.word	0x08017fe0
 8005b20:	08017fe8 	.word	0x08017fe8
 8005b24:	08017ff0 	.word	0x08017ff0
 8005b28:	40dc161e 	.word	0x40dc161e
 8005b2c:	4108bee0 	.word	0x4108bee0
 8005b30:	40eb930c 	.word	0x40eb930c
 8005b34:	40e2cccd 	.word	0x40e2cccd
			way_point_begin[i] = map_be4[i];
 8005b38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	4413      	add	r3, r2
 8005b42:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005b46:	0092      	lsls	r2, r2, #2
 8005b48:	32a0      	adds	r2, #160	; 0xa0
 8005b4a:	443a      	add	r2, r7
 8005b4c:	3a68      	subs	r2, #104	; 0x68
 8005b4e:	6812      	ldr	r2, [r2, #0]
 8005b50:	601a      	str	r2, [r3, #0]
			way_point_end[i] = map_ed4[i];
 8005b52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005b60:	0092      	lsls	r2, r2, #2
 8005b62:	32a0      	adds	r2, #160	; 0xa0
 8005b64:	443a      	add	r2, r7
 8005b66:	3a70      	subs	r2, #112	; 0x70
 8005b68:	6812      	ldr	r2, [r2, #0]
 8005b6a:	601a      	str	r2, [r3, #0]

			circle_point[i] = circle_p4[i];
 8005b6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	4413      	add	r3, r2
 8005b76:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005b7a:	0092      	lsls	r2, r2, #2
 8005b7c:	32a0      	adds	r2, #160	; 0xa0
 8005b7e:	443a      	add	r2, r7
 8005b80:	3a90      	subs	r2, #144	; 0x90
 8005b82:	6812      	ldr	r2, [r2, #0]
 8005b84:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8005b86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005b90:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	ddcf      	ble.n	8005b38 <Mapping+0x338>
		}
		*radius = radius4;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005b9c:	601a      	str	r2, [r3, #0]
		*turn_flag = 1;
 8005b9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	701a      	strb	r2, [r3, #0]
	}
		break;
 8005ba6:	e06b      	b.n	8005c80 <Mapping+0x480>
	case 7: {
		for (int i = 0; i < 2; i++) {
 8005ba8:	2300      	movs	r3, #0
 8005baa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005bae:	e01e      	b.n	8005bee <Mapping+0x3ee>
			way_point_begin[i] = map_ed4[i];
 8005bb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005bbe:	0092      	lsls	r2, r2, #2
 8005bc0:	32a0      	adds	r2, #160	; 0xa0
 8005bc2:	443a      	add	r2, r7
 8005bc4:	3a70      	subs	r2, #112	; 0x70
 8005bc6:	6812      	ldr	r2, [r2, #0]
 8005bc8:	601a      	str	r2, [r3, #0]
			way_point_end[i] = map_be1[i];
 8005bca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005bce:	009b      	lsls	r3, r3, #2
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005bd8:	0092      	lsls	r2, r2, #2
 8005bda:	32a0      	adds	r2, #160	; 0xa0
 8005bdc:	443a      	add	r2, r7
 8005bde:	3a38      	subs	r2, #56	; 0x38
 8005be0:	6812      	ldr	r2, [r2, #0]
 8005be2:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8005be4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005be8:	3301      	adds	r3, #1
 8005bea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005bee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	dddc      	ble.n	8005bb0 <Mapping+0x3b0>
		}
		*turn_flag = 0;
 8005bf6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	701a      	strb	r2, [r3, #0]
		//		  				mu[2] = -0.6333;
	}
		break;
 8005bfe:	e03f      	b.n	8005c80 <Mapping+0x480>
	case 8: {
		for (int i = 0; i < 2; i++) {
 8005c00:	2300      	movs	r3, #0
 8005c02:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005c06:	e02b      	b.n	8005c60 <Mapping+0x460>
			way_point_begin[i] = map_be1[i];
 8005c08:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005c0c:	009b      	lsls	r3, r3, #2
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	4413      	add	r3, r2
 8005c12:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c16:	0092      	lsls	r2, r2, #2
 8005c18:	32a0      	adds	r2, #160	; 0xa0
 8005c1a:	443a      	add	r2, r7
 8005c1c:	3a38      	subs	r2, #56	; 0x38
 8005c1e:	6812      	ldr	r2, [r2, #0]
 8005c20:	601a      	str	r2, [r3, #0]
			way_point_end[i] = map_ed1[i];
 8005c22:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	68ba      	ldr	r2, [r7, #8]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c30:	0092      	lsls	r2, r2, #2
 8005c32:	32a0      	adds	r2, #160	; 0xa0
 8005c34:	443a      	add	r2, r7
 8005c36:	3a40      	subs	r2, #64	; 0x40
 8005c38:	6812      	ldr	r2, [r2, #0]
 8005c3a:	601a      	str	r2, [r3, #0]

			circle_point[i] = circle_p1[i];
 8005c3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	4413      	add	r3, r2
 8005c46:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c4a:	0092      	lsls	r2, r2, #2
 8005c4c:	32a0      	adds	r2, #160	; 0xa0
 8005c4e:	443a      	add	r2, r7
 8005c50:	3a78      	subs	r2, #120	; 0x78
 8005c52:	6812      	ldr	r2, [r2, #0]
 8005c54:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8005c56:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005c60:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	ddcf      	ble.n	8005c08 <Mapping+0x408>
		}
		*radius = radius1;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005c6c:	601a      	str	r2, [r3, #0]
		*turn_flag = 1;
 8005c6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005c72:	2201      	movs	r2, #1
 8005c74:	701a      	strb	r2, [r3, #0]
	}
		break;
 8005c76:	e003      	b.n	8005c80 <Mapping+0x480>
	default:
		printf("map error\r\n");	// maybe need add ERROR function
 8005c78:	4803      	ldr	r0, [pc, #12]	; (8005c88 <Mapping+0x488>)
 8005c7a:	f011 f8f9 	bl	8016e70 <puts>
		break;
 8005c7e:	bf00      	nop
		printf("map error\r\n");	// maybe need add ERROR function
		break;
	}
#endif

}
 8005c80:	bf00      	nop
 8005c82:	37a0      	adds	r7, #160	; 0xa0
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	08017f8c 	.word	0x08017f8c

08005c8c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8005c90:	4b17      	ldr	r3, [pc, #92]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005c92:	4a18      	ldr	r2, [pc, #96]	; (8005cf4 <MX_CAN1_Init+0x68>)
 8005c94:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8005c96:	4b16      	ldr	r3, [pc, #88]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005c98:	2205      	movs	r2, #5
 8005c9a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8005c9c:	4b14      	ldr	r3, [pc, #80]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005ca2:	4b13      	ldr	r3, [pc, #76]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8005ca8:	4b11      	ldr	r3, [pc, #68]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005caa:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8005cae:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8005cb0:	4b0f      	ldr	r3, [pc, #60]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005cb2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005cb6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8005cb8:	4b0d      	ldr	r3, [pc, #52]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005cba:	2200      	movs	r2, #0
 8005cbc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8005cbe:	4b0c      	ldr	r3, [pc, #48]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8005cc4:	4b0a      	ldr	r3, [pc, #40]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8005cca:	4b09      	ldr	r3, [pc, #36]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005ccc:	2201      	movs	r2, #1
 8005cce:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8005cd0:	4b07      	ldr	r3, [pc, #28]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8005cd6:	4b06      	ldr	r3, [pc, #24]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005cd8:	2200      	movs	r2, #0
 8005cda:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8005cdc:	4804      	ldr	r0, [pc, #16]	; (8005cf0 <MX_CAN1_Init+0x64>)
 8005cde:	f007 fbe9 	bl	800d4b4 <HAL_CAN_Init>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8005ce8:	f002 fc0a 	bl	8008500 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8005cec:	bf00      	nop
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	20000214 	.word	0x20000214
 8005cf4:	40006400 	.word	0x40006400

08005cf8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b08a      	sub	sp, #40	; 0x28
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d00:	f107 0314 	add.w	r3, r7, #20
 8005d04:	2200      	movs	r2, #0
 8005d06:	601a      	str	r2, [r3, #0]
 8005d08:	605a      	str	r2, [r3, #4]
 8005d0a:	609a      	str	r2, [r3, #8]
 8005d0c:	60da      	str	r2, [r3, #12]
 8005d0e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a21      	ldr	r2, [pc, #132]	; (8005d9c <HAL_CAN_MspInit+0xa4>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d13c      	bne.n	8005d94 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	613b      	str	r3, [r7, #16]
 8005d1e:	4b20      	ldr	r3, [pc, #128]	; (8005da0 <HAL_CAN_MspInit+0xa8>)
 8005d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d22:	4a1f      	ldr	r2, [pc, #124]	; (8005da0 <HAL_CAN_MspInit+0xa8>)
 8005d24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005d28:	6413      	str	r3, [r2, #64]	; 0x40
 8005d2a:	4b1d      	ldr	r3, [pc, #116]	; (8005da0 <HAL_CAN_MspInit+0xa8>)
 8005d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d32:	613b      	str	r3, [r7, #16]
 8005d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d36:	2300      	movs	r3, #0
 8005d38:	60fb      	str	r3, [r7, #12]
 8005d3a:	4b19      	ldr	r3, [pc, #100]	; (8005da0 <HAL_CAN_MspInit+0xa8>)
 8005d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3e:	4a18      	ldr	r2, [pc, #96]	; (8005da0 <HAL_CAN_MspInit+0xa8>)
 8005d40:	f043 0302 	orr.w	r3, r3, #2
 8005d44:	6313      	str	r3, [r2, #48]	; 0x30
 8005d46:	4b16      	ldr	r3, [pc, #88]	; (8005da0 <HAL_CAN_MspInit+0xa8>)
 8005d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	60fb      	str	r3, [r7, #12]
 8005d50:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005d52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d58:	2302      	movs	r3, #2
 8005d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d60:	2303      	movs	r3, #3
 8005d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8005d64:	2309      	movs	r3, #9
 8005d66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d68:	f107 0314 	add.w	r3, r7, #20
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	480d      	ldr	r0, [pc, #52]	; (8005da4 <HAL_CAN_MspInit+0xac>)
 8005d70:	f008 ff56 	bl	800ec20 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8005d74:	2200      	movs	r2, #0
 8005d76:	2100      	movs	r1, #0
 8005d78:	2014      	movs	r0, #20
 8005d7a:	f008 fb18 	bl	800e3ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8005d7e:	2014      	movs	r0, #20
 8005d80:	f008 fb31 	bl	800e3e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d84:	2301      	movs	r3, #1
 8005d86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);	//2020_0429 by POOPOO
 8005d88:	f107 0314 	add.w	r3, r7, #20
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4805      	ldr	r0, [pc, #20]	; (8005da4 <HAL_CAN_MspInit+0xac>)
 8005d90:	f008 ff46 	bl	800ec20 <HAL_GPIO_Init>
  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8005d94:	bf00      	nop
 8005d96:	3728      	adds	r7, #40	; 0x28
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40006400 	.word	0x40006400
 8005da0:	40023800 	.word	0x40023800
 8005da4:	40020400 	.word	0x40020400

08005da8 <CAN_Filter_Init>:
  /* USER CODE END CAN1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(void){
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b08a      	sub	sp, #40	; 0x28
 8005dac:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef CAN_FilterStruct;

	//StdID List x4
	CAN_FilterStruct.FilterIdHigh = CAN_CURRENT_W_ID << 5;
 8005dae:	23a0      	movs	r3, #160	; 0xa0
 8005db0:	603b      	str	r3, [r7, #0]
	CAN_FilterStruct.FilterIdLow  = CAN_CURRENT_W_ID << 5;
 8005db2:	23a0      	movs	r3, #160	; 0xa0
 8005db4:	607b      	str	r3, [r7, #4]
	CAN_FilterStruct.FilterMaskIdHigh = 0;
 8005db6:	2300      	movs	r3, #0
 8005db8:	60bb      	str	r3, [r7, #8]
	CAN_FilterStruct.FilterIdLow = 0;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	607b      	str	r3, [r7, #4]
	CAN_FilterStruct.FilterActivation = ENABLE;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	623b      	str	r3, [r7, #32]
	CAN_FilterStruct.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	613b      	str	r3, [r7, #16]
	CAN_FilterStruct.FilterBank = 0;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	617b      	str	r3, [r7, #20]
	CAN_FilterStruct.FilterMode = CAN_FILTERMODE_IDLIST;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	61bb      	str	r3, [r7, #24]
	CAN_FilterStruct.FilterScale =  CAN_FILTERSCALE_16BIT;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	61fb      	str	r3, [r7, #28]
	CAN_FilterStruct.SlaveStartFilterBank = 0;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_CAN_ConfigFilter(&hcan1, &CAN_FilterStruct) != HAL_OK) {
 8005dd6:	463b      	mov	r3, r7
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4806      	ldr	r0, [pc, #24]	; (8005df4 <CAN_Filter_Init+0x4c>)
 8005ddc:	f007 fc66 	bl	800d6ac <HAL_CAN_ConfigFilter>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d001      	beq.n	8005dea <CAN_Filter_Init+0x42>
		Error_Handler();
 8005de6:	f002 fb8b 	bl	8008500 <Error_Handler>
	}
}
 8005dea:	bf00      	nop
 8005dec:	3728      	adds	r7, #40	; 0x28
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	20000214 	.word	0x20000214

08005df8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005dfc:	4b04      	ldr	r3, [pc, #16]	; (8005e10 <__NVIC_GetPriorityGrouping+0x18>)
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	0a1b      	lsrs	r3, r3, #8
 8005e02:	f003 0307 	and.w	r3, r3, #7
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr
 8005e10:	e000ed00 	.word	0xe000ed00

08005e14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	db0b      	blt.n	8005e3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e26:	79fb      	ldrb	r3, [r7, #7]
 8005e28:	f003 021f 	and.w	r2, r3, #31
 8005e2c:	4907      	ldr	r1, [pc, #28]	; (8005e4c <__NVIC_EnableIRQ+0x38>)
 8005e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e32:	095b      	lsrs	r3, r3, #5
 8005e34:	2001      	movs	r0, #1
 8005e36:	fa00 f202 	lsl.w	r2, r0, r2
 8005e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005e3e:	bf00      	nop
 8005e40:	370c      	adds	r7, #12
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	e000e100 	.word	0xe000e100

08005e50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b083      	sub	sp, #12
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	4603      	mov	r3, r0
 8005e58:	6039      	str	r1, [r7, #0]
 8005e5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	db0a      	blt.n	8005e7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	490c      	ldr	r1, [pc, #48]	; (8005e9c <__NVIC_SetPriority+0x4c>)
 8005e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e6e:	0112      	lsls	r2, r2, #4
 8005e70:	b2d2      	uxtb	r2, r2
 8005e72:	440b      	add	r3, r1
 8005e74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e78:	e00a      	b.n	8005e90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	b2da      	uxtb	r2, r3
 8005e7e:	4908      	ldr	r1, [pc, #32]	; (8005ea0 <__NVIC_SetPriority+0x50>)
 8005e80:	79fb      	ldrb	r3, [r7, #7]
 8005e82:	f003 030f 	and.w	r3, r3, #15
 8005e86:	3b04      	subs	r3, #4
 8005e88:	0112      	lsls	r2, r2, #4
 8005e8a:	b2d2      	uxtb	r2, r2
 8005e8c:	440b      	add	r3, r1
 8005e8e:	761a      	strb	r2, [r3, #24]
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr
 8005e9c:	e000e100 	.word	0xe000e100
 8005ea0:	e000ed00 	.word	0xe000ed00

08005ea4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b089      	sub	sp, #36	; 0x24
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f003 0307 	and.w	r3, r3, #7
 8005eb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	f1c3 0307 	rsb	r3, r3, #7
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	bf28      	it	cs
 8005ec2:	2304      	movcs	r3, #4
 8005ec4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	3304      	adds	r3, #4
 8005eca:	2b06      	cmp	r3, #6
 8005ecc:	d902      	bls.n	8005ed4 <NVIC_EncodePriority+0x30>
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	3b03      	subs	r3, #3
 8005ed2:	e000      	b.n	8005ed6 <NVIC_EncodePriority+0x32>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8005edc:	69bb      	ldr	r3, [r7, #24]
 8005ede:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee2:	43da      	mvns	r2, r3
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	401a      	ands	r2, r3
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005eec:	f04f 31ff 	mov.w	r1, #4294967295
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ef6:	43d9      	mvns	r1, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005efc:	4313      	orrs	r3, r2
         );
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3724      	adds	r7, #36	; 0x24
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
	...

08005f0c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b085      	sub	sp, #20
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005f14:	4b08      	ldr	r3, [pc, #32]	; (8005f38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f18:	4907      	ldr	r1, [pc, #28]	; (8005f38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005f20:	4b05      	ldr	r3, [pc, #20]	; (8005f38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4013      	ands	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
}
 8005f2c:	bf00      	nop
 8005f2e:	3714      	adds	r7, #20
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr
 8005f38:	40023800 	.word	0x40023800

08005f3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8005f40:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005f44:	f7ff ffe2 	bl	8005f0c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005f48:	f7ff ff56 	bl	8005df8 <__NVIC_GetPriorityGrouping>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2200      	movs	r2, #0
 8005f50:	2100      	movs	r1, #0
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7ff ffa6 	bl	8005ea4 <NVIC_EncodePriority>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	200c      	movs	r0, #12
 8005f5e:	f7ff ff77 	bl	8005e50 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8005f62:	200c      	movs	r0, #12
 8005f64:	f7ff ff56 	bl	8005e14 <__NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005f68:	f7ff ff46 	bl	8005df8 <__NVIC_GetPriorityGrouping>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2200      	movs	r2, #0
 8005f70:	2100      	movs	r1, #0
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7ff ff96 	bl	8005ea4 <NVIC_EncodePriority>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	200e      	movs	r0, #14
 8005f7e:	f7ff ff67 	bl	8005e50 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8005f82:	200e      	movs	r0, #14
 8005f84:	f7ff ff46 	bl	8005e14 <__NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8005f88:	2200      	movs	r2, #0
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	2010      	movs	r0, #16
 8005f8e:	f008 fa0e 	bl	800e3ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8005f92:	2010      	movs	r0, #16
 8005f94:	f008 fa27 	bl	800e3e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8005f98:	2200      	movs	r2, #0
 8005f9a:	2100      	movs	r1, #0
 8005f9c:	2011      	movs	r0, #17
 8005f9e:	f008 fa06 	bl	800e3ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8005fa2:	2011      	movs	r0, #17
 8005fa4:	f008 fa1f 	bl	800e3e6 <HAL_NVIC_EnableIRQ>

}
 8005fa8:	bf00      	nop
 8005faa:	bd80      	pop	{r7, pc}

08005fac <LL_GPIO_SetOutputPin>:
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	619a      	str	r2, [r3, #24]
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <LL_GPIO_ResetOutputPin>:
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	041a      	lsls	r2, r3, #16
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	619a      	str	r2, [r3, #24]
}
 8005fda:	bf00      	nop
 8005fdc:	370c      	adds	r7, #12
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr

08005fe6 <dxl_hal_open>:
// Dynamixel SDK platform dependent source
#include "dxl_hal.h"

int dxl_hal_open( int devIndex, int baudrate )
{
 8005fe6:	b480      	push	{r7}
 8005fe8:	b083      	sub	sp, #12
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
 8005fee:	6039      	str	r1, [r7, #0]
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

	//USART1_Configuration(baudrate);
	return 1;
 8005ff0:	2301      	movs	r3, #1
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	370c      	adds	r7, #12
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr

08005ffe <dxl_hal_clear>:
	/* Disable the USART1 */
	//DisableUSART1();
}

void dxl_hal_clear(void)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	af00      	add	r7, sp, #0
	// Clear communication buffer

	ClearBuffer256();
 8006002:	f7fe f95d 	bl	80042c0 <ClearBuffer256>
}
 8006006:	bf00      	nop
 8006008:	bd80      	pop	{r7, pc}
	...

0800600c <dxl_hal_tx>:

int dxl_hal_tx( unsigned char *pPacket, int numPacket )
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.


	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_4); // LL_GPIO_PIN_4 is Mx_dir
 8006016:	2110      	movs	r1, #16
 8006018:	480e      	ldr	r0, [pc, #56]	; (8006054 <dxl_hal_tx+0x48>)
 800601a:	f7ff ffc7 	bl	8005fac <LL_GPIO_SetOutputPin>
//	LL_USART_DisableIT_RXNE(UART4); 	//2019/12/4 POOPOO
	unsigned char i;
	for(i=0 ; i<numPacket; i++  )
 800601e:	2300      	movs	r3, #0
 8006020:	73fb      	strb	r3, [r7, #15]
 8006022:	e009      	b.n	8006038 <dxl_hal_tx+0x2c>
		TxDByte_DXL(pPacket[i]);
 8006024:	7bfb      	ldrb	r3, [r7, #15]
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	4413      	add	r3, r2
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	4618      	mov	r0, r3
 800602e:	f7fe f96f 	bl	8004310 <TxDByte_DXL>
	for(i=0 ; i<numPacket; i++  )
 8006032:	7bfb      	ldrb	r3, [r7, #15]
 8006034:	3301      	adds	r3, #1
 8006036:	73fb      	strb	r3, [r7, #15]
 8006038:	7bfb      	ldrb	r3, [r7, #15]
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	429a      	cmp	r2, r3
 800603e:	dcf1      	bgt.n	8006024 <dxl_hal_tx+0x18>

//	LL_USART_EnableIT_RXNE(UART4);		//2019/12/4 POOPOO
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_4); // LL_GPIO_PIN_4 is Mx_dir
 8006040:	2110      	movs	r1, #16
 8006042:	4804      	ldr	r0, [pc, #16]	; (8006054 <dxl_hal_tx+0x48>)
 8006044:	f7ff ffc0 	bl	8005fc8 <LL_GPIO_ResetOutputPin>
	return numPacket;
 8006048:	683b      	ldr	r3, [r7, #0]
}
 800604a:	4618      	mov	r0, r3
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	40020000 	.word	0x40020000

08006058 <dxl_hal_rx>:

int dxl_hal_rx( unsigned char *pPacket, int numPacket )
{
 8006058:	b590      	push	{r4, r7, lr}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data received. -1 is error.

	unsigned char i;
	for( i=0 ; i<numPacket ; i++ )
 8006062:	2300      	movs	r3, #0
 8006064:	73fb      	strb	r3, [r7, #15]
 8006066:	e011      	b.n	800608c <dxl_hal_rx+0x34>
	{
		if (CheckNewArrive()){
 8006068:	f7fe f93c 	bl	80042e4 <CheckNewArrive>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d007      	beq.n	8006082 <dxl_hal_rx+0x2a>
			pPacket[i] =  RxDByte_DXL();
 8006072:	7bfb      	ldrb	r3, [r7, #15]
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	18d4      	adds	r4, r2, r3
 8006078:	f7fe f966 	bl	8004348 <RxDByte_DXL>
 800607c:	4603      	mov	r3, r0
 800607e:	7023      	strb	r3, [r4, #0]
 8006080:	e001      	b.n	8006086 <dxl_hal_rx+0x2e>
		}
		else
			return i;
 8006082:	7bfb      	ldrb	r3, [r7, #15]
 8006084:	e007      	b.n	8006096 <dxl_hal_rx+0x3e>
	for( i=0 ; i<numPacket ; i++ )
 8006086:	7bfb      	ldrb	r3, [r7, #15]
 8006088:	3301      	adds	r3, #1
 800608a:	73fb      	strb	r3, [r7, #15]
 800608c:	7bfb      	ldrb	r3, [r7, #15]
 800608e:	683a      	ldr	r2, [r7, #0]
 8006090:	429a      	cmp	r2, r3
 8006092:	dce9      	bgt.n	8006068 <dxl_hal_rx+0x10>
	}
	return numPacket;
 8006094:	683b      	ldr	r3, [r7, #0]
}
 8006096:	4618      	mov	r0, r3
 8006098:	3714      	adds	r7, #20
 800609a:	46bd      	mov	sp, r7
 800609c:	bd90      	pop	{r4, r7, pc}

0800609e <dxl_hal_set_timeout>:

void dxl_hal_set_timeout( int NumRcvByte )
{
 800609e:	b580      	push	{r7, lr}
 80060a0:	b082      	sub	sp, #8
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
	// Start stop watch
	// NumRcvByte: number of recieving data(to calculate maximum waiting time)

	//exceed range of int...
	StartDiscount(NumRcvByte*100);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2264      	movs	r2, #100	; 0x64
 80060aa:	fb02 f303 	mul.w	r3, r2, r3
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7fe fa2a 	bl	8004508 <StartDiscount>
}
 80060b4:	bf00      	nop
 80060b6:	3708      	adds	r7, #8
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <dxl_hal_timeout>:

int dxl_hal_timeout(void)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	af00      	add	r7, sp, #0
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	return CheckTimeOut();
 80060c0:	f7fe fa32 	bl	8004528 <CheckTimeOut>
 80060c4:	4603      	mov	r3, r0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	bd80      	pop	{r7, pc}
	...

080060cc <dxl_initialize>:
int gbCommStatus = COMM_RXSUCCESS;
int giBusUsing = 0;


int dxl_initialize( int devIndex, int baudnum )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
	int baudrate;
	baudrate = 2000000 / (baudnum + 1);
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	3301      	adds	r3, #1
 80060da:	4a0c      	ldr	r2, [pc, #48]	; (800610c <dxl_initialize+0x40>)
 80060dc:	fb92 f3f3 	sdiv	r3, r2, r3
 80060e0:	60fb      	str	r3, [r7, #12]

	if( dxl_hal_open(devIndex, baudrate) == 0 )
 80060e2:	68f9      	ldr	r1, [r7, #12]
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f7ff ff7e 	bl	8005fe6 <dxl_hal_open>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d101      	bne.n	80060f4 <dxl_initialize+0x28>
		return 0;
 80060f0:	2300      	movs	r3, #0
 80060f2:	e006      	b.n	8006102 <dxl_initialize+0x36>

	gbCommStatus = COMM_RXSUCCESS;
 80060f4:	4b06      	ldr	r3, [pc, #24]	; (8006110 <dxl_initialize+0x44>)
 80060f6:	2201      	movs	r2, #1
 80060f8:	601a      	str	r2, [r3, #0]
	giBusUsing = 0;
 80060fa:	4b06      	ldr	r3, [pc, #24]	; (8006114 <dxl_initialize+0x48>)
 80060fc:	2200      	movs	r2, #0
 80060fe:	601a      	str	r2, [r3, #0]



	return 1;
 8006100:	2301      	movs	r3, #1
}
 8006102:	4618      	mov	r0, r3
 8006104:	3710      	adds	r7, #16
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	001e8480 	.word	0x001e8480
 8006110:	20000054 	.word	0x20000054
 8006114:	20000324 	.word	0x20000324

08006118 <dxl_tx_packet>:
{
	dxl_hal_close();
}

void dxl_tx_packet()
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
	unsigned char i;
	unsigned char TxNumByte, RealTxNumByte;
	unsigned char checksum = 0;
 800611e:	2300      	movs	r3, #0
 8006120:	71bb      	strb	r3, [r7, #6]

	if( giBusUsing == 1 )
 8006122:	4b46      	ldr	r3, [pc, #280]	; (800623c <dxl_tx_packet+0x124>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2b01      	cmp	r3, #1
 8006128:	f000 8083 	beq.w	8006232 <dxl_tx_packet+0x11a>
		return;



	giBusUsing = 1;
 800612c:	4b43      	ldr	r3, [pc, #268]	; (800623c <dxl_tx_packet+0x124>)
 800612e:	2201      	movs	r2, #1
 8006130:	601a      	str	r2, [r3, #0]

	if( gbInstructionPacket[LENGTH] > (MAXNUM_TXPARAM+2) )
 8006132:	4b43      	ldr	r3, [pc, #268]	; (8006240 <dxl_tx_packet+0x128>)
 8006134:	78db      	ldrb	r3, [r3, #3]
 8006136:	2b98      	cmp	r3, #152	; 0x98
 8006138:	d906      	bls.n	8006148 <dxl_tx_packet+0x30>
	{
		gbCommStatus = COMM_TXERROR;
 800613a:	4b42      	ldr	r3, [pc, #264]	; (8006244 <dxl_tx_packet+0x12c>)
 800613c:	2204      	movs	r2, #4
 800613e:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8006140:	4b3e      	ldr	r3, [pc, #248]	; (800623c <dxl_tx_packet+0x124>)
 8006142:	2200      	movs	r2, #0
 8006144:	601a      	str	r2, [r3, #0]
		return;
 8006146:	e075      	b.n	8006234 <dxl_tx_packet+0x11c>
	}

	if( gbInstructionPacket[INSTRUCTION] != INST_PING
 8006148:	4b3d      	ldr	r3, [pc, #244]	; (8006240 <dxl_tx_packet+0x128>)
 800614a:	791b      	ldrb	r3, [r3, #4]
 800614c:	2b01      	cmp	r3, #1
 800614e:	d01e      	beq.n	800618e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_READ
 8006150:	4b3b      	ldr	r3, [pc, #236]	; (8006240 <dxl_tx_packet+0x128>)
 8006152:	791b      	ldrb	r3, [r3, #4]
 8006154:	2b02      	cmp	r3, #2
 8006156:	d01a      	beq.n	800618e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_WRITE
 8006158:	4b39      	ldr	r3, [pc, #228]	; (8006240 <dxl_tx_packet+0x128>)
 800615a:	791b      	ldrb	r3, [r3, #4]
 800615c:	2b03      	cmp	r3, #3
 800615e:	d016      	beq.n	800618e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_REG_WRITE
 8006160:	4b37      	ldr	r3, [pc, #220]	; (8006240 <dxl_tx_packet+0x128>)
 8006162:	791b      	ldrb	r3, [r3, #4]
 8006164:	2b04      	cmp	r3, #4
 8006166:	d012      	beq.n	800618e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_ACTION
 8006168:	4b35      	ldr	r3, [pc, #212]	; (8006240 <dxl_tx_packet+0x128>)
 800616a:	791b      	ldrb	r3, [r3, #4]
 800616c:	2b05      	cmp	r3, #5
 800616e:	d00e      	beq.n	800618e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_RESET
 8006170:	4b33      	ldr	r3, [pc, #204]	; (8006240 <dxl_tx_packet+0x128>)
 8006172:	791b      	ldrb	r3, [r3, #4]
 8006174:	2b06      	cmp	r3, #6
 8006176:	d00a      	beq.n	800618e <dxl_tx_packet+0x76>
		&& gbInstructionPacket[INSTRUCTION] != INST_SYNC_WRITE )
 8006178:	4b31      	ldr	r3, [pc, #196]	; (8006240 <dxl_tx_packet+0x128>)
 800617a:	791b      	ldrb	r3, [r3, #4]
 800617c:	2b83      	cmp	r3, #131	; 0x83
 800617e:	d006      	beq.n	800618e <dxl_tx_packet+0x76>
	{
		gbCommStatus = COMM_TXERROR;
 8006180:	4b30      	ldr	r3, [pc, #192]	; (8006244 <dxl_tx_packet+0x12c>)
 8006182:	2204      	movs	r2, #4
 8006184:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8006186:	4b2d      	ldr	r3, [pc, #180]	; (800623c <dxl_tx_packet+0x124>)
 8006188:	2200      	movs	r2, #0
 800618a:	601a      	str	r2, [r3, #0]
		return;
 800618c:	e052      	b.n	8006234 <dxl_tx_packet+0x11c>
	}

	gbInstructionPacket[0] = 0xff;
 800618e:	4b2c      	ldr	r3, [pc, #176]	; (8006240 <dxl_tx_packet+0x128>)
 8006190:	22ff      	movs	r2, #255	; 0xff
 8006192:	701a      	strb	r2, [r3, #0]
	gbInstructionPacket[1] = 0xff;
 8006194:	4b2a      	ldr	r3, [pc, #168]	; (8006240 <dxl_tx_packet+0x128>)
 8006196:	22ff      	movs	r2, #255	; 0xff
 8006198:	705a      	strb	r2, [r3, #1]
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
 800619a:	2300      	movs	r3, #0
 800619c:	71fb      	strb	r3, [r7, #7]
 800619e:	e009      	b.n	80061b4 <dxl_tx_packet+0x9c>
		checksum += gbInstructionPacket[i+2];
 80061a0:	79fb      	ldrb	r3, [r7, #7]
 80061a2:	3302      	adds	r3, #2
 80061a4:	4a26      	ldr	r2, [pc, #152]	; (8006240 <dxl_tx_packet+0x128>)
 80061a6:	5cd2      	ldrb	r2, [r2, r3]
 80061a8:	79bb      	ldrb	r3, [r7, #6]
 80061aa:	4413      	add	r3, r2
 80061ac:	71bb      	strb	r3, [r7, #6]
	for( i=0; i<(gbInstructionPacket[LENGTH]+1); i++ )
 80061ae:	79fb      	ldrb	r3, [r7, #7]
 80061b0:	3301      	adds	r3, #1
 80061b2:	71fb      	strb	r3, [r7, #7]
 80061b4:	4b22      	ldr	r3, [pc, #136]	; (8006240 <dxl_tx_packet+0x128>)
 80061b6:	78db      	ldrb	r3, [r3, #3]
 80061b8:	79fa      	ldrb	r2, [r7, #7]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d9f0      	bls.n	80061a0 <dxl_tx_packet+0x88>
	gbInstructionPacket[gbInstructionPacket[LENGTH]+3] = ~checksum;
 80061be:	4b20      	ldr	r3, [pc, #128]	; (8006240 <dxl_tx_packet+0x128>)
 80061c0:	78db      	ldrb	r3, [r3, #3]
 80061c2:	3303      	adds	r3, #3
 80061c4:	79ba      	ldrb	r2, [r7, #6]
 80061c6:	43d2      	mvns	r2, r2
 80061c8:	b2d1      	uxtb	r1, r2
 80061ca:	4a1d      	ldr	r2, [pc, #116]	; (8006240 <dxl_tx_packet+0x128>)
 80061cc:	54d1      	strb	r1, [r2, r3]

	if( gbCommStatus == COMM_RXTIMEOUT || gbCommStatus == COMM_RXCORRUPT )
 80061ce:	4b1d      	ldr	r3, [pc, #116]	; (8006244 <dxl_tx_packet+0x12c>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2b06      	cmp	r3, #6
 80061d4:	d003      	beq.n	80061de <dxl_tx_packet+0xc6>
 80061d6:	4b1b      	ldr	r3, [pc, #108]	; (8006244 <dxl_tx_packet+0x12c>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2b07      	cmp	r3, #7
 80061dc:	d101      	bne.n	80061e2 <dxl_tx_packet+0xca>
	{




		dxl_hal_clear();
 80061de:	f7ff ff0e 	bl	8005ffe <dxl_hal_clear>
	}

	TxNumByte = gbInstructionPacket[LENGTH] + 4;
 80061e2:	4b17      	ldr	r3, [pc, #92]	; (8006240 <dxl_tx_packet+0x128>)
 80061e4:	78db      	ldrb	r3, [r3, #3]
 80061e6:	3304      	adds	r3, #4
 80061e8:	717b      	strb	r3, [r7, #5]
//	printf("Txbyte=%d\r\n",TxNumByte);
	RealTxNumByte = dxl_hal_tx( (unsigned char*)gbInstructionPacket, TxNumByte );
 80061ea:	797b      	ldrb	r3, [r7, #5]
 80061ec:	4619      	mov	r1, r3
 80061ee:	4814      	ldr	r0, [pc, #80]	; (8006240 <dxl_tx_packet+0x128>)
 80061f0:	f7ff ff0c 	bl	800600c <dxl_hal_tx>
 80061f4:	4603      	mov	r3, r0
 80061f6:	713b      	strb	r3, [r7, #4]

	if( TxNumByte != RealTxNumByte )
 80061f8:	797a      	ldrb	r2, [r7, #5]
 80061fa:	793b      	ldrb	r3, [r7, #4]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d006      	beq.n	800620e <dxl_tx_packet+0xf6>
	{

		gbCommStatus = COMM_TXFAIL;
 8006200:	4b10      	ldr	r3, [pc, #64]	; (8006244 <dxl_tx_packet+0x12c>)
 8006202:	2202      	movs	r2, #2
 8006204:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8006206:	4b0d      	ldr	r3, [pc, #52]	; (800623c <dxl_tx_packet+0x124>)
 8006208:	2200      	movs	r2, #0
 800620a:	601a      	str	r2, [r3, #0]
		return;
 800620c:	e012      	b.n	8006234 <dxl_tx_packet+0x11c>
	}

	if( gbInstructionPacket[INSTRUCTION] == INST_READ )
 800620e:	4b0c      	ldr	r3, [pc, #48]	; (8006240 <dxl_tx_packet+0x128>)
 8006210:	791b      	ldrb	r3, [r3, #4]
 8006212:	2b02      	cmp	r3, #2
 8006214:	d106      	bne.n	8006224 <dxl_tx_packet+0x10c>
		dxl_hal_set_timeout( gbInstructionPacket[PARAMETER+1] + 6 );
 8006216:	4b0a      	ldr	r3, [pc, #40]	; (8006240 <dxl_tx_packet+0x128>)
 8006218:	799b      	ldrb	r3, [r3, #6]
 800621a:	3306      	adds	r3, #6
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff ff3e 	bl	800609e <dxl_hal_set_timeout>
 8006222:	e002      	b.n	800622a <dxl_tx_packet+0x112>
	else
		dxl_hal_set_timeout( 6 );
 8006224:	2006      	movs	r0, #6
 8006226:	f7ff ff3a 	bl	800609e <dxl_hal_set_timeout>

	gbCommStatus = COMM_TXSUCCESS;
 800622a:	4b06      	ldr	r3, [pc, #24]	; (8006244 <dxl_tx_packet+0x12c>)
 800622c:	2200      	movs	r2, #0
 800622e:	601a      	str	r2, [r3, #0]
 8006230:	e000      	b.n	8006234 <dxl_tx_packet+0x11c>
		return;
 8006232:	bf00      	nop
}
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	20000324 	.word	0x20000324
 8006240:	2000023c 	.word	0x2000023c
 8006244:	20000054 	.word	0x20000054

08006248 <dxl_rx_packet>:

void dxl_rx_packet()
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
	unsigned char i, j, nRead;
	unsigned char checksum = 0;
 800624e:	2300      	movs	r3, #0
 8006250:	717b      	strb	r3, [r7, #5]

	if( giBusUsing == 0 )
 8006252:	4b83      	ldr	r3, [pc, #524]	; (8006460 <dxl_rx_packet+0x218>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 80fd 	beq.w	8006456 <dxl_rx_packet+0x20e>
		return;

	if( gbInstructionPacket[ID] == BROADCAST_ID )
 800625c:	4b81      	ldr	r3, [pc, #516]	; (8006464 <dxl_rx_packet+0x21c>)
 800625e:	789b      	ldrb	r3, [r3, #2]
 8006260:	2bfe      	cmp	r3, #254	; 0xfe
 8006262:	d106      	bne.n	8006272 <dxl_rx_packet+0x2a>
	{
		gbCommStatus = COMM_RXSUCCESS;
 8006264:	4b80      	ldr	r3, [pc, #512]	; (8006468 <dxl_rx_packet+0x220>)
 8006266:	2201      	movs	r2, #1
 8006268:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 800626a:	4b7d      	ldr	r3, [pc, #500]	; (8006460 <dxl_rx_packet+0x218>)
 800626c:	2200      	movs	r2, #0
 800626e:	601a      	str	r2, [r3, #0]
		return;
 8006270:	e0f2      	b.n	8006458 <dxl_rx_packet+0x210>
	}

	if( gbCommStatus == COMM_TXSUCCESS )
 8006272:	4b7d      	ldr	r3, [pc, #500]	; (8006468 <dxl_rx_packet+0x220>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d105      	bne.n	8006286 <dxl_rx_packet+0x3e>
	{
		gbRxGetLength = 0;
 800627a:	4b7c      	ldr	r3, [pc, #496]	; (800646c <dxl_rx_packet+0x224>)
 800627c:	2200      	movs	r2, #0
 800627e:	701a      	strb	r2, [r3, #0]
		gbRxPacketLength = 6;
 8006280:	4b7b      	ldr	r3, [pc, #492]	; (8006470 <dxl_rx_packet+0x228>)
 8006282:	2206      	movs	r2, #6
 8006284:	701a      	strb	r2, [r3, #0]
	}

	nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
 8006286:	4b79      	ldr	r3, [pc, #484]	; (800646c <dxl_rx_packet+0x224>)
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	4b79      	ldr	r3, [pc, #484]	; (8006474 <dxl_rx_packet+0x22c>)
 800628e:	4413      	add	r3, r2
 8006290:	4a77      	ldr	r2, [pc, #476]	; (8006470 <dxl_rx_packet+0x228>)
 8006292:	7812      	ldrb	r2, [r2, #0]
 8006294:	4611      	mov	r1, r2
 8006296:	4a75      	ldr	r2, [pc, #468]	; (800646c <dxl_rx_packet+0x224>)
 8006298:	7812      	ldrb	r2, [r2, #0]
 800629a:	1a8a      	subs	r2, r1, r2
 800629c:	4611      	mov	r1, r2
 800629e:	4618      	mov	r0, r3
 80062a0:	f7ff feda 	bl	8006058 <dxl_hal_rx>
 80062a4:	4603      	mov	r3, r0
 80062a6:	713b      	strb	r3, [r7, #4]
/*
	TxDByte16(nRead);
	TxDByte_PC('\r');
	TxDByte_PC('\n');
*/
	gbRxGetLength += nRead;
 80062a8:	4b70      	ldr	r3, [pc, #448]	; (800646c <dxl_rx_packet+0x224>)
 80062aa:	781a      	ldrb	r2, [r3, #0]
 80062ac:	793b      	ldrb	r3, [r7, #4]
 80062ae:	4413      	add	r3, r2
 80062b0:	b2da      	uxtb	r2, r3
 80062b2:	4b6e      	ldr	r3, [pc, #440]	; (800646c <dxl_rx_packet+0x224>)
 80062b4:	701a      	strb	r2, [r3, #0]
	if( gbRxGetLength < gbRxPacketLength )
 80062b6:	4b6d      	ldr	r3, [pc, #436]	; (800646c <dxl_rx_packet+0x224>)
 80062b8:	781a      	ldrb	r2, [r3, #0]
 80062ba:	4b6d      	ldr	r3, [pc, #436]	; (8006470 <dxl_rx_packet+0x228>)
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d213      	bcs.n	80062ea <dxl_rx_packet+0xa2>
	{
		if( dxl_hal_timeout() == 1 )
 80062c2:	f7ff fefb 	bl	80060bc <dxl_hal_timeout>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d10e      	bne.n	80062ea <dxl_rx_packet+0xa2>
		{


			if(gbRxGetLength == 0)
 80062cc:	4b67      	ldr	r3, [pc, #412]	; (800646c <dxl_rx_packet+0x224>)
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d103      	bne.n	80062dc <dxl_rx_packet+0x94>
				gbCommStatus = COMM_RXTIMEOUT;
 80062d4:	4b64      	ldr	r3, [pc, #400]	; (8006468 <dxl_rx_packet+0x220>)
 80062d6:	2206      	movs	r2, #6
 80062d8:	601a      	str	r2, [r3, #0]
 80062da:	e002      	b.n	80062e2 <dxl_rx_packet+0x9a>
			else
				gbCommStatus = COMM_RXCORRUPT;
 80062dc:	4b62      	ldr	r3, [pc, #392]	; (8006468 <dxl_rx_packet+0x220>)
 80062de:	2207      	movs	r2, #7
 80062e0:	601a      	str	r2, [r3, #0]
			giBusUsing = 0;
 80062e2:	4b5f      	ldr	r3, [pc, #380]	; (8006460 <dxl_rx_packet+0x218>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	601a      	str	r2, [r3, #0]
			return;
 80062e8:	e0b6      	b.n	8006458 <dxl_rx_packet+0x210>
		}
	}

	// Find packet header
	for( i=0; i<(gbRxGetLength-1); i++ )
 80062ea:	2300      	movs	r3, #0
 80062ec:	71fb      	strb	r3, [r7, #7]
 80062ee:	e01a      	b.n	8006326 <dxl_rx_packet+0xde>
	{
		if( gbStatusPacket[i] == 0xff && gbStatusPacket[i+1] == 0xff )
 80062f0:	79fb      	ldrb	r3, [r7, #7]
 80062f2:	4a60      	ldr	r2, [pc, #384]	; (8006474 <dxl_rx_packet+0x22c>)
 80062f4:	5cd3      	ldrb	r3, [r2, r3]
 80062f6:	2bff      	cmp	r3, #255	; 0xff
 80062f8:	d105      	bne.n	8006306 <dxl_rx_packet+0xbe>
 80062fa:	79fb      	ldrb	r3, [r7, #7]
 80062fc:	3301      	adds	r3, #1
 80062fe:	4a5d      	ldr	r2, [pc, #372]	; (8006474 <dxl_rx_packet+0x22c>)
 8006300:	5cd3      	ldrb	r3, [r2, r3]
 8006302:	2bff      	cmp	r3, #255	; 0xff
 8006304:	d017      	beq.n	8006336 <dxl_rx_packet+0xee>
		{
			break;
		}
		else if( i == gbRxGetLength-2 && gbStatusPacket[gbRxGetLength-1] == 0xff )
 8006306:	79fa      	ldrb	r2, [r7, #7]
 8006308:	4b58      	ldr	r3, [pc, #352]	; (800646c <dxl_rx_packet+0x224>)
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	3b02      	subs	r3, #2
 800630e:	429a      	cmp	r2, r3
 8006310:	d106      	bne.n	8006320 <dxl_rx_packet+0xd8>
 8006312:	4b56      	ldr	r3, [pc, #344]	; (800646c <dxl_rx_packet+0x224>)
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	3b01      	subs	r3, #1
 8006318:	4a56      	ldr	r2, [pc, #344]	; (8006474 <dxl_rx_packet+0x22c>)
 800631a:	5cd3      	ldrb	r3, [r2, r3]
 800631c:	2bff      	cmp	r3, #255	; 0xff
 800631e:	d009      	beq.n	8006334 <dxl_rx_packet+0xec>
	for( i=0; i<(gbRxGetLength-1); i++ )
 8006320:	79fb      	ldrb	r3, [r7, #7]
 8006322:	3301      	adds	r3, #1
 8006324:	71fb      	strb	r3, [r7, #7]
 8006326:	79fa      	ldrb	r2, [r7, #7]
 8006328:	4b50      	ldr	r3, [pc, #320]	; (800646c <dxl_rx_packet+0x224>)
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	3b01      	subs	r3, #1
 800632e:	429a      	cmp	r2, r3
 8006330:	dbde      	blt.n	80062f0 <dxl_rx_packet+0xa8>
 8006332:	e000      	b.n	8006336 <dxl_rx_packet+0xee>
		{
			break;
 8006334:	bf00      	nop
		}
	}
	if( i > 0 )
 8006336:	79fb      	ldrb	r3, [r7, #7]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d01c      	beq.n	8006376 <dxl_rx_packet+0x12e>
	{
		for( j=0; j<(gbRxGetLength-i); j++ )
 800633c:	2300      	movs	r3, #0
 800633e:	71bb      	strb	r3, [r7, #6]
 8006340:	e00a      	b.n	8006358 <dxl_rx_packet+0x110>
			gbStatusPacket[j] = gbStatusPacket[j + i];
 8006342:	79ba      	ldrb	r2, [r7, #6]
 8006344:	79fb      	ldrb	r3, [r7, #7]
 8006346:	441a      	add	r2, r3
 8006348:	79bb      	ldrb	r3, [r7, #6]
 800634a:	494a      	ldr	r1, [pc, #296]	; (8006474 <dxl_rx_packet+0x22c>)
 800634c:	5c89      	ldrb	r1, [r1, r2]
 800634e:	4a49      	ldr	r2, [pc, #292]	; (8006474 <dxl_rx_packet+0x22c>)
 8006350:	54d1      	strb	r1, [r2, r3]
		for( j=0; j<(gbRxGetLength-i); j++ )
 8006352:	79bb      	ldrb	r3, [r7, #6]
 8006354:	3301      	adds	r3, #1
 8006356:	71bb      	strb	r3, [r7, #6]
 8006358:	79ba      	ldrb	r2, [r7, #6]
 800635a:	4b44      	ldr	r3, [pc, #272]	; (800646c <dxl_rx_packet+0x224>)
 800635c:	781b      	ldrb	r3, [r3, #0]
 800635e:	4619      	mov	r1, r3
 8006360:	79fb      	ldrb	r3, [r7, #7]
 8006362:	1acb      	subs	r3, r1, r3
 8006364:	429a      	cmp	r2, r3
 8006366:	dbec      	blt.n	8006342 <dxl_rx_packet+0xfa>

		gbRxGetLength -= i;
 8006368:	4b40      	ldr	r3, [pc, #256]	; (800646c <dxl_rx_packet+0x224>)
 800636a:	781a      	ldrb	r2, [r3, #0]
 800636c:	79fb      	ldrb	r3, [r7, #7]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	b2da      	uxtb	r2, r3
 8006372:	4b3e      	ldr	r3, [pc, #248]	; (800646c <dxl_rx_packet+0x224>)
 8006374:	701a      	strb	r2, [r3, #0]
	}

	if( gbRxGetLength < gbRxPacketLength )
 8006376:	4b3d      	ldr	r3, [pc, #244]	; (800646c <dxl_rx_packet+0x224>)
 8006378:	781a      	ldrb	r2, [r3, #0]
 800637a:	4b3d      	ldr	r3, [pc, #244]	; (8006470 <dxl_rx_packet+0x228>)
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	429a      	cmp	r2, r3
 8006380:	d203      	bcs.n	800638a <dxl_rx_packet+0x142>
	{
		gbCommStatus = COMM_RXWAITING;
 8006382:	4b39      	ldr	r3, [pc, #228]	; (8006468 <dxl_rx_packet+0x220>)
 8006384:	2205      	movs	r2, #5
 8006386:	601a      	str	r2, [r3, #0]
		return;
 8006388:	e066      	b.n	8006458 <dxl_rx_packet+0x210>
	}


	// Check id pairing
	if( gbInstructionPacket[ID] != gbStatusPacket[ID])
 800638a:	4b36      	ldr	r3, [pc, #216]	; (8006464 <dxl_rx_packet+0x21c>)
 800638c:	789a      	ldrb	r2, [r3, #2]
 800638e:	4b39      	ldr	r3, [pc, #228]	; (8006474 <dxl_rx_packet+0x22c>)
 8006390:	789b      	ldrb	r3, [r3, #2]
 8006392:	429a      	cmp	r2, r3
 8006394:	d006      	beq.n	80063a4 <dxl_rx_packet+0x15c>
	{
		gbCommStatus = COMM_RXCORRUPT;
 8006396:	4b34      	ldr	r3, [pc, #208]	; (8006468 <dxl_rx_packet+0x220>)
 8006398:	2207      	movs	r2, #7
 800639a:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 800639c:	4b30      	ldr	r3, [pc, #192]	; (8006460 <dxl_rx_packet+0x218>)
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
		return;
 80063a2:	e059      	b.n	8006458 <dxl_rx_packet+0x210>
	}

	gbRxPacketLength = gbStatusPacket[LENGTH] + 4;
 80063a4:	4b33      	ldr	r3, [pc, #204]	; (8006474 <dxl_rx_packet+0x22c>)
 80063a6:	78db      	ldrb	r3, [r3, #3]
 80063a8:	3304      	adds	r3, #4
 80063aa:	b2da      	uxtb	r2, r3
 80063ac:	4b30      	ldr	r3, [pc, #192]	; (8006470 <dxl_rx_packet+0x228>)
 80063ae:	701a      	strb	r2, [r3, #0]
	if( gbRxGetLength < gbRxPacketLength )
 80063b0:	4b2e      	ldr	r3, [pc, #184]	; (800646c <dxl_rx_packet+0x224>)
 80063b2:	781a      	ldrb	r2, [r3, #0]
 80063b4:	4b2e      	ldr	r3, [pc, #184]	; (8006470 <dxl_rx_packet+0x228>)
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d221      	bcs.n	8006400 <dxl_rx_packet+0x1b8>
	{
		nRead = dxl_hal_rx( (unsigned char*)&gbStatusPacket[gbRxGetLength], gbRxPacketLength - gbRxGetLength );
 80063bc:	4b2b      	ldr	r3, [pc, #172]	; (800646c <dxl_rx_packet+0x224>)
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	4b2c      	ldr	r3, [pc, #176]	; (8006474 <dxl_rx_packet+0x22c>)
 80063c4:	4413      	add	r3, r2
 80063c6:	4a2a      	ldr	r2, [pc, #168]	; (8006470 <dxl_rx_packet+0x228>)
 80063c8:	7812      	ldrb	r2, [r2, #0]
 80063ca:	4611      	mov	r1, r2
 80063cc:	4a27      	ldr	r2, [pc, #156]	; (800646c <dxl_rx_packet+0x224>)
 80063ce:	7812      	ldrb	r2, [r2, #0]
 80063d0:	1a8a      	subs	r2, r1, r2
 80063d2:	4611      	mov	r1, r2
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7ff fe3f 	bl	8006058 <dxl_hal_rx>
 80063da:	4603      	mov	r3, r0
 80063dc:	713b      	strb	r3, [r7, #4]
		gbRxGetLength += nRead;
 80063de:	4b23      	ldr	r3, [pc, #140]	; (800646c <dxl_rx_packet+0x224>)
 80063e0:	781a      	ldrb	r2, [r3, #0]
 80063e2:	793b      	ldrb	r3, [r7, #4]
 80063e4:	4413      	add	r3, r2
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	4b20      	ldr	r3, [pc, #128]	; (800646c <dxl_rx_packet+0x224>)
 80063ea:	701a      	strb	r2, [r3, #0]
		if( gbRxGetLength < gbRxPacketLength )
 80063ec:	4b1f      	ldr	r3, [pc, #124]	; (800646c <dxl_rx_packet+0x224>)
 80063ee:	781a      	ldrb	r2, [r3, #0]
 80063f0:	4b1f      	ldr	r3, [pc, #124]	; (8006470 <dxl_rx_packet+0x228>)
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d203      	bcs.n	8006400 <dxl_rx_packet+0x1b8>
		{
			gbCommStatus = COMM_RXWAITING;
 80063f8:	4b1b      	ldr	r3, [pc, #108]	; (8006468 <dxl_rx_packet+0x220>)
 80063fa:	2205      	movs	r2, #5
 80063fc:	601a      	str	r2, [r3, #0]
			return;
 80063fe:	e02b      	b.n	8006458 <dxl_rx_packet+0x210>
		}
	}

	// Check checksum
	for( i=0; i<(gbStatusPacket[LENGTH]+1); i++ )
 8006400:	2300      	movs	r3, #0
 8006402:	71fb      	strb	r3, [r7, #7]
 8006404:	e009      	b.n	800641a <dxl_rx_packet+0x1d2>
		checksum += gbStatusPacket[i+2];
 8006406:	79fb      	ldrb	r3, [r7, #7]
 8006408:	3302      	adds	r3, #2
 800640a:	4a1a      	ldr	r2, [pc, #104]	; (8006474 <dxl_rx_packet+0x22c>)
 800640c:	5cd2      	ldrb	r2, [r2, r3]
 800640e:	797b      	ldrb	r3, [r7, #5]
 8006410:	4413      	add	r3, r2
 8006412:	717b      	strb	r3, [r7, #5]
	for( i=0; i<(gbStatusPacket[LENGTH]+1); i++ )
 8006414:	79fb      	ldrb	r3, [r7, #7]
 8006416:	3301      	adds	r3, #1
 8006418:	71fb      	strb	r3, [r7, #7]
 800641a:	4b16      	ldr	r3, [pc, #88]	; (8006474 <dxl_rx_packet+0x22c>)
 800641c:	78db      	ldrb	r3, [r3, #3]
 800641e:	79fa      	ldrb	r2, [r7, #7]
 8006420:	429a      	cmp	r2, r3
 8006422:	d9f0      	bls.n	8006406 <dxl_rx_packet+0x1be>
	checksum = ~checksum;
 8006424:	797b      	ldrb	r3, [r7, #5]
 8006426:	43db      	mvns	r3, r3
 8006428:	717b      	strb	r3, [r7, #5]

	if( gbStatusPacket[gbStatusPacket[LENGTH]+3] != checksum )
 800642a:	4b12      	ldr	r3, [pc, #72]	; (8006474 <dxl_rx_packet+0x22c>)
 800642c:	78db      	ldrb	r3, [r3, #3]
 800642e:	3303      	adds	r3, #3
 8006430:	4a10      	ldr	r2, [pc, #64]	; (8006474 <dxl_rx_packet+0x22c>)
 8006432:	5cd3      	ldrb	r3, [r2, r3]
 8006434:	797a      	ldrb	r2, [r7, #5]
 8006436:	429a      	cmp	r2, r3
 8006438:	d006      	beq.n	8006448 <dxl_rx_packet+0x200>
	{
		gbCommStatus = COMM_RXCORRUPT;
 800643a:	4b0b      	ldr	r3, [pc, #44]	; (8006468 <dxl_rx_packet+0x220>)
 800643c:	2207      	movs	r2, #7
 800643e:	601a      	str	r2, [r3, #0]
		giBusUsing = 0;
 8006440:	4b07      	ldr	r3, [pc, #28]	; (8006460 <dxl_rx_packet+0x218>)
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]
		return;
 8006446:	e007      	b.n	8006458 <dxl_rx_packet+0x210>
	}

	gbCommStatus = COMM_RXSUCCESS;
 8006448:	4b07      	ldr	r3, [pc, #28]	; (8006468 <dxl_rx_packet+0x220>)
 800644a:	2201      	movs	r2, #1
 800644c:	601a      	str	r2, [r3, #0]
	giBusUsing = 0;
 800644e:	4b04      	ldr	r3, [pc, #16]	; (8006460 <dxl_rx_packet+0x218>)
 8006450:	2200      	movs	r2, #0
 8006452:	601a      	str	r2, [r3, #0]
 8006454:	e000      	b.n	8006458 <dxl_rx_packet+0x210>
		return;
 8006456:	bf00      	nop
}
 8006458:	3708      	adds	r7, #8
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	20000324 	.word	0x20000324
 8006464:	2000023c 	.word	0x2000023c
 8006468:	20000054 	.word	0x20000054
 800646c:	20000323 	.word	0x20000323
 8006470:	20000322 	.word	0x20000322
 8006474:	200002dc 	.word	0x200002dc

08006478 <dxl_txrx_packet>:

void dxl_txrx_packet()
{
 8006478:	b580      	push	{r7, lr}
 800647a:	af00      	add	r7, sp, #0

	dxl_tx_packet();
 800647c:	f7ff fe4c 	bl	8006118 <dxl_tx_packet>

	if( gbCommStatus != COMM_TXSUCCESS )
 8006480:	4b06      	ldr	r3, [pc, #24]	; (800649c <dxl_txrx_packet+0x24>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d106      	bne.n	8006496 <dxl_txrx_packet+0x1e>
		return;

	do{

		dxl_rx_packet();
 8006488:	f7ff fede 	bl	8006248 <dxl_rx_packet>

	}while( gbCommStatus == COMM_RXWAITING );
 800648c:	4b03      	ldr	r3, [pc, #12]	; (800649c <dxl_txrx_packet+0x24>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2b05      	cmp	r3, #5
 8006492:	d0f9      	beq.n	8006488 <dxl_txrx_packet+0x10>
 8006494:	e000      	b.n	8006498 <dxl_txrx_packet+0x20>
		return;
 8006496:	bf00      	nop
//	LL_GPIO_SetOutputPin(GPIOA, LD2_Pin);

}
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	20000054 	.word	0x20000054

080064a0 <dxl_get_result>:

int dxl_get_result()
{
 80064a0:	b480      	push	{r7}
 80064a2:	af00      	add	r7, sp, #0
	return gbCommStatus;
 80064a4:	4b03      	ldr	r3, [pc, #12]	; (80064b4 <dxl_get_result+0x14>)
 80064a6:	681b      	ldr	r3, [r3, #0]
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	20000054 	.word	0x20000054

080064b8 <dxl_makeword>:
{
	return (int)gbStatusPacket[PARAMETER+index];
}

int dxl_makeword( int lowbyte, int highbyte )
{
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
	unsigned short word;

	word = highbyte;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	81fb      	strh	r3, [r7, #14]
	word = word << 8;
 80064c6:	89fb      	ldrh	r3, [r7, #14]
 80064c8:	021b      	lsls	r3, r3, #8
 80064ca:	81fb      	strh	r3, [r7, #14]
	word = word + lowbyte;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	b29a      	uxth	r2, r3
 80064d0:	89fb      	ldrh	r3, [r7, #14]
 80064d2:	4413      	add	r3, r2
 80064d4:	81fb      	strh	r3, [r7, #14]
	return (int)word;
 80064d6:	89fb      	ldrh	r3, [r7, #14]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3714      	adds	r7, #20
 80064dc:	46bd      	mov	sp, r7
 80064de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e2:	4770      	bx	lr

080064e4 <dxl_get_lowbyte>:

int dxl_get_lowbyte( int word )
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
	unsigned short temp;

	temp = word & 0xff;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	81fb      	strh	r3, [r7, #14]
	return (int)temp;
 80064f4:	89fb      	ldrh	r3, [r7, #14]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr

08006502 <dxl_get_highbyte>:

int dxl_get_highbyte( int word )
{
 8006502:	b480      	push	{r7}
 8006504:	b085      	sub	sp, #20
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
	unsigned short temp;

	temp = word & 0xff00;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	b29b      	uxth	r3, r3
 800650e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006512:	81fb      	strh	r3, [r7, #14]
	temp = temp >> 8;
 8006514:	89fb      	ldrh	r3, [r7, #14]
 8006516:	0a1b      	lsrs	r3, r3, #8
 8006518:	81fb      	strh	r3, [r7, #14]
	return (int)temp;
 800651a:	89fb      	ldrh	r3, [r7, #14]
}
 800651c:	4618      	mov	r0, r3
 800651e:	3714      	adds	r7, #20
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <dxl_read_byte>:

	dxl_txrx_packet();
}

int dxl_read_byte( int id, int address )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
	while(giBusUsing);
 8006532:	bf00      	nop
 8006534:	4b0e      	ldr	r3, [pc, #56]	; (8006570 <dxl_read_byte+0x48>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d1fb      	bne.n	8006534 <dxl_read_byte+0xc>

	gbInstructionPacket[ID] = (unsigned char)id;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	b2da      	uxtb	r2, r3
 8006540:	4b0c      	ldr	r3, [pc, #48]	; (8006574 <dxl_read_byte+0x4c>)
 8006542:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_READ;
 8006544:	4b0b      	ldr	r3, [pc, #44]	; (8006574 <dxl_read_byte+0x4c>)
 8006546:	2202      	movs	r2, #2
 8006548:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	b2da      	uxtb	r2, r3
 800654e:	4b09      	ldr	r3, [pc, #36]	; (8006574 <dxl_read_byte+0x4c>)
 8006550:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = 1;
 8006552:	4b08      	ldr	r3, [pc, #32]	; (8006574 <dxl_read_byte+0x4c>)
 8006554:	2201      	movs	r2, #1
 8006556:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[LENGTH] = 4;
 8006558:	4b06      	ldr	r3, [pc, #24]	; (8006574 <dxl_read_byte+0x4c>)
 800655a:	2204      	movs	r2, #4
 800655c:	70da      	strb	r2, [r3, #3]

	dxl_txrx_packet();
 800655e:	f7ff ff8b 	bl	8006478 <dxl_txrx_packet>

	return (int)gbStatusPacket[PARAMETER];
 8006562:	4b05      	ldr	r3, [pc, #20]	; (8006578 <dxl_read_byte+0x50>)
 8006564:	795b      	ldrb	r3, [r3, #5]
}
 8006566:	4618      	mov	r0, r3
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	20000324 	.word	0x20000324
 8006574:	2000023c 	.word	0x2000023c
 8006578:	200002dc 	.word	0x200002dc

0800657c <dxl_read_word>:

	dxl_txrx_packet();
}

int dxl_read_word( int id, int address )
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
	while(giBusUsing);
 8006586:	bf00      	nop
 8006588:	4b12      	ldr	r3, [pc, #72]	; (80065d4 <dxl_read_word+0x58>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1fb      	bne.n	8006588 <dxl_read_word+0xc>

	gbInstructionPacket[ID] = (unsigned char)id;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	b2da      	uxtb	r2, r3
 8006594:	4b10      	ldr	r3, [pc, #64]	; (80065d8 <dxl_read_word+0x5c>)
 8006596:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_READ;
 8006598:	4b0f      	ldr	r3, [pc, #60]	; (80065d8 <dxl_read_word+0x5c>)
 800659a:	2202      	movs	r2, #2
 800659c:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	4b0d      	ldr	r3, [pc, #52]	; (80065d8 <dxl_read_word+0x5c>)
 80065a4:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = 2;
 80065a6:	4b0c      	ldr	r3, [pc, #48]	; (80065d8 <dxl_read_word+0x5c>)
 80065a8:	2202      	movs	r2, #2
 80065aa:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[LENGTH] = 4;
 80065ac:	4b0a      	ldr	r3, [pc, #40]	; (80065d8 <dxl_read_word+0x5c>)
 80065ae:	2204      	movs	r2, #4
 80065b0:	70da      	strb	r2, [r3, #3]




	dxl_txrx_packet();
 80065b2:	f7ff ff61 	bl	8006478 <dxl_txrx_packet>

	return dxl_makeword((int)gbStatusPacket[PARAMETER], (int)gbStatusPacket[PARAMETER+1]);
 80065b6:	4b09      	ldr	r3, [pc, #36]	; (80065dc <dxl_read_word+0x60>)
 80065b8:	795b      	ldrb	r3, [r3, #5]
 80065ba:	461a      	mov	r2, r3
 80065bc:	4b07      	ldr	r3, [pc, #28]	; (80065dc <dxl_read_word+0x60>)
 80065be:	799b      	ldrb	r3, [r3, #6]
 80065c0:	4619      	mov	r1, r3
 80065c2:	4610      	mov	r0, r2
 80065c4:	f7ff ff78 	bl	80064b8 <dxl_makeword>
 80065c8:	4603      	mov	r3, r0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3708      	adds	r7, #8
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	20000324 	.word	0x20000324
 80065d8:	2000023c 	.word	0x2000023c
 80065dc:	200002dc 	.word	0x200002dc

080065e0 <dxl_write_word>:

void dxl_write_word( int id, int address, int value )
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
//	uint32_t now = HAL_GetTick();
	while(giBusUsing); // TODO@know gibusUsing
 80065ec:	bf00      	nop
 80065ee:	4b13      	ldr	r3, [pc, #76]	; (800663c <dxl_write_word+0x5c>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1fb      	bne.n	80065ee <dxl_write_word+0xe>
//	LL_GPIO_ResetOutputPin(GPIOA, LD2_Pin);

	gbInstructionPacket[ID] = (unsigned char)id;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	4b11      	ldr	r3, [pc, #68]	; (8006640 <dxl_write_word+0x60>)
 80065fc:	709a      	strb	r2, [r3, #2]
	gbInstructionPacket[INSTRUCTION] = INST_WRITE;
 80065fe:	4b10      	ldr	r3, [pc, #64]	; (8006640 <dxl_write_word+0x60>)
 8006600:	2203      	movs	r2, #3
 8006602:	711a      	strb	r2, [r3, #4]
	gbInstructionPacket[PARAMETER] = (unsigned char)address;
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	b2da      	uxtb	r2, r3
 8006608:	4b0d      	ldr	r3, [pc, #52]	; (8006640 <dxl_write_word+0x60>)
 800660a:	715a      	strb	r2, [r3, #5]
	gbInstructionPacket[PARAMETER+1] = (unsigned char)dxl_get_lowbyte(value);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7ff ff69 	bl	80064e4 <dxl_get_lowbyte>
 8006612:	4603      	mov	r3, r0
 8006614:	b2da      	uxtb	r2, r3
 8006616:	4b0a      	ldr	r3, [pc, #40]	; (8006640 <dxl_write_word+0x60>)
 8006618:	719a      	strb	r2, [r3, #6]
	gbInstructionPacket[PARAMETER+2] = (unsigned char)dxl_get_highbyte(value);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f7ff ff71 	bl	8006502 <dxl_get_highbyte>
 8006620:	4603      	mov	r3, r0
 8006622:	b2da      	uxtb	r2, r3
 8006624:	4b06      	ldr	r3, [pc, #24]	; (8006640 <dxl_write_word+0x60>)
 8006626:	71da      	strb	r2, [r3, #7]
	gbInstructionPacket[LENGTH] = 5;
 8006628:	4b05      	ldr	r3, [pc, #20]	; (8006640 <dxl_write_word+0x60>)
 800662a:	2205      	movs	r2, #5
 800662c:	70da      	strb	r2, [r3, #3]

	dxl_txrx_packet();
 800662e:	f7ff ff23 	bl	8006478 <dxl_txrx_packet>
}
 8006632:	bf00      	nop
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	20000324 	.word	0x20000324
 8006640:	2000023c 	.word	0x2000023c
 8006644:	00000000 	.word	0x00000000

08006648 <estimator>:
#include "controller.h"
#include "MxMotor.h"
#include "math.h"

void estimator(float theta, float theta_dot, float *bias){
 8006648:	b5b0      	push	{r4, r5, r7, lr}
 800664a:	b0c4      	sub	sp, #272	; 0x110
 800664c:	af00      	add	r7, sp, #0
 800664e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006652:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006656:	ed83 0a00 	vstr	s0, [r3]
 800665a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800665e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8006662:	edc3 0a00 	vstr	s1, [r3]
 8006666:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800666a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800666e:	6018      	str	r0, [r3, #0]
	static float count = 0.0f;
	if(count<1000000){count=count+1.0f;}
 8006670:	4bbd      	ldr	r3, [pc, #756]	; (8006968 <estimator+0x320>)
 8006672:	edd3 7a00 	vldr	s15, [r3]
 8006676:	ed9f 7abd 	vldr	s14, [pc, #756]	; 800696c <estimator+0x324>
 800667a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800667e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006682:	d509      	bpl.n	8006698 <estimator+0x50>
 8006684:	4bb8      	ldr	r3, [pc, #736]	; (8006968 <estimator+0x320>)
 8006686:	edd3 7a00 	vldr	s15, [r3]
 800668a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800668e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006692:	4bb5      	ldr	r3, [pc, #724]	; (8006968 <estimator+0x320>)
 8006694:	edc3 7a00 	vstr	s15, [r3]
	// Get MX motor delta data
	int delta_refu16_tmp = 0;
 8006698:	2300      	movs	r3, #0
 800669a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
	static float delta_ref = MXHEX_CENTER* PI / 180.0f;  // 2022.8.17 changed to static float
	uint8_t position_state;
	delta_refu16_tmp = dxl_read_word(MOTOR_ID, P_PRESENT_POSITION_L);
 800669e:	2124      	movs	r1, #36	; 0x24
 80066a0:	2001      	movs	r0, #1
 80066a2:	f7ff ff6b 	bl	800657c <dxl_read_word>
 80066a6:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
	position_state = dxl_get_result();
 80066aa:	f7ff fef9 	bl	80064a0 <dxl_get_result>
 80066ae:	4603      	mov	r3, r0
 80066b0:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3
	if (position_state == COMM_RXSUCCESS) {
 80066b4:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d12f      	bne.n	800671c <estimator+0xd4>
		if (delta_refu16_tmp < MXUPPER_BOUND && delta_refu16_tmp > MXLOWER_BOUND) {
 80066bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066c0:	f640 2239 	movw	r2, #2617	; 0xa39
 80066c4:	4293      	cmp	r3, r2
 80066c6:	dc29      	bgt.n	800671c <estimator+0xd4>
 80066c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066cc:	f240 529a 	movw	r2, #1434	; 0x59a
 80066d0:	4293      	cmp	r3, r2
 80066d2:	dd23      	ble.n	800671c <estimator+0xd4>
			delta_ref = (float) (MXHEX_CENTER - delta_refu16_tmp) * MXHEX2DEC * DEG2RAD;
 80066d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066d8:	f5c3 63fd 	rsb	r3, r3, #2024	; 0x7e8
 80066dc:	3302      	adds	r3, #2
 80066de:	ee07 3a90 	vmov	s15, r3
 80066e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80066e6:	ee17 0a90 	vmov	r0, s15
 80066ea:	f7f9 ff4d 	bl	8000588 <__aeabi_f2d>
 80066ee:	a39a      	add	r3, pc, #616	; (adr r3, 8006958 <estimator+0x310>)
 80066f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f4:	f7f9 ffa0 	bl	8000638 <__aeabi_dmul>
 80066f8:	4602      	mov	r2, r0
 80066fa:	460b      	mov	r3, r1
 80066fc:	4610      	mov	r0, r2
 80066fe:	4619      	mov	r1, r3
 8006700:	a397      	add	r3, pc, #604	; (adr r3, 8006960 <estimator+0x318>)
 8006702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006706:	f7f9 ff97 	bl	8000638 <__aeabi_dmul>
 800670a:	4602      	mov	r2, r0
 800670c:	460b      	mov	r3, r1
 800670e:	4610      	mov	r0, r2
 8006710:	4619      	mov	r1, r3
 8006712:	f7fa fa89 	bl	8000c28 <__aeabi_d2f>
 8006716:	4603      	mov	r3, r0
 8006718:	4a95      	ldr	r2, [pc, #596]	; (8006970 <estimator+0x328>)
 800671a:	6013      	str	r3, [r2, #0]
		}
	}

	// Design an observer to calculate the IMU theta bias
	float K[3] = {25.8319,    6.6856,   -0.8369};
 800671c:	4a95      	ldr	r2, [pc, #596]	; (8006974 <estimator+0x32c>)
 800671e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8006722:	ca07      	ldmia	r2, {r0, r1, r2}
 8006724:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float x[3] = {theta, theta_dot, delta_ref};
 8006728:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800672c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006736:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800673a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006744:	4b8a      	ldr	r3, [pc, #552]	; (8006970 <estimator+0x328>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	float u_init = 0;
 800674c:	f04f 0300 	mov.w	r3, #0
 8006750:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	for(int i = 0; i < 3; i ++){
 8006754:	2300      	movs	r3, #0
 8006756:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800675a:	e01e      	b.n	800679a <estimator+0x152>
		u_init -= K[i]*x[i];
 800675c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006766:	443b      	add	r3, r7
 8006768:	3b2c      	subs	r3, #44	; 0x2c
 800676a:	ed93 7a00 	vldr	s14, [r3]
 800676e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006778:	443b      	add	r3, r7
 800677a:	3b38      	subs	r3, #56	; 0x38
 800677c:	edd3 7a00 	vldr	s15, [r3]
 8006780:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006784:	ed97 7a43 	vldr	s14, [r7, #268]	; 0x10c
 8006788:	ee77 7a67 	vsub.f32	s15, s14, s15
 800678c:	edc7 7a43 	vstr	s15, [r7, #268]	; 0x10c
	for(int i = 0; i < 3; i ++){
 8006790:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006794:	3301      	adds	r3, #1
 8006796:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800679a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800679e:	2b02      	cmp	r3, #2
 80067a0:	dddc      	ble.n	800675c <estimator+0x114>
//				 0.1852,    1.0009,         0,      0,
//					  0,         0, expf(-2*2/79),  0,
//					  0,         0,         0,      1};
//
//	float B[] = {0.0001, 0.0133, -(79*(expf(-2*2/79)-1)/200/2), 0};
	float A[] = {1.0009,    0.0100,         0,      0,
 80067a2:	4b75      	ldr	r3, [pc, #468]	; (8006978 <estimator+0x330>)
 80067a4:	f107 0498 	add.w	r4, r7, #152	; 0x98
 80067a8:	461d      	mov	r5, r3
 80067aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067b6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80067ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0.1852,    1.0009,         0,      0,
					  0,         0,    0.9506,      0,
					  0,         0,         0,      1};

	float B[] = {0.0001, 0.0133, 0.0098, 0};
 80067be:	4b6f      	ldr	r3, [pc, #444]	; (800697c <estimator+0x334>)
 80067c0:	f107 0488 	add.w	r4, r7, #136	; 0x88
 80067c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80067c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	float C[] = {1,0,0,1,
 80067ca:	4b6d      	ldr	r3, [pc, #436]	; (8006980 <estimator+0x338>)
 80067cc:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80067d0:	461d      	mov	r5, r3
 80067d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067da:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80067de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0,1,0,0,
				 0,0,1,0};

	float L[] = {1.1208,    9.0902,         0,
 80067e2:	4b68      	ldr	r3, [pc, #416]	; (8006984 <estimator+0x33c>)
 80067e4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80067e8:	461d      	mov	r5, r3
 80067ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80067f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067f2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80067f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				 0.1587,    2.6012,         0,
					  0,         0,    1.0506,
				 0.1799,   -9.0729,         0};

	static float xk[4] = {0};
	float xk_new[3] = {0};
 80067fa:	f107 031c 	add.w	r3, r7, #28
 80067fe:	2200      	movs	r2, #0
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	605a      	str	r2, [r3, #4]
 8006804:	609a      	str	r2, [r3, #8]
	float measure_err[3] = {theta, theta_dot, delta_ref};
 8006806:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800680a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800680e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8006812:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8006816:	6812      	ldr	r2, [r2, #0]
 8006818:	601a      	str	r2, [r3, #0]
 800681a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800681e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006822:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8006826:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 800682a:	6812      	ldr	r2, [r2, #0]
 800682c:	605a      	str	r2, [r3, #4]
 800682e:	4b50      	ldr	r3, [pc, #320]	; (8006970 <estimator+0x328>)
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006836:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800683a:	609a      	str	r2, [r3, #8]
	static float accum = 0;

	for(int i = 0; i < 4; i++){
 800683c:	2300      	movs	r3, #0
 800683e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006842:	e052      	b.n	80068ea <estimator+0x2a2>
		xk_new[i] = A[4*i]*xk[0] + A[4*i+1]*xk[1] + A[4*i+2]*xk[2] + A[4*i+3]*xk[3];
 8006844:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006850:	443b      	add	r3, r7
 8006852:	3b78      	subs	r3, #120	; 0x78
 8006854:	ed93 7a00 	vldr	s14, [r3]
 8006858:	4b4b      	ldr	r3, [pc, #300]	; (8006988 <estimator+0x340>)
 800685a:	edd3 7a00 	vldr	s15, [r3]
 800685e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006862:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	3301      	adds	r3, #1
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006870:	443b      	add	r3, r7
 8006872:	3b78      	subs	r3, #120	; 0x78
 8006874:	edd3 6a00 	vldr	s13, [r3]
 8006878:	4b43      	ldr	r3, [pc, #268]	; (8006988 <estimator+0x340>)
 800687a:	edd3 7a01 	vldr	s15, [r3, #4]
 800687e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006882:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006886:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	3302      	adds	r3, #2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006894:	443b      	add	r3, r7
 8006896:	3b78      	subs	r3, #120	; 0x78
 8006898:	edd3 6a00 	vldr	s13, [r3]
 800689c:	4b3a      	ldr	r3, [pc, #232]	; (8006988 <estimator+0x340>)
 800689e:	edd3 7a02 	vldr	s15, [r3, #8]
 80068a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	3303      	adds	r3, #3
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80068b8:	443b      	add	r3, r7
 80068ba:	3b78      	subs	r3, #120	; 0x78
 80068bc:	edd3 6a00 	vldr	s13, [r3]
 80068c0:	4b31      	ldr	r3, [pc, #196]	; (8006988 <estimator+0x340>)
 80068c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80068c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80068d8:	443b      	add	r3, r7
 80068da:	3bf4      	subs	r3, #244	; 0xf4
 80068dc:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 4; i++){
 80068e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068e4:	3301      	adds	r3, #1
 80068e6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80068ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068ee:	2b03      	cmp	r3, #3
 80068f0:	dda8      	ble.n	8006844 <estimator+0x1fc>
	}
	for(int i = 0; i < 4; i++){
 80068f2:	2300      	movs	r3, #0
 80068f4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80068f8:	e025      	b.n	8006946 <estimator+0x2fe>
		xk_new[i] += B[i]*(u_init); //B*u, u must be positive
 80068fa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006904:	443b      	add	r3, r7
 8006906:	3bf4      	subs	r3, #244	; 0xf4
 8006908:	ed93 7a00 	vldr	s14, [r3]
 800690c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006916:	443b      	add	r3, r7
 8006918:	3b88      	subs	r3, #136	; 0x88
 800691a:	edd3 6a00 	vldr	s13, [r3]
 800691e:	edd7 7a43 	vldr	s15, [r7, #268]	; 0x10c
 8006922:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006926:	ee77 7a27 	vadd.f32	s15, s14, s15
 800692a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006934:	443b      	add	r3, r7
 8006936:	3bf4      	subs	r3, #244	; 0xf4
 8006938:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 4; i++){
 800693c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006940:	3301      	adds	r3, #1
 8006942:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006946:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800694a:	2b03      	cmp	r3, #3
 800694c:	ddd5      	ble.n	80068fa <estimator+0x2b2>
	}
	for(int i = 0; i < 3; i++){
 800694e:	2300      	movs	r3, #0
 8006950:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006954:	e07a      	b.n	8006a4c <estimator+0x404>
 8006956:	bf00      	nop
 8006958:	83a53b8e 	.word	0x83a53b8e
 800695c:	3fb67ff5 	.word	0x3fb67ff5
 8006960:	00000000 	.word	0x00000000
 8006964:	3f91df33 	.word	0x3f91df33
 8006968:	20000328 	.word	0x20000328
 800696c:	49742400 	.word	0x49742400
 8006970:	20000058 	.word	0x20000058
 8006974:	08017ff8 	.word	0x08017ff8
 8006978:	08018004 	.word	0x08018004
 800697c:	08018044 	.word	0x08018044
 8006980:	08018054 	.word	0x08018054
 8006984:	08018084 	.word	0x08018084
 8006988:	2000032c 	.word	0x2000032c
		measure_err[i] -= (C[4*i+0]*xk[0]+C[4*i+1]*xk[1]+C[4*i+2]*xk[2]+C[4*i+3]*xk[3]);
 800698c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006990:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 8006994:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	4413      	add	r3, r2
 800699c:	ed93 7a00 	vldr	s14, [r3]
 80069a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80069ac:	443b      	add	r3, r7
 80069ae:	3bb8      	subs	r3, #184	; 0xb8
 80069b0:	edd3 6a00 	vldr	s13, [r3]
 80069b4:	4b74      	ldr	r3, [pc, #464]	; (8006b88 <estimator+0x540>)
 80069b6:	edd3 7a00 	vldr	s15, [r3]
 80069ba:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80069be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	3301      	adds	r3, #1
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80069cc:	443b      	add	r3, r7
 80069ce:	3bb8      	subs	r3, #184	; 0xb8
 80069d0:	ed93 6a00 	vldr	s12, [r3]
 80069d4:	4b6c      	ldr	r3, [pc, #432]	; (8006b88 <estimator+0x540>)
 80069d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80069da:	ee66 7a27 	vmul.f32	s15, s12, s15
 80069de:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80069e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	3302      	adds	r3, #2
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80069f0:	443b      	add	r3, r7
 80069f2:	3bb8      	subs	r3, #184	; 0xb8
 80069f4:	ed93 6a00 	vldr	s12, [r3]
 80069f8:	4b63      	ldr	r3, [pc, #396]	; (8006b88 <estimator+0x540>)
 80069fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80069fe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006a02:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	3303      	adds	r3, #3
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006a14:	443b      	add	r3, r7
 8006a16:	3bb8      	subs	r3, #184	; 0xb8
 8006a18:	ed93 6a00 	vldr	s12, [r3]
 8006a1c:	4b5a      	ldr	r3, [pc, #360]	; (8006b88 <estimator+0x540>)
 8006a1e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006a22:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006a26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a2e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006a32:	f5a3 7280 	sub.w	r2, r3, #256	; 0x100
 8006a36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4413      	add	r3, r2
 8006a3e:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 3; i++){
 8006a42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a46:	3301      	adds	r3, #1
 8006a48:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006a4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a50:	2b02      	cmp	r3, #2
 8006a52:	dd9b      	ble.n	800698c <estimator+0x344>
	}
	for(int i = 0; i < 4; i++){
 8006a54:	2300      	movs	r3, #0
 8006a56:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006a5a:	e068      	b.n	8006b2e <estimator+0x4e6>
		xk_new[i] += L[3*i]*measure_err[0]+L[3*i+1]*measure_err[1]+L[3*i+2]*measure_err[2];
 8006a5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006a66:	443b      	add	r3, r7
 8006a68:	3bf4      	subs	r3, #244	; 0xf4
 8006a6a:	ed93 7a00 	vldr	s14, [r3]
 8006a6e:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8006a72:	4613      	mov	r3, r2
 8006a74:	005b      	lsls	r3, r3, #1
 8006a76:	4413      	add	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006a7e:	443b      	add	r3, r7
 8006a80:	3be8      	subs	r3, #232	; 0xe8
 8006a82:	edd3 6a00 	vldr	s13, [r3]
 8006a86:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006a8a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006a8e:	edd3 7a00 	vldr	s15, [r3]
 8006a92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006a96:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8006a9a:	4613      	mov	r3, r2
 8006a9c:	005b      	lsls	r3, r3, #1
 8006a9e:	4413      	add	r3, r2
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006aa8:	443b      	add	r3, r7
 8006aaa:	3be8      	subs	r3, #232	; 0xe8
 8006aac:	ed93 6a00 	vldr	s12, [r3]
 8006ab0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006ab4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006ab8:	edd3 7a01 	vldr	s15, [r3, #4]
 8006abc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006ac0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006ac4:	f8d7 20f8 	ldr.w	r2, [r7, #248]	; 0xf8
 8006ac8:	4613      	mov	r3, r2
 8006aca:	005b      	lsls	r3, r3, #1
 8006acc:	4413      	add	r3, r2
 8006ace:	3302      	adds	r3, #2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006ad6:	443b      	add	r3, r7
 8006ad8:	3be8      	subs	r3, #232	; 0xe8
 8006ada:	ed93 6a00 	vldr	s12, [r3]
 8006ade:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006ae2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8006ae6:	edd3 7a02 	vldr	s15, [r3, #8]
 8006aea:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006aee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006af2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006af6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006b00:	443b      	add	r3, r7
 8006b02:	3bf4      	subs	r3, #244	; 0xf4
 8006b04:	edc3 7a00 	vstr	s15, [r3]
		xk[i] = xk_new[i];
 8006b08:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8006b12:	443b      	add	r3, r7
 8006b14:	3bf4      	subs	r3, #244	; 0xf4
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	491b      	ldr	r1, [pc, #108]	; (8006b88 <estimator+0x540>)
 8006b1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	440b      	add	r3, r1
 8006b22:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 4; i++){
 8006b24:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b28:	3301      	adds	r3, #1
 8006b2a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006b2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b32:	2b03      	cmp	r3, #3
 8006b34:	dd92      	ble.n	8006a5c <estimator+0x414>
	}

	if(count<1000000){
 8006b36:	4b15      	ldr	r3, [pc, #84]	; (8006b8c <estimator+0x544>)
 8006b38:	edd3 7a00 	vldr	s15, [r3]
 8006b3c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8006b90 <estimator+0x548>
 8006b40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b48:	d509      	bpl.n	8006b5e <estimator+0x516>
		accum += xk_new[3];
 8006b4a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8006b4e:	4b11      	ldr	r3, [pc, #68]	; (8006b94 <estimator+0x54c>)
 8006b50:	edd3 7a00 	vldr	s15, [r3]
 8006b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b58:	4b0e      	ldr	r3, [pc, #56]	; (8006b94 <estimator+0x54c>)
 8006b5a:	edc3 7a00 	vstr	s15, [r3]
	}
	*bias = accum/count;
 8006b5e:	4b0d      	ldr	r3, [pc, #52]	; (8006b94 <estimator+0x54c>)
 8006b60:	edd3 6a00 	vldr	s13, [r3]
 8006b64:	4b09      	ldr	r3, [pc, #36]	; (8006b8c <estimator+0x544>)
 8006b66:	ed93 7a00 	vldr	s14, [r3]
 8006b6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b6e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8006b72:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	edc3 7a00 	vstr	s15, [r3]
//	printf("%.3f, %.3f, %.3f, %.3f\r\n", theta, theta_dot, delta_ref, u_init);
//	printf("%.3f, %.3f, %.3f, %.3f, %.3f, %.1f\r\n", xk_new[0], xk_new[1], xk_new[2], xk_new[3], *bias, count);
//	printf("%.3f\r\n", *bias);
}
 8006b7c:	bf00      	nop
 8006b7e:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bdb0      	pop	{r4, r5, r7, pc}
 8006b86:	bf00      	nop
 8006b88:	2000032c 	.word	0x2000032c
 8006b8c:	20000328 	.word	0x20000328
 8006b90:	49742400 	.word	0x49742400
 8006b94:	2000033c 	.word	0x2000033c

08006b98 <LL_AHB1_GRP1_EnableClock>:
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8006ba0:	4b08      	ldr	r3, [pc, #32]	; (8006bc4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006ba2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ba4:	4907      	ldr	r1, [pc, #28]	; (8006bc4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8006bac:	4b05      	ldr	r3, [pc, #20]	; (8006bc4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006bae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4013      	ands	r3, r2
 8006bb4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
}
 8006bb8:	bf00      	nop
 8006bba:	3714      	adds	r7, #20
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr
 8006bc4:	40023800 	.word	0x40023800

08006bc8 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8006bd2:	4a13      	ldr	r2, [pc, #76]	; (8006c20 <LL_SYSCFG_SetEXTISource+0x58>)
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	3302      	adds	r3, #2
 8006bda:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	0c1b      	lsrs	r3, r3, #16
 8006be2:	43db      	mvns	r3, r3
 8006be4:	ea02 0103 	and.w	r1, r2, r3
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	0c1b      	lsrs	r3, r3, #16
 8006bec:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	fa93 f3a3 	rbit	r3, r3
 8006bf4:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	fab3 f383 	clz	r3, r3
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	461a      	mov	r2, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	fa03 f202 	lsl.w	r2, r3, r2
 8006c06:	4806      	ldr	r0, [pc, #24]	; (8006c20 <LL_SYSCFG_SetEXTISource+0x58>)
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	430a      	orrs	r2, r1
 8006c0e:	3302      	adds	r3, #2
 8006c10:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8006c14:	bf00      	nop
 8006c16:	3714      	adds	r7, #20
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr
 8006c20:	40013800 	.word	0x40013800

08006c24 <LL_GPIO_SetPinMode>:
{
 8006c24:	b480      	push	{r7}
 8006c26:	b089      	sub	sp, #36	; 0x24
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	fa93 f3a3 	rbit	r3, r3
 8006c3e:	613b      	str	r3, [r7, #16]
  return result;
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	fab3 f383 	clz	r3, r3
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	2103      	movs	r1, #3
 8006c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c50:	43db      	mvns	r3, r3
 8006c52:	401a      	ands	r2, r3
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	fa93 f3a3 	rbit	r3, r3
 8006c5e:	61bb      	str	r3, [r7, #24]
  return result;
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	fab3 f383 	clz	r3, r3
 8006c66:	b2db      	uxtb	r3, r3
 8006c68:	005b      	lsls	r3, r3, #1
 8006c6a:	6879      	ldr	r1, [r7, #4]
 8006c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c70:	431a      	orrs	r2, r3
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	601a      	str	r2, [r3, #0]
}
 8006c76:	bf00      	nop
 8006c78:	3724      	adds	r7, #36	; 0x24
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr

08006c82 <LL_GPIO_SetPinPull>:
{
 8006c82:	b480      	push	{r7}
 8006c84:	b089      	sub	sp, #36	; 0x24
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	60f8      	str	r0, [r7, #12]
 8006c8a:	60b9      	str	r1, [r7, #8]
 8006c8c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	68da      	ldr	r2, [r3, #12]
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	fa93 f3a3 	rbit	r3, r3
 8006c9c:	613b      	str	r3, [r7, #16]
  return result;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	fab3 f383 	clz	r3, r3
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	005b      	lsls	r3, r3, #1
 8006ca8:	2103      	movs	r1, #3
 8006caa:	fa01 f303 	lsl.w	r3, r1, r3
 8006cae:	43db      	mvns	r3, r3
 8006cb0:	401a      	ands	r2, r3
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	fa93 f3a3 	rbit	r3, r3
 8006cbc:	61bb      	str	r3, [r7, #24]
  return result;
 8006cbe:	69bb      	ldr	r3, [r7, #24]
 8006cc0:	fab3 f383 	clz	r3, r3
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	005b      	lsls	r3, r3, #1
 8006cc8:	6879      	ldr	r1, [r7, #4]
 8006cca:	fa01 f303 	lsl.w	r3, r1, r3
 8006cce:	431a      	orrs	r2, r3
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	60da      	str	r2, [r3, #12]
}
 8006cd4:	bf00      	nop
 8006cd6:	3724      	adds	r7, #36	; 0x24
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <LL_GPIO_ResetOutputPin>:
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	041a      	lsls	r2, r3, #16
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	619a      	str	r2, [r3, #24]
}
 8006cf2:	bf00      	nop
 8006cf4:	370c      	adds	r7, #12
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfc:	4770      	bx	lr
	...

08006d00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b088      	sub	sp, #32
 8006d04:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8006d06:	f107 0318 	add.w	r3, r7, #24
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d10:	463b      	mov	r3, r7
 8006d12:	2200      	movs	r2, #0
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	605a      	str	r2, [r3, #4]
 8006d18:	609a      	str	r2, [r3, #8]
 8006d1a:	60da      	str	r2, [r3, #12]
 8006d1c:	611a      	str	r2, [r3, #16]
 8006d1e:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8006d20:	2004      	movs	r0, #4
 8006d22:	f7ff ff39 	bl	8006b98 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8006d26:	2080      	movs	r0, #128	; 0x80
 8006d28:	f7ff ff36 	bl	8006b98 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8006d2c:	2001      	movs	r0, #1
 8006d2e:	f7ff ff33 	bl	8006b98 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8006d32:	2002      	movs	r0, #2
 8006d34:	f7ff ff30 	bl	8006b98 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin|Act_On_Pin);
 8006d38:	2103      	movs	r1, #3
 8006d3a:	483e      	ldr	r0, [pc, #248]	; (8006e34 <MX_GPIO_Init+0x134>)
 8006d3c:	f7ff ffd0 	bl	8006ce0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, Mx_dir_Pin|LD2_Pin|SPI_CSG_Pin|SPI_CSXM_Pin);
 8006d40:	f641 0130 	movw	r1, #6192	; 0x1830
 8006d44:	483c      	ldr	r0, [pc, #240]	; (8006e38 <MX_GPIO_Init+0x138>)
 8006d46:	f7ff ffcb 	bl	8006ce0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, EXT_Orange_LED_Pin|EXT_Yellow_LED_Pin|EXT_Green_LED_Pin|LL_GPIO_PIN_4);
 8006d4a:	f240 4116 	movw	r1, #1046	; 0x416
 8006d4e:	483b      	ldr	r0, [pc, #236]	; (8006e3c <MX_GPIO_Init+0x13c>)
 8006d50:	f7ff ffc6 	bl	8006ce0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8006d54:	493a      	ldr	r1, [pc, #232]	; (8006e40 <MX_GPIO_Init+0x140>)
 8006d56:	2002      	movs	r0, #2
 8006d58:	f7ff ff36 	bl	8006bc8 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE8);
 8006d5c:	4939      	ldr	r1, [pc, #228]	; (8006e44 <MX_GPIO_Init+0x144>)
 8006d5e:	2000      	movs	r0, #0
 8006d60:	f7ff ff32 	bl	8006bc8 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8006d64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006d68:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006d72:	2302      	movs	r3, #2
 8006d74:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8006d76:	f107 0318 	add.w	r3, r7, #24
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f00a ff1c 	bl	8011bb8 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_8;
 8006d80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d84:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006d86:	2301      	movs	r3, #1
 8006d88:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8006d92:	f107 0318 	add.w	r3, r7, #24
 8006d96:	4618      	mov	r0, r3
 8006d98:	f00a ff0e 	bl	8011bb8 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006da2:	4824      	ldr	r0, [pc, #144]	; (8006e34 <MX_GPIO_Init+0x134>)
 8006da4:	f7ff ff6d 	bl	8006c82 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_8, LL_GPIO_PULL_NO);
 8006da8:	2200      	movs	r2, #0
 8006daa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006dae:	4822      	ldr	r0, [pc, #136]	; (8006e38 <MX_GPIO_Init+0x138>)
 8006db0:	f7ff ff67 	bl	8006c82 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8006db4:	2200      	movs	r2, #0
 8006db6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006dba:	481e      	ldr	r0, [pc, #120]	; (8006e34 <MX_GPIO_Init+0x134>)
 8006dbc:	f7ff ff32 	bl	8006c24 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_8, LL_GPIO_MODE_INPUT);
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006dc6:	481c      	ldr	r0, [pc, #112]	; (8006e38 <MX_GPIO_Init+0x138>)
 8006dc8:	f7ff ff2c 	bl	8006c24 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = Act_Off_Pin|Act_On_Pin;
 8006dcc:	2303      	movs	r3, #3
 8006dce:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006ddc:	2300      	movs	r3, #0
 8006dde:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006de0:	463b      	mov	r3, r7
 8006de2:	4619      	mov	r1, r3
 8006de4:	4813      	ldr	r0, [pc, #76]	; (8006e34 <MX_GPIO_Init+0x134>)
 8006de6:	f00b f86d 	bl	8011ec4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Mx_dir_Pin|LD2_Pin|SPI_CSG_Pin|SPI_CSXM_Pin;
 8006dea:	f641 0330 	movw	r3, #6192	; 0x1830
 8006dee:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006df0:	2301      	movs	r3, #1
 8006df2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006df4:	2300      	movs	r3, #0
 8006df6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e00:	463b      	mov	r3, r7
 8006e02:	4619      	mov	r1, r3
 8006e04:	480c      	ldr	r0, [pc, #48]	; (8006e38 <MX_GPIO_Init+0x138>)
 8006e06:	f00b f85d 	bl	8011ec4 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EXT_Orange_LED_Pin|EXT_Yellow_LED_Pin|EXT_Green_LED_Pin|LL_GPIO_PIN_4;
 8006e0a:	f240 4316 	movw	r3, #1046	; 0x416
 8006e0e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006e10:	2301      	movs	r3, #1
 8006e12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006e14:	2300      	movs	r3, #0
 8006e16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e20:	463b      	mov	r3, r7
 8006e22:	4619      	mov	r1, r3
 8006e24:	4805      	ldr	r0, [pc, #20]	; (8006e3c <MX_GPIO_Init+0x13c>)
 8006e26:	f00b f84d 	bl	8011ec4 <LL_GPIO_Init>

}
 8006e2a:	bf00      	nop
 8006e2c:	3720      	adds	r7, #32
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	40020800 	.word	0x40020800
 8006e38:	40020000 	.word	0x40020000
 8006e3c:	40020400 	.word	0x40020400
 8006e40:	00f00003 	.word	0x00f00003
 8006e44:	000f0002 	.word	0x000f0002

08006e48 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8006e54:	4a0d      	ldr	r2, [pc, #52]	; (8006e8c <LL_DMA_SetDataLength+0x44>)
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	4413      	add	r3, r2
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	4413      	add	r3, r2
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	0c1b      	lsrs	r3, r3, #16
 8006e66:	041b      	lsls	r3, r3, #16
 8006e68:	4908      	ldr	r1, [pc, #32]	; (8006e8c <LL_DMA_SetDataLength+0x44>)
 8006e6a:	68ba      	ldr	r2, [r7, #8]
 8006e6c:	440a      	add	r2, r1
 8006e6e:	7812      	ldrb	r2, [r2, #0]
 8006e70:	4611      	mov	r1, r2
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	440a      	add	r2, r1
 8006e76:	4611      	mov	r1, r2
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	604b      	str	r3, [r1, #4]
}
 8006e7e:	bf00      	nop
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	080182e0 	.word	0x080182e0

08006e90 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8006e9c:	4a07      	ldr	r2, [pc, #28]	; (8006ebc <LL_DMA_SetMemoryAddress+0x2c>)
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	4413      	add	r3, r2
 8006eaa:	461a      	mov	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	60d3      	str	r3, [r2, #12]
}
 8006eb0:	bf00      	nop
 8006eb2:	3714      	adds	r7, #20
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	080182e0 	.word	0x080182e0

08006ec0 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8006ecc:	4a07      	ldr	r2, [pc, #28]	; (8006eec <LL_DMA_SetPeriphAddress+0x2c>)
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	4413      	add	r3, r2
 8006eda:	461a      	mov	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6093      	str	r3, [r2, #8]
}
 8006ee0:	bf00      	nop
 8006ee2:	3714      	adds	r7, #20
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eea:	4770      	bx	lr
 8006eec:	080182e0 	.word	0x080182e0

08006ef0 <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8006ef4:	4b05      	ldr	r3, [pc, #20]	; (8006f0c <LL_RCC_HSE_EnableBypass+0x1c>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a04      	ldr	r2, [pc, #16]	; (8006f0c <LL_RCC_HSE_EnableBypass+0x1c>)
 8006efa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006efe:	6013      	str	r3, [r2, #0]
}
 8006f00:	bf00      	nop
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop
 8006f0c:	40023800 	.word	0x40023800

08006f10 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8006f10:	b480      	push	{r7}
 8006f12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8006f14:	4b05      	ldr	r3, [pc, #20]	; (8006f2c <LL_RCC_HSE_Enable+0x1c>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a04      	ldr	r2, [pc, #16]	; (8006f2c <LL_RCC_HSE_Enable+0x1c>)
 8006f1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f1e:	6013      	str	r3, [r2, #0]
}
 8006f20:	bf00      	nop
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop
 8006f2c:	40023800 	.word	0x40023800

08006f30 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8006f30:	b480      	push	{r7}
 8006f32:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8006f34:	4b07      	ldr	r3, [pc, #28]	; (8006f54 <LL_RCC_HSE_IsReady+0x24>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f40:	bf0c      	ite	eq
 8006f42:	2301      	moveq	r3, #1
 8006f44:	2300      	movne	r3, #0
 8006f46:	b2db      	uxtb	r3, r3
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	40023800 	.word	0x40023800

08006f58 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006f60:	4b06      	ldr	r3, [pc, #24]	; (8006f7c <LL_RCC_SetSysClkSource+0x24>)
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	f023 0203 	bic.w	r2, r3, #3
 8006f68:	4904      	ldr	r1, [pc, #16]	; (8006f7c <LL_RCC_SetSysClkSource+0x24>)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	608b      	str	r3, [r1, #8]
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr
 8006f7c:	40023800 	.word	0x40023800

08006f80 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8006f80:	b480      	push	{r7}
 8006f82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006f84:	4b04      	ldr	r3, [pc, #16]	; (8006f98 <LL_RCC_GetSysClkSource+0x18>)
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	f003 030c 	and.w	r3, r3, #12
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	40023800 	.word	0x40023800

08006f9c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006fa4:	4b06      	ldr	r3, [pc, #24]	; (8006fc0 <LL_RCC_SetAHBPrescaler+0x24>)
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006fac:	4904      	ldr	r1, [pc, #16]	; (8006fc0 <LL_RCC_SetAHBPrescaler+0x24>)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	608b      	str	r3, [r1, #8]
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr
 8006fc0:	40023800 	.word	0x40023800

08006fc4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8006fcc:	4b06      	ldr	r3, [pc, #24]	; (8006fe8 <LL_RCC_SetAPB1Prescaler+0x24>)
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006fd4:	4904      	ldr	r1, [pc, #16]	; (8006fe8 <LL_RCC_SetAPB1Prescaler+0x24>)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	608b      	str	r3, [r1, #8]
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr
 8006fe8:	40023800 	.word	0x40023800

08006fec <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b083      	sub	sp, #12
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006ff4:	4b06      	ldr	r3, [pc, #24]	; (8007010 <LL_RCC_SetAPB2Prescaler+0x24>)
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ffc:	4904      	ldr	r1, [pc, #16]	; (8007010 <LL_RCC_SetAPB2Prescaler+0x24>)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4313      	orrs	r3, r2
 8007002:	608b      	str	r3, [r1, #8]
}
 8007004:	bf00      	nop
 8007006:	370c      	adds	r7, #12
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr
 8007010:	40023800 	.word	0x40023800

08007014 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 800701c:	4b07      	ldr	r3, [pc, #28]	; (800703c <LL_RCC_SetTIMPrescaler+0x28>)
 800701e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007022:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007026:	4905      	ldr	r1, [pc, #20]	; (800703c <LL_RCC_SetTIMPrescaler+0x28>)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4313      	orrs	r3, r2
 800702c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8007030:	bf00      	nop
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr
 800703c:	40023800 	.word	0x40023800

08007040 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8007040:	b480      	push	{r7}
 8007042:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8007044:	4b05      	ldr	r3, [pc, #20]	; (800705c <LL_RCC_PLL_Enable+0x1c>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4a04      	ldr	r2, [pc, #16]	; (800705c <LL_RCC_PLL_Enable+0x1c>)
 800704a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800704e:	6013      	str	r3, [r2, #0]
}
 8007050:	bf00      	nop
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	40023800 	.word	0x40023800

08007060 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8007060:	b480      	push	{r7}
 8007062:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8007064:	4b07      	ldr	r3, [pc, #28]	; (8007084 <LL_RCC_PLL_IsReady+0x24>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800706c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007070:	bf0c      	ite	eq
 8007072:	2301      	moveq	r3, #1
 8007074:	2300      	movne	r3, #0
 8007076:	b2db      	uxtb	r3, r3
}
 8007078:	4618      	mov	r0, r3
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40023800 	.word	0x40023800

08007088 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	607a      	str	r2, [r7, #4]
 8007094:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8007096:	4b11      	ldr	r3, [pc, #68]	; (80070dc <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8007098:	685a      	ldr	r2, [r3, #4]
 800709a:	4b11      	ldr	r3, [pc, #68]	; (80070e0 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 800709c:	4013      	ands	r3, r2
 800709e:	68f9      	ldr	r1, [r7, #12]
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	4311      	orrs	r1, r2
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	0192      	lsls	r2, r2, #6
 80070a8:	430a      	orrs	r2, r1
 80070aa:	490c      	ldr	r1, [pc, #48]	; (80070dc <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80070ac:	4313      	orrs	r3, r2
 80070ae:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80070b0:	4b0a      	ldr	r3, [pc, #40]	; (80070dc <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80070b8:	4908      	ldr	r1, [pc, #32]	; (80070dc <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	4313      	orrs	r3, r2
 80070be:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80070c0:	4b06      	ldr	r3, [pc, #24]	; (80070dc <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80070c8:	4904      	ldr	r1, [pc, #16]	; (80070dc <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80070d0:	bf00      	nop
 80070d2:	3714      	adds	r7, #20
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	40023800 	.word	0x40023800
 80070e0:	ffbf8000 	.word	0xffbf8000

080070e4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80070ec:	4b06      	ldr	r3, [pc, #24]	; (8007108 <LL_FLASH_SetLatency+0x24>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f023 020f 	bic.w	r2, r3, #15
 80070f4:	4904      	ldr	r1, [pc, #16]	; (8007108 <LL_FLASH_SetLatency+0x24>)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	600b      	str	r3, [r1, #0]
}
 80070fc:	bf00      	nop
 80070fe:	370c      	adds	r7, #12
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr
 8007108:	40023c00 	.word	0x40023c00

0800710c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800710c:	b480      	push	{r7}
 800710e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8007110:	4b04      	ldr	r3, [pc, #16]	; (8007124 <LL_FLASH_GetLatency+0x18>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 030f 	and.w	r3, r3, #15
}
 8007118:	4618      	mov	r0, r3
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	40023c00 	.word	0x40023c00

08007128 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8007130:	4b05      	ldr	r3, [pc, #20]	; (8007148 <LL_EXTI_EnableIT_0_31+0x20>)
 8007132:	681a      	ldr	r2, [r3, #0]
 8007134:	4904      	ldr	r1, [pc, #16]	; (8007148 <LL_EXTI_EnableIT_0_31+0x20>)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4313      	orrs	r3, r2
 800713a:	600b      	str	r3, [r1, #0]
}
 800713c:	bf00      	nop
 800713e:	370c      	adds	r7, #12
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr
 8007148:	40013c00 	.word	0x40013c00

0800714c <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8007154:	4b05      	ldr	r3, [pc, #20]	; (800716c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007156:	689a      	ldr	r2, [r3, #8]
 8007158:	4904      	ldr	r1, [pc, #16]	; (800716c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4313      	orrs	r3, r2
 800715e:	608b      	str	r3, [r1, #8]

}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr
 800716c:	40013c00 	.word	0x40013c00

08007170 <LL_EXTI_ReadFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
 8007170:	b480      	push	{r7}
 8007172:	b083      	sub	sp, #12
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 8007178:	4b04      	ldr	r3, [pc, #16]	; (800718c <LL_EXTI_ReadFlag_0_31+0x1c>)
 800717a:	695a      	ldr	r2, [r3, #20]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4013      	ands	r3, r2
}
 8007180:	4618      	mov	r0, r3
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr
 800718c:	40013c00 	.word	0x40013c00

08007190 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8007198:	4a04      	ldr	r2, [pc, #16]	; (80071ac <LL_EXTI_ClearFlag_0_31+0x1c>)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6153      	str	r3, [r2, #20]
}
 800719e:	bf00      	nop
 80071a0:	370c      	adds	r7, #12
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr
 80071aa:	bf00      	nop
 80071ac:	40013c00 	.word	0x40013c00

080071b0 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b04      	cmp	r3, #4
 80071bc:	d106      	bne.n	80071cc <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80071be:	4b09      	ldr	r3, [pc, #36]	; (80071e4 <LL_SYSTICK_SetClkSource+0x34>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a08      	ldr	r2, [pc, #32]	; (80071e4 <LL_SYSTICK_SetClkSource+0x34>)
 80071c4:	f043 0304 	orr.w	r3, r3, #4
 80071c8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 80071ca:	e005      	b.n	80071d8 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80071cc:	4b05      	ldr	r3, [pc, #20]	; (80071e4 <LL_SYSTICK_SetClkSource+0x34>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a04      	ldr	r2, [pc, #16]	; (80071e4 <LL_SYSTICK_SetClkSource+0x34>)
 80071d2:	f023 0304 	bic.w	r3, r3, #4
 80071d6:	6013      	str	r3, [r2, #0]
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr
 80071e4:	e000e010 	.word	0xe000e010

080071e8 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 80071e8:	b480      	push	{r7}
 80071ea:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80071ec:	4b05      	ldr	r3, [pc, #20]	; (8007204 <LL_SYSTICK_EnableIT+0x1c>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a04      	ldr	r2, [pc, #16]	; (8007204 <LL_SYSTICK_EnableIT+0x1c>)
 80071f2:	f043 0302 	orr.w	r3, r3, #2
 80071f6:	6013      	str	r3, [r2, #0]
}
 80071f8:	bf00      	nop
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	e000e010 	.word	0xe000e010

08007208 <LL_PWR_EnableOverDriveMode>:
  * @brief  Enable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
{
 8007208:	b480      	push	{r7}
 800720a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_ODEN);
 800720c:	4b05      	ldr	r3, [pc, #20]	; (8007224 <LL_PWR_EnableOverDriveMode+0x1c>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a04      	ldr	r2, [pc, #16]	; (8007224 <LL_PWR_EnableOverDriveMode+0x1c>)
 8007212:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007216:	6013      	str	r3, [r2, #0]
}
 8007218:	bf00      	nop
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	40007000 	.word	0x40007000

08007228 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8007228:	b480      	push	{r7}
 800722a:	b083      	sub	sp, #12
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8007230:	4b06      	ldr	r3, [pc, #24]	; (800724c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007238:	4904      	ldr	r1, [pc, #16]	; (800724c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4313      	orrs	r3, r2
 800723e:	600b      	str	r3, [r1, #0]
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	40007000 	.word	0x40007000

08007250 <LL_TIM_EnableCounter>:
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f043 0201 	orr.w	r2, r3, #1
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	601a      	str	r2, [r3, #0]
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <LL_TIM_CC_EnableChannel>:
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a1a      	ldr	r2, [r3, #32]
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	431a      	orrs	r2, r3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	621a      	str	r2, [r3, #32]
}
 8007286:	bf00      	nop
 8007288:	370c      	adds	r7, #12
 800728a:	46bd      	mov	sp, r7
 800728c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007290:	4770      	bx	lr

08007292 <LL_TIM_IC_GetCaptureCH1>:
{
 8007292:	b480      	push	{r7}
 8007294:	b083      	sub	sp, #12
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR1));
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 800729e:	4618      	mov	r0, r3
 80072a0:	370c      	adds	r7, #12
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <LL_TIM_IC_GetCaptureCH3>:
{
 80072aa:	b480      	push	{r7}
 80072ac:	b083      	sub	sp, #12
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR3));
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	370c      	adds	r7, #12
 80072ba:	46bd      	mov	sp, r7
 80072bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c0:	4770      	bx	lr

080072c2 <LL_TIM_IC_GetCaptureCH4>:
{
 80072c2:	b480      	push	{r7}
 80072c4:	b083      	sub	sp, #12
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CCR4));
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	370c      	adds	r7, #12
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr

080072da <LL_TIM_EnableIT_CC1>:
  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
{
 80072da:	b480      	push	{r7}
 80072dc:	b083      	sub	sp, #12
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	f043 0202 	orr.w	r2, r3, #2
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	60da      	str	r2, [r3, #12]
}
 80072ee:	bf00      	nop
 80072f0:	370c      	adds	r7, #12
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <LL_USART_IsActiveFlag_TXE>:
{
 80072fa:	b480      	push	{r7}
 80072fc:	b083      	sub	sp, #12
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800730a:	2b80      	cmp	r3, #128	; 0x80
 800730c:	bf0c      	ite	eq
 800730e:	2301      	moveq	r3, #1
 8007310:	2300      	movne	r3, #0
 8007312:	b2db      	uxtb	r3, r3
}
 8007314:	4618      	mov	r0, r3
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr

08007320 <LL_USART_EnableIT_RXNE>:
{
 8007320:	b480      	push	{r7}
 8007322:	b089      	sub	sp, #36	; 0x24
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	330c      	adds	r3, #12
 800732c:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	e853 3f00 	ldrex	r3, [r3]
 8007334:	60bb      	str	r3, [r7, #8]
   return(result);
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	f043 0320 	orr.w	r3, r3, #32
 800733c:	61fb      	str	r3, [r7, #28]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	330c      	adds	r3, #12
 8007342:	69fa      	ldr	r2, [r7, #28]
 8007344:	61ba      	str	r2, [r7, #24]
 8007346:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007348:	6979      	ldr	r1, [r7, #20]
 800734a:	69ba      	ldr	r2, [r7, #24]
 800734c:	e841 2300 	strex	r3, r2, [r1]
 8007350:	613b      	str	r3, [r7, #16]
   return(result);
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d1e7      	bne.n	8007328 <LL_USART_EnableIT_RXNE+0x8>
}
 8007358:	bf00      	nop
 800735a:	bf00      	nop
 800735c:	3724      	adds	r7, #36	; 0x24
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr

08007366 <LL_USART_DMA_GetRegAddr>:
{
 8007366:	b480      	push	{r7}
 8007368:	b083      	sub	sp, #12
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
  return ((uint32_t) &(USARTx->DR));
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	3304      	adds	r3, #4
}
 8007372:	4618      	mov	r0, r3
 8007374:	370c      	adds	r7, #12
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <LL_USART_TransmitData8>:
{
 800737e:	b480      	push	{r7}
 8007380:	b083      	sub	sp, #12
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
 8007386:	460b      	mov	r3, r1
 8007388:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800738a:	78fa      	ldrb	r2, [r7, #3]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	605a      	str	r2, [r3, #4]
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <LL_GPIO_SetOutputPin>:
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	683a      	ldr	r2, [r7, #0]
 80073aa:	619a      	str	r2, [r3, #24]
}
 80073ac:	bf00      	nop
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <LL_GPIO_ResetOutputPin>:
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	041a      	lsls	r2, r3, #16
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	619a      	str	r2, [r3, #24]
}
 80073ca:	bf00      	nop
 80073cc:	370c      	adds	r7, #12
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr

080073d6 <LL_GPIO_TogglePin>:
{
 80073d6:	b480      	push	{r7}
 80073d8:	b085      	sub	sp, #20
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6078      	str	r0, [r7, #4]
 80073de:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	695b      	ldr	r3, [r3, #20]
 80073e4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	4013      	ands	r3, r2
 80073ec:	041a      	lsls	r2, r3, #16
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	43d9      	mvns	r1, r3
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	400b      	ands	r3, r1
 80073f6:	431a      	orrs	r2, r3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	619a      	str	r2, [r3, #24]
}
 80073fc:	bf00      	nop
 80073fe:	3714      	adds	r7, #20
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <TxMSG_Init>:
static inline void CAN_ClearFlag_ERRI(CAN_HandleTypeDef *hcan)
{
  WRITE_REG(hcan->Instance->MSR, CAN_MSR_ERRI);
}

static inline void TxMSG_Init(CAN_TxHeaderTypeDef* TxMSG) {
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
	TxMSG->RTR = CAN_RTR_DATA;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	60da      	str	r2, [r3, #12]
	TxMSG->IDE = CAN_ID_STD;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	609a      	str	r2, [r3, #8]
	TxMSG->DLC = 8U;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2208      	movs	r2, #8
 8007420:	611a      	str	r2, [r3, #16]
	TxMSG->TransmitGlobalTime = DISABLE;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	751a      	strb	r2, [r3, #20]
}
 8007428:	bf00      	nop
 800742a:	370c      	adds	r7, #12
 800742c:	46bd      	mov	sp, r7
 800742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007432:	4770      	bx	lr
 8007434:	0000      	movs	r0, r0
	...

08007438 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007438:	b5b0      	push	{r4, r5, r7, lr}
 800743a:	b0e0      	sub	sp, #384	; 0x180
 800743c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800743e:	f005 ffa3 	bl	800d388 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007442:	f000 ff05 	bl	8008250 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  LL_Init1msTick(180000000);			//Add here to fix MX generated code
 8007446:	4818      	ldr	r0, [pc, #96]	; (80074a8 <main+0x70>)
 8007448:	f00b fd1a 	bl	8012e80 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 800744c:	2004      	movs	r0, #4
 800744e:	f7ff feaf 	bl	80071b0 <LL_SYSTICK_SetClkSource>
  LL_SYSTICK_EnableIT();
 8007452:	f7ff fec9 	bl	80071e8 <LL_SYSTICK_EnableIT>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007456:	f7ff fc53 	bl	8006d00 <MX_GPIO_Init>
  MX_DMA_Init();
 800745a:	f7fe fd6f 	bl	8005f3c <MX_DMA_Init>
  MX_CAN1_Init();
 800745e:	f7fe fc15 	bl	8005c8c <MX_CAN1_Init>
  MX_SPI2_Init();
 8007462:	f004 fa47 	bl	800b8f4 <MX_SPI2_Init>
  MX_TIM2_Init();
 8007466:	f005 f89d 	bl	800c5a4 <MX_TIM2_Init>
  MX_TIM5_Init();
 800746a:	f005 f965 	bl	800c738 <MX_TIM5_Init>
  MX_TIM8_Init();
 800746e:	f005 f9b9 	bl	800c7e4 <MX_TIM8_Init>
  MX_UART4_Init();
 8007472:	f005 fcfb 	bl	800ce6c <MX_UART4_Init>
  MX_USART2_UART_Init();
 8007476:	f005 fd85 	bl	800cf84 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800747a:	f005 fdad 	bl	800cfd8 <MX_USART3_UART_Init>
  MX_UART5_Init();
 800747e:	f005 fd57 	bl	800cf30 <MX_UART5_Init>
  MX_TIM4_Init();
 8007482:	f005 f90b 	bl	800c69c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
#ifdef USE_ROS
  setup();
 8007486:	f003 fbad 	bl	800abe4 <setup>
  HAL_TIM_Base_Start_IT(&htim4);
 800748a:	4808      	ldr	r0, [pc, #32]	; (80074ac <main+0x74>)
 800748c:	f008 f90a 	bl	800f6a4 <HAL_TIM_Base_Start_IT>
#endif

  // ========== INITIALIZE CAN =======================
  CAN_Filter_Init();
 8007490:	f7fe fc8a 	bl	8005da8 <CAN_Filter_Init>
  TxMSG_Init(&TxMSG);
 8007494:	4806      	ldr	r0, [pc, #24]	; (80074b0 <main+0x78>)
 8007496:	f7ff ffb7 	bl	8007408 <TxMSG_Init>
  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800749a:	4806      	ldr	r0, [pc, #24]	; (80074b4 <main+0x7c>)
 800749c:	f006 f9e6 	bl	800d86c <HAL_CAN_Start>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d008      	beq.n	80074b8 <main+0x80>
   while (1);
 80074a6:	e7fe      	b.n	80074a6 <main+0x6e>
 80074a8:	0aba9500 	.word	0x0aba9500
 80074ac:	20000e28 	.word	0x20000e28
 80074b0:	20000344 	.word	0x20000344
 80074b4:	20000214 	.word	0x20000214
  }
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80074b8:	2102      	movs	r1, #2
 80074ba:	48da      	ldr	r0, [pc, #872]	; (8007824 <main+0x3ec>)
 80074bc:	f006 fc3c 	bl	800dd38 <HAL_CAN_ActivateNotification>

  // =========== INTERRUPT ENABLE ====================
  LL_USART_EnableIT_RXNE(UART4);
 80074c0:	48d9      	ldr	r0, [pc, #868]	; (8007828 <main+0x3f0>)
 80074c2:	f7ff ff2d 	bl	8007320 <LL_USART_EnableIT_RXNE>
  LL_TIM_EnableIT_CC1(TIM2);
 80074c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80074ca:	f7ff ff06 	bl	80072da <LL_TIM_EnableIT_CC1>
  LL_USART_EnableIT_RXNE(USART3);
 80074ce:	48d7      	ldr	r0, [pc, #860]	; (800782c <main+0x3f4>)
 80074d0:	f7ff ff26 	bl	8007320 <LL_USART_EnableIT_RXNE>
  LL_TIM_CC_EnableChannel(TIM8,	TIM_CCER_CC1E | TIM_CCER_CC2E |
 80074d4:	f241 1111 	movw	r1, #4369	; 0x1111
 80074d8:	48d5      	ldr	r0, [pc, #852]	; (8007830 <main+0x3f8>)
 80074da:	f7ff fec9 	bl	8007270 <LL_TIM_CC_EnableChannel>
     TIM_CCER_CC3E | TIM_CCER_CC4E);	// Enable all PWM input port
  LL_TIM_EnableIT_CC1(TIM8);			// Enable PWM input capture interrupt
 80074de:	48d4      	ldr	r0, [pc, #848]	; (8007830 <main+0x3f8>)
 80074e0:	f7ff fefb 	bl	80072da <LL_TIM_EnableIT_CC1>
  LL_TIM_EnableCounter(TIM8);			// Start timer8 for PWM input capture
 80074e4:	48d2      	ldr	r0, [pc, #840]	; (8007830 <main+0x3f8>)
 80074e6:	f7ff feb3 	bl	8007250 <LL_TIM_EnableCounter>
  LL_EXTI_EnableRisingTrig_0_31(LL_EXTI_LINE_8);
 80074ea:	f44f 7080 	mov.w	r0, #256	; 0x100
 80074ee:	f7ff fe2d 	bl	800714c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_8);
 80074f2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80074f6:	f7ff fe17 	bl	8007128 <LL_EXTI_EnableIT_0_31>

  // ============ GPS DMA SETUP =======================
  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_1, LL_USART_DMA_GetRegAddr(USART3));
 80074fa:	48cc      	ldr	r0, [pc, #816]	; (800782c <main+0x3f4>)
 80074fc:	f7ff ff33 	bl	8007366 <LL_USART_DMA_GetRegAddr>
 8007500:	4603      	mov	r3, r0
 8007502:	461a      	mov	r2, r3
 8007504:	2101      	movs	r1, #1
 8007506:	48cb      	ldr	r0, [pc, #812]	; (8007834 <main+0x3fc>)
 8007508:	f7ff fcda 	bl	8006ec0 <LL_DMA_SetPeriphAddress>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_1, (uint32_t) gpsdata);
 800750c:	4bca      	ldr	r3, [pc, #808]	; (8007838 <main+0x400>)
 800750e:	461a      	mov	r2, r3
 8007510:	2101      	movs	r1, #1
 8007512:	48c8      	ldr	r0, [pc, #800]	; (8007834 <main+0x3fc>)
 8007514:	f7ff fcbc 	bl	8006e90 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_1, sizeof(gpsdata));
 8007518:	2224      	movs	r2, #36	; 0x24
 800751a:	2101      	movs	r1, #1
 800751c:	48c5      	ldr	r0, [pc, #788]	; (8007834 <main+0x3fc>)
 800751e:	f7ff fc93 	bl	8006e48 <LL_DMA_SetDataLength>

  // ============ HAL Time Interrupt Initialize =======
  uint32_t now = 0;
 8007522:	2300      	movs	r3, #0
 8007524:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  uint32_t oldlog_time = 0;
 8007528:	2300      	movs	r3, #0
 800752a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  uint32_t oldfir_time = 0;
 800752e:	2300      	movs	r3, #0
 8007530:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  uint32_t oldcan_time = 0;
 8007534:	2300      	movs	r3, #0
 8007536:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  uint32_t olddebug_time = 0;
 800753a:	2300      	movs	r3, #0
 800753c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
  uint32_t oldcol_time = 0;
 8007540:	2300      	movs	r3, #0
 8007542:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
  uint32_t oldekf_time = 0;
 8007546:	2300      	movs	r3, #0
 8007548:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
  uint32_t oldrmt_time = 0;
 800754c:	2300      	movs	r3, #0
 800754e:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  uint32_t time_start = 0;				// to record back support down time
 8007552:	2300      	movs	r3, #0
 8007554:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
  uint32_t time_stop = 0;
 8007558:	2300      	movs	r3, #0
 800755a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134

  // ============ Flag Parameter Initialize ===========
  uint8_t vel_first_flag = 0;			// velocity > limit minimum velocity (1.5)
 800755e:	2300      	movs	r3, #0
 8007560:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
  uint8_t velocity_cmd_flag = 0;		// Remote on mean velocity > 0
 8007564:	2300      	movs	r3, #0
 8007566:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
  uint8_t check_flag = 0; 				// GPS check sum
 800756a:	2300      	movs	r3, #0
 800756c:	f887 3145 	strb.w	r3, [r7, #325]	; 0x145
  uint8_t turn_circle_flag = 0;			// tracking line or arc
 8007570:	2300      	movs	r3, #0
 8007572:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
  uint8_t tracking_first_flag = 0;		// to recoder the first shift time	//Remember
 8007576:	2300      	movs	r3, #0
 8007578:	f887 3144 	strb.w	r3, [r7, #324]	; 0x144
  uint8_t emergency_brake_flag = 0;		// Emergency Brake System
 800757c:	2300      	movs	r3, #0
 800757e:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
//
  // ============ Tracking Parameter Initialize =======
  float way_point_begin[2] = { 60.2217f, 8.9381f};	  // tracking begin way_point
 8007582:	4aae      	ldr	r2, [pc, #696]	; (800783c <main+0x404>)
 8007584:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8007588:	e892 0003 	ldmia.w	r2, {r0, r1}
 800758c:	e883 0003 	stmia.w	r3, {r0, r1}
  float way_point_end[2]   = { 10.06f, 32.6295f };    // tracking end way_point
 8007590:	4aab      	ldr	r2, [pc, #684]	; (8007840 <main+0x408>)
 8007592:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8007596:	e892 0003 	ldmia.w	r2, {r0, r1}
 800759a:	e883 0003 	stmia.w	r3, {r0, r1}
  float circle_point[2]    = { 13.2039f, 39.2861f };  // if tracking trajectory is arc
 800759e:	4aa9      	ldr	r2, [pc, #676]	; (8007844 <main+0x40c>)
 80075a0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80075a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80075a8:	e883 0003 	stmia.w	r3, {r0, r1}
  float radius = 7.3617f;					          // tracking trajectory arc radius
 80075ac:	4ba6      	ldr	r3, [pc, #664]	; (8007848 <main+0x410>)
 80075ae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  float tracking_control[2] = { 0 };                  // tracking output (1):velocity (m/s) (2):omega (rad/s)
 80075b2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80075b6:	2200      	movs	r2, #0
 80075b8:	601a      	str	r2, [r3, #0]
 80075ba:	605a      	str	r2, [r3, #4]
  float velocity_max = 2.4f;
 80075bc:	4ba3      	ldr	r3, [pc, #652]	; (800784c <main+0x414>)
 80075be:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  float velocity_min = 1.8f;
 80075c2:	4ba3      	ldr	r3, [pc, #652]	; (8007850 <main+0x418>)
 80075c4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  float stateD[3] = { 0.0f };
 80075c8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80075cc:	2200      	movs	r2, #0
 80075ce:	601a      	str	r2, [r3, #0]
 80075d0:	605a      	str	r2, [r3, #4]
 80075d2:	609a      	str	r2, [r3, #8]
  float imu_bias = 0;
 80075d4:	f04f 0300 	mov.w	r3, #0
 80075d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  uint8_t line = 3;									  // tracking stage
 80075dc:	2303      	movs	r3, #3
 80075de:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
  uint8_t stage = 8;
 80075e2:	2308      	movs	r3, #8
 80075e4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  uint32_t time_shift = 0;	                          // normalize time in tracking process each stage
 80075e8:	2300      	movs	r3, #0
 80075ea:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  // ============= Remote Parameters ===============
  uint16_t RX1 = REMOTE_CENTER;
 80075ee:	f240 53e9 	movw	r3, #1513	; 0x5e9
 80075f2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
  uint16_t RX2 = REMOTE_CENTER;
 80075f6:	f240 53e9 	movw	r3, #1513	; 0x5e9
 80075fa:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
  uint16_t RX3 = REMOTE_LOWER;
 80075fe:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8007602:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

  // ============= CAN Parameters ==================
  float velocity_cmd = V_REF;
 8007606:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800760a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c

  // ============= IMU Parameters ==================
  float theta_x = 0.0f;
 800760e:	f04f 0300 	mov.w	r3, #0
 8007612:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  float theta_y = 0.0f;
 8007616:	f04f 0300 	mov.w	r3, #0
 800761a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  float acc[3]  = { 0.0f, 0.0f, -GRAVITY };
 800761e:	f04f 0300 	mov.w	r3, #0
 8007622:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007624:	f04f 0300 	mov.w	r3, #0
 8007628:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800762c:	4b89      	ldr	r3, [pc, #548]	; (8007854 <main+0x41c>)
 800762e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  float gyro[3] = { 0.0f };
 8007632:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8007636:	2200      	movs	r2, #0
 8007638:	601a      	str	r2, [r3, #0]
 800763a:	605a      	str	r2, [r3, #4]
 800763c:	609a      	str	r2, [r3, #8]
//
  // ============= Controller Parameters ===========
  float remote_control = 0.0f;
 800763e:	f04f 0300 	mov.w	r3, #0
 8007642:	66fb      	str	r3, [r7, #108]	; 0x6c
  float delta_goal     = 0.0f;
 8007644:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007648:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800764c:	f04f 0200 	mov.w	r2, #0
 8007650:	601a      	str	r2, [r3, #0]

  // ============= EKF Parameters ==================
  float init_x = 79.5f;								//the vehicle initial point
 8007652:	4b81      	ldr	r3, [pc, #516]	; (8007858 <main+0x420>)
 8007654:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  float init_y = -3.0f;
 8007658:	4b80      	ldr	r3, [pc, #512]	; (800785c <main+0x424>)
 800765a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  float init_phi = 2.7f;
 800765e:	4b80      	ldr	r3, [pc, #512]	; (8007860 <main+0x428>)
 8007660:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  float point_current[2] = { init_x, init_y };
 8007664:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007668:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800766c:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8007670:	601a      	str	r2, [r3, #0]
 8007672:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007676:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800767a:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800767e:	605a      	str	r2, [r3, #4]
  float gps_drift[2] = {0.0f};
 8007680:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007684:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007688:	461a      	mov	r2, r3
 800768a:	2300      	movs	r3, #0
 800768c:	6013      	str	r3, [r2, #0]
 800768e:	6053      	str	r3, [r2, #4]
  float horizontal_accuracy = 0.0f;
 8007690:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007694:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007698:	f04f 0200 	mov.w	r2, #0
 800769c:	601a      	str	r2, [r3, #0]
  float vertical_accuracy = 0.0f;
 800769e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80076a2:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80076a6:	f04f 0200 	mov.w	r2, #0
 80076aa:	601a      	str	r2, [r3, #0]
  float mu[4] = { init_x, init_y, init_phi, 0.0f }; // X Y Phi velocity
 80076ac:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80076b0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80076b4:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80076b8:	601a      	str	r2, [r3, #0]
 80076ba:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80076be:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80076c2:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 80076c6:	605a      	str	r2, [r3, #4]
 80076c8:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80076cc:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80076d0:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80076d4:	609a      	str	r2, [r3, #8]
 80076d6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80076da:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80076de:	f04f 0200 	mov.w	r2, #0
 80076e2:	60da      	str	r2, [r3, #12]

  // ============= LCD Parameters ==================
  uint8_t LCD_tx[17] = {0};
 80076e4:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80076e8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80076ec:	2200      	movs	r2, #0
 80076ee:	601a      	str	r2, [r3, #0]
 80076f0:	3304      	adds	r3, #4
 80076f2:	2200      	movs	r2, #0
 80076f4:	601a      	str	r2, [r3, #0]
 80076f6:	605a      	str	r2, [r3, #4]
 80076f8:	609a      	str	r2, [r3, #8]
 80076fa:	731a      	strb	r2, [r3, #12]


  // ============= MX Motor Initialization ========
#ifdef INIT_MX
  HAL_Delay(1000);	//wait init 1(second)
 80076fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007700:	f005 feb4 	bl	800d46c <HAL_Delay>
#if MXSPEEDCTRL == 0
  AngleLimit(MXUPPER_BOUND, MXLOWER_BOUND); // setup the Mx motor limit angle
 8007704:	f240 519a 	movw	r1, #1434	; 0x59a
 8007708:	f640 203a 	movw	r0, #2618	; 0xa3a
 800770c:	f7fc ff6a 	bl	80045e4 <AngleLimit>
//	PIDsetup(185,115,15);					// Mx motor setup PID gain
  Motor();									// so min control angle 0.088 degree
 8007710:	f7fc ff1a 	bl	8004548 <Motor>
//	Torque_off();
#endif

  // ====== Lower Back Support Of Bicycle ========
#ifdef REMOTE_START
  LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin);	// down
 8007714:	2101      	movs	r1, #1
 8007716:	4853      	ldr	r0, [pc, #332]	; (8007864 <main+0x42c>)
 8007718:	f7ff fe4e 	bl	80073b8 <LL_GPIO_ResetOutputPin>
  LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 800771c:	2102      	movs	r1, #2
 800771e:	4851      	ldr	r0, [pc, #324]	; (8007864 <main+0x42c>)
 8007720:	f7ff fe3c 	bl	800739c <LL_GPIO_SetOutputPin>
#endif

  // ============= LCD Initialization ========
  HAL_HalfDuplex_EnableTransmitter(&huart5); 	// LCD display
 8007724:	4850      	ldr	r0, [pc, #320]	; (8007868 <main+0x430>)
 8007726:	f009 fae5 	bl	8010cf4 <HAL_HalfDuplex_EnableTransmitter>
  while (1)
  {

	// ================== Start CAN Logger And LCD ================
#ifdef CANLOG
	now = HAL_GetTick();
 800772a:	f005 fe93 	bl	800d454 <HAL_GetTick>
 800772e:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	uint16_t logdt = now - oldlog_time;
 8007732:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007736:	b29a      	uxth	r2, r3
 8007738:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800773c:	b29b      	uxth	r3, r3
 800773e:	1ad3      	subs	r3, r2, r3
 8007740:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
	if (logdt >= CANLOGSAMPLE) {
 8007744:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 8007748:	2b09      	cmp	r3, #9
 800774a:	f240 8095 	bls.w	8007878 <main+0x440>
		oldlog_time = HAL_GetTick();
 800774e:	f005 fe81 	bl	800d454 <HAL_GetTick>
 8007752:	f8c7 0164 	str.w	r0, [r7, #356]	; 0x164
		float accuracy[2] = {vertical_accuracy, horizontal_accuracy};
 8007756:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800775a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007764:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8007768:	601a      	str	r2, [r3, #0]
 800776a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800776e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007778:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800777c:	605a      	str	r2, [r3, #4]
		CanLogger(theta_x, theta_y, gyro, acc, mu, check_flag,
 800777e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8007782:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8007786:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 800778a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800778e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007792:	ed93 6a00 	vldr	s12, [r3]
 8007796:	f897 4145 	ldrb.w	r4, [r7, #325]	; 0x145
 800779a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800779e:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 80077a2:	f107 0070 	add.w	r0, r7, #112	; 0x70
 80077a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077aa:	9304      	str	r3, [sp, #16]
 80077ac:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80077b0:	9303      	str	r3, [sp, #12]
 80077b2:	f897 3144 	ldrb.w	r3, [r7, #324]	; 0x144
 80077b6:	9302      	str	r3, [sp, #8]
 80077b8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80077bc:	9301      	str	r3, [sp, #4]
 80077be:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80077c2:	9300      	str	r3, [sp, #0]
 80077c4:	eef0 1a46 	vmov.f32	s3, s12
 80077c8:	eeb0 1a66 	vmov.f32	s2, s13
 80077cc:	4623      	mov	r3, r4
 80077ce:	eef0 0a47 	vmov.f32	s1, s14
 80077d2:	eeb0 0a67 	vmov.f32	s0, s15
 80077d6:	f7f9 fc27 	bl	8001028 <CanLogger>
				remote_control, delta_goal, point_current, tracking_control,
				tracking_first_flag, stateD,accuracy); // need final test

#ifdef LCD
		LcdData(LCD_tx, mu, accuracy, point_current, V_current, theta_x, theta_y, tracking_first_flag);
 80077da:	4b24      	ldr	r3, [pc, #144]	; (800786c <main+0x434>)
 80077dc:	edd3 7a00 	vldr	s15, [r3]
 80077e0:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80077e4:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80077e8:	f107 0460 	add.w	r4, r7, #96	; 0x60
 80077ec:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80077f0:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80077f4:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80077f8:	f897 3144 	ldrb.w	r3, [r7, #324]	; 0x144
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	eeb0 1a66 	vmov.f32	s2, s13
 8007802:	eef0 0a47 	vmov.f32	s1, s14
 8007806:	eeb0 0a67 	vmov.f32	s0, s15
 800780a:	4623      	mov	r3, r4
 800780c:	f7fb fd58 	bl	80032c0 <LcdData>
		HAL_UART_Transmit(&huart5, LCD_tx, sizeof(LCD_tx), 2000);
 8007810:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8007814:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8007818:	2211      	movs	r2, #17
 800781a:	4813      	ldr	r0, [pc, #76]	; (8007868 <main+0x430>)
 800781c:	f008 fe72 	bl	8010504 <HAL_UART_Transmit>
 8007820:	e02a      	b.n	8007878 <main+0x440>
 8007822:	bf00      	nop
 8007824:	20000214 	.word	0x20000214
 8007828:	40004c00 	.word	0x40004c00
 800782c:	40004800 	.word	0x40004800
 8007830:	40010400 	.word	0x40010400
 8007834:	40026000 	.word	0x40026000
 8007838:	20000390 	.word	0x20000390
 800783c:	080180b4 	.word	0x080180b4
 8007840:	080180bc 	.word	0x080180bc
 8007844:	080180c4 	.word	0x080180c4
 8007848:	40eb930c 	.word	0x40eb930c
 800784c:	4019999a 	.word	0x4019999a
 8007850:	3fe66666 	.word	0x3fe66666
 8007854:	c11ce80a 	.word	0xc11ce80a
 8007858:	429f0000 	.word	0x429f0000
 800785c:	c0400000 	.word	0xc0400000
 8007860:	402ccccd 	.word	0x402ccccd
 8007864:	40020800 	.word	0x40020800
 8007868:	20000eb8 	.word	0x20000eb8
 800786c:	2000038c 	.word	0x2000038c
 8007870:	44dd6666 	.word	0x44dd6666
 8007874:	45074ccd 	.word	0x45074ccd
	}
#endif

	// =================
#ifdef VELOCITY
	now = HAL_GetTick();
 8007878:	f005 fdec 	bl	800d454 <HAL_GetTick>
 800787c:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	uint16_t firdt = now - oldfir_time;
 8007880:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007884:	b29a      	uxth	r2, r3
 8007886:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800788a:	b29b      	uxth	r3, r3
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
	if (firdt > FIRSAMPLE && !(vel_first_flag)) {
 8007892:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 8007896:	2b0a      	cmp	r3, #10
 8007898:	d95b      	bls.n	8007952 <main+0x51a>
 800789a:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d157      	bne.n	8007952 <main+0x51a>
		oldfir_time = HAL_GetTick();
 80078a2:	f005 fdd7 	bl	800d454 <HAL_GetTick>
 80078a6:	f8c7 0160 	str.w	r0, [r7, #352]	; 0x160
	// ================ Begin Remote Control ===================
#ifdef REMOTE_START
		start_read(&RX1, &RX2, &RX3);
 80078aa:	f107 0292 	add.w	r2, r7, #146	; 0x92
 80078ae:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80078b2:	f107 0396 	add.w	r3, r7, #150	; 0x96
 80078b6:	4618      	mov	r0, r3
 80078b8:	f000 fd42 	bl	8008340 <start_read>
		if (RX3 >= REMOTE_UPPER * (1 - REMOTE_ERROR) && RX3 <= REMOTE_UPPER * (1 + REMOTE_ERROR)) {//if remote is on
 80078bc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80078c0:	ee07 3a90 	vmov	s15, r3
 80078c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078c8:	ed1f 7a17 	vldr	s14, [pc, #-92]	; 8007870 <main+0x438>
 80078cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078d4:	db14      	blt.n	8007900 <main+0x4c8>
 80078d6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80078da:	ee07 3a90 	vmov	s15, r3
 80078de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80078e2:	ed1f 7a1c 	vldr	s14, [pc, #-112]	; 8007874 <main+0x43c>
 80078e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078ee:	d807      	bhi.n	8007900 <main+0x4c8>
			// Activates when the switch on the side is switched up! Turn the velocity_cmd_flag on
			velocity_cmd = V_REF;
 80078f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80078f4:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
			velocity_cmd_flag = 1;
 80078f8:	2301      	movs	r3, #1
 80078fa:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
 80078fe:	e013      	b.n	8007928 <main+0x4f0>
		} else {
			velocity_cmd = 0.0f;
 8007900:	f04f 0300 	mov.w	r3, #0
 8007904:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
			velocity_cmd_flag = 0;
 8007908:	2300      	movs	r3, #0
 800790a:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
			// Estimate the IMU bias before bicycle starts to move
			estimator(theta_x, gyro[0], &imu_bias);
 800790e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8007912:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8007916:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800791a:	4618      	mov	r0, r3
 800791c:	eef0 0a47 	vmov.f32	s1, s14
 8007920:	eeb0 0a67 	vmov.f32	s0, s15
 8007924:	f7fe fe90 	bl	8006648 <estimator>
		}
#endif
		if (V_current > V_STD) {
 8007928:	4ba7      	ldr	r3, [pc, #668]	; (8007bc8 <main+0x790>)
 800792a:	edd3 7a00 	vldr	s15, [r3]
 800792e:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8007bcc <main+0x794>
 8007932:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800793a:	dd0a      	ble.n	8007952 <main+0x51a>
			vel_first_flag = 1;			//@TODO maybe need to check v0 > 1.5(m/s) if velocity have peak
 800793c:	2301      	movs	r3, #1
 800793e:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
			// ======== Lift Back Support Of Bicycle ===========
			LL_GPIO_SetOutputPin(GPIOC, Act_Off_Pin);	//up
 8007942:	2101      	movs	r1, #1
 8007944:	48a2      	ldr	r0, [pc, #648]	; (8007bd0 <main+0x798>)
 8007946:	f7ff fd29 	bl	800739c <LL_GPIO_SetOutputPin>
			LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 800794a:	2102      	movs	r1, #2
 800794c:	48a0      	ldr	r0, [pc, #640]	; (8007bd0 <main+0x798>)
 800794e:	f7ff fd25 	bl	800739c <LL_GPIO_SetOutputPin>
		}
	}

	// ============ Transmit Data Through CAN bus ===============
	now = HAL_GetTick();
 8007952:	f005 fd7f 	bl	800d454 <HAL_GetTick>
 8007956:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	uint16_t candt = now - oldcan_time;
 800795a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800795e:	b29a      	uxth	r2, r3
 8007960:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8007964:	b29b      	uxth	r3, r3
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
	if (candt >= CANSAMPLE) {
 800796c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8007970:	2b1d      	cmp	r3, #29
 8007972:	d943      	bls.n	80079fc <main+0x5c4>
		oldcan_time = HAL_GetTick();
 8007974:	f005 fd6e 	bl	800d454 <HAL_GetTick>
 8007978:	f8c7 015c 	str.w	r0, [r7, #348]	; 0x15c
		now = HAL_GetTick();
 800797c:	f005 fd6a 	bl	800d454 <HAL_GetTick>
 8007980:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
		while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {  // have to wait because can message must transmit in time
 8007984:	e007      	b.n	8007996 <main+0x55e>
			if ((HAL_GetTick() - now) > 4U) {
 8007986:	f005 fd65 	bl	800d454 <HAL_GetTick>
 800798a:	4602      	mov	r2, r0
 800798c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	2b04      	cmp	r3, #4
 8007994:	d806      	bhi.n	80079a4 <main+0x56c>
		while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {  // have to wait because can message must transmit in time
 8007996:	488f      	ldr	r0, [pc, #572]	; (8007bd4 <main+0x79c>)
 8007998:	f006 f887 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800799c:	4603      	mov	r3, r0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d0f1      	beq.n	8007986 <main+0x54e>
 80079a2:	e000      	b.n	80079a6 <main+0x56e>
				break;
 80079a4:	bf00      	nop
			}
		}
		float v_tmp = velocity_cmd;
 80079a6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80079aa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
			v_tmp = tracking_control[0];
			if (tracking_control[0] > velocity_max) v_tmp = velocity_max;
			if (tracking_control[0] < velocity_min) v_tmp = velocity_min;
		}
#endif
		if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 80079ae:	4889      	ldr	r0, [pc, #548]	; (8007bd4 <main+0x79c>)
 80079b0:	f006 f87b 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 80079b4:	4603      	mov	r3, r0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d020      	beq.n	80079fc <main+0x5c4>
			uint16_t v_cmd;
			v_cmd = v_tmp * CAN_TX_GAIN;
 80079ba:	edd7 7a44 	vldr	s15, [r7, #272]	; 0x110
 80079be:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8007bd8 <main+0x7a0>
 80079c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80079c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079ca:	ee17 3a90 	vmov	r3, s15
 80079ce:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			TxData[1] = v_cmd >> 8U;
 80079d2:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80079d6:	0a1b      	lsrs	r3, r3, #8
 80079d8:	b29b      	uxth	r3, r3
 80079da:	b2da      	uxtb	r2, r3
 80079dc:	4b7f      	ldr	r3, [pc, #508]	; (8007bdc <main+0x7a4>)
 80079de:	705a      	strb	r2, [r3, #1]
			TxData[0] = v_cmd;
 80079e0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80079e4:	b2da      	uxtb	r2, r3
 80079e6:	4b7d      	ldr	r3, [pc, #500]	; (8007bdc <main+0x7a4>)
 80079e8:	701a      	strb	r2, [r3, #0]
			TxMSG.StdId = CAN_V_CMD_ID;
 80079ea:	4b7d      	ldr	r3, [pc, #500]	; (8007be0 <main+0x7a8>)
 80079ec:	220a      	movs	r2, #10
 80079ee:	601a      	str	r2, [r3, #0]
			HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 80079f0:	4b7c      	ldr	r3, [pc, #496]	; (8007be4 <main+0x7ac>)
 80079f2:	4a7a      	ldr	r2, [pc, #488]	; (8007bdc <main+0x7a4>)
 80079f4:	497a      	ldr	r1, [pc, #488]	; (8007be0 <main+0x7a8>)
 80079f6:	4877      	ldr	r0, [pc, #476]	; (8007bd4 <main+0x79c>)
 80079f8:	f005 ff7c 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}
#endif

	// ================= Read IMU Data Through SPI2 ==============
#ifdef USE_OPENIMU
	if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_8)) {
 80079fc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007a00:	f7ff fbb6 	bl	8007170 <LL_EXTI_ReadFlag_0_31>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00d      	beq.n	8007a26 <main+0x5ee>
		openIMU(&theta_x, acc, gyro, &theta_y);
 8007a0a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8007a0e:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8007a12:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 8007a16:	f107 008c 	add.w	r0, r7, #140	; 0x8c
 8007a1a:	f7fc fe49 	bl	80046b0 <openIMU>
		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_8);
 8007a1e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007a22:	f7ff fbb5 	bl	8007190 <LL_EXTI_ClearFlag_0_31>
	}
#ifdef USE_TILTLED
	if (tracking_first_flag == 0){
 8007a26:	f897 3144 	ldrb.w	r3, [r7, #324]	; 0x144
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f040 8086 	bne.w	8007b3c <main+0x704>
		// light signal (shield LED)
		if (theta_x == 0 && theta_y == 0){                       // if no IMU data is received, make all three lights light up
 8007a30:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8007a34:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a3c:	d117      	bne.n	8007a6e <main+0x636>
 8007a3e:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8007a42:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a4a:	d110      	bne.n	8007a6e <main+0x636>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_SET);  // Green LED (right)
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	2102      	movs	r1, #2
 8007a50:	4865      	ldr	r0, [pc, #404]	; (8007be8 <main+0x7b0>)
 8007a52:	f007 fa79 	bl	800ef48 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_SET);  // Red   LED (middle)
 8007a56:	2201      	movs	r2, #1
 8007a58:	2104      	movs	r1, #4
 8007a5a:	4863      	ldr	r0, [pc, #396]	; (8007be8 <main+0x7b0>)
 8007a5c:	f007 fa74 	bl	800ef48 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_SET);  // Green LED (left)
 8007a60:	2201      	movs	r2, #1
 8007a62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007a66:	4860      	ldr	r0, [pc, #384]	; (8007be8 <main+0x7b0>)
 8007a68:	f007 fa6e 	bl	800ef48 <HAL_GPIO_WritePin>
 8007a6c:	e066      	b.n	8007b3c <main+0x704>
		}
		else{
			double angle_margin = 0.02;
 8007a6e:	a354      	add	r3, pc, #336	; (adr r3, 8007bc0 <main+0x788>)
 8007a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a74:	e9c7 2340 	strd	r2, r3, [r7, #256]	; 0x100
			if (theta_x > (0.0 + angle_margin)){                       // if the bicycle is about horizontal, light up the red LED
 8007a78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f7f8 fd83 	bl	8000588 <__aeabi_f2d>
 8007a82:	4604      	mov	r4, r0
 8007a84:	460d      	mov	r5, r1
 8007a86:	f04f 0200 	mov.w	r2, #0
 8007a8a:	f04f 0300 	mov.w	r3, #0
 8007a8e:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 8007a92:	f7f8 fc1b 	bl	80002cc <__adddf3>
 8007a96:	4602      	mov	r2, r0
 8007a98:	460b      	mov	r3, r1
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	4629      	mov	r1, r5
 8007a9e:	f7f9 f85b 	bl	8000b58 <__aeabi_dcmpgt>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d010      	beq.n	8007aca <main+0x692>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_RESET);  // Green LED
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	2102      	movs	r1, #2
 8007aac:	484e      	ldr	r0, [pc, #312]	; (8007be8 <main+0x7b0>)
 8007aae:	f007 fa4b 	bl	800ef48 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_SET);    // Red   LED
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	2104      	movs	r1, #4
 8007ab6:	484c      	ldr	r0, [pc, #304]	; (8007be8 <main+0x7b0>)
 8007ab8:	f007 fa46 	bl	800ef48 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_RESET);  // Green LED
 8007abc:	2200      	movs	r2, #0
 8007abe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007ac2:	4849      	ldr	r0, [pc, #292]	; (8007be8 <main+0x7b0>)
 8007ac4:	f007 fa40 	bl	800ef48 <HAL_GPIO_WritePin>
 8007ac8:	e038      	b.n	8007b3c <main+0x704>
			}
			else if (theta_x < (0.0 - angle_margin)){                  // if the bicycle is tilted left (about x-axis), light up the left green LED
 8007aca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f7f8 fd5a 	bl	8000588 <__aeabi_f2d>
 8007ad4:	4604      	mov	r4, r0
 8007ad6:	460d      	mov	r5, r1
 8007ad8:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 8007adc:	f04f 0000 	mov.w	r0, #0
 8007ae0:	f04f 0100 	mov.w	r1, #0
 8007ae4:	f7f8 fbf0 	bl	80002c8 <__aeabi_dsub>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	460b      	mov	r3, r1
 8007aec:	4620      	mov	r0, r4
 8007aee:	4629      	mov	r1, r5
 8007af0:	f7f9 f814 	bl	8000b1c <__aeabi_dcmplt>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d010      	beq.n	8007b1c <main+0x6e4>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_RESET);  // Green LED
 8007afa:	2200      	movs	r2, #0
 8007afc:	2102      	movs	r1, #2
 8007afe:	483a      	ldr	r0, [pc, #232]	; (8007be8 <main+0x7b0>)
 8007b00:	f007 fa22 	bl	800ef48 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_RESET);  // Red   LED
 8007b04:	2200      	movs	r2, #0
 8007b06:	2104      	movs	r1, #4
 8007b08:	4837      	ldr	r0, [pc, #220]	; (8007be8 <main+0x7b0>)
 8007b0a:	f007 fa1d 	bl	800ef48 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_SET);    // Green LED
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007b14:	4834      	ldr	r0, [pc, #208]	; (8007be8 <main+0x7b0>)
 8007b16:	f007 fa17 	bl	800ef48 <HAL_GPIO_WritePin>
 8007b1a:	e00f      	b.n	8007b3c <main+0x704>
			}
			else{                                                      // if the bicycle is tilted right (about x-axis), light up the right green LED
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_SET);    // Green LED
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	2102      	movs	r1, #2
 8007b20:	4831      	ldr	r0, [pc, #196]	; (8007be8 <main+0x7b0>)
 8007b22:	f007 fa11 	bl	800ef48 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_RESET);  // Red   LED
 8007b26:	2200      	movs	r2, #0
 8007b28:	2104      	movs	r1, #4
 8007b2a:	482f      	ldr	r0, [pc, #188]	; (8007be8 <main+0x7b0>)
 8007b2c:	f007 fa0c 	bl	800ef48 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_RESET);  // Green LED
 8007b30:	2200      	movs	r2, #0
 8007b32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007b36:	482c      	ldr	r0, [pc, #176]	; (8007be8 <main+0x7b0>)
 8007b38:	f007 fa06 	bl	800ef48 <HAL_GPIO_WritePin>
	}
#endif
#endif

	// =============== Test Mode, Use V_REF As Velocity Command ============
	now = HAL_GetTick();
 8007b3c:	f005 fc8a 	bl	800d454 <HAL_GetTick>
 8007b40:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	uint16_t debugdt = now - olddebug_time;
 8007b44:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007b48:	b29a      	uxth	r2, r3
 8007b4a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8007b4e:	b29b      	uxth	r3, r3
 8007b50:	1ad3      	subs	r3, r2, r3
 8007b52:	f8a7 30fe 	strh.w	r3, [r7, #254]	; 0xfe
	if (debugdt >= 1000) {	//a soft interrupt, acting every 1 second
 8007b56:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	; 0xfe
 8007b5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b5e:	d378      	bcc.n	8007c52 <main+0x81a>
		olddebug_time = HAL_GetTick();
 8007b60:	f005 fc78 	bl	800d454 <HAL_GetTick>
 8007b64:	f8c7 0158 	str.w	r0, [r7, #344]	; 0x158
		start_read(&RX1, &RX2, &RX3);
 8007b68:	f107 0292 	add.w	r2, r7, #146	; 0x92
 8007b6c:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8007b70:	f107 0396 	add.w	r3, r7, #150	; 0x96
 8007b74:	4618      	mov	r0, r3
 8007b76:	f000 fbe3 	bl	8008340 <start_read>
		// for live expression remote control debugging
		// RX1, Controller wheel   (CCW  -> decrease; CW -> increase)
		// RX2, Controller trigger (Down -> decrease; Up -> increase)
		// RX3, Controller switch  (Down -> off     ; Up -> on)
#if TESTEKF == 1
		if (RX2 <= REMOTE_LOWER * (1 + REMOTE_ERROR) && RX2 >= (1 - REMOTE_ERROR) * REMOTE_LOWER) {
 8007b7a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8007b7e:	ee07 3a90 	vmov	s15, r3
 8007b82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b86:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8007bec <main+0x7b4>
 8007b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b92:	d833      	bhi.n	8007bfc <main+0x7c4>
 8007b94:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8007b98:	ee07 3a90 	vmov	s15, r3
 8007b9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ba0:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8007bf0 <main+0x7b8>
 8007ba4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bac:	db26      	blt.n	8007bfc <main+0x7c4>
			// Pull down the trigger to lift the back support up
			LL_GPIO_SetOutputPin(GPIOC, Act_Off_Pin);
 8007bae:	2101      	movs	r1, #1
 8007bb0:	4807      	ldr	r0, [pc, #28]	; (8007bd0 <main+0x798>)
 8007bb2:	f7ff fbf3 	bl	800739c <LL_GPIO_SetOutputPin>
			LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 8007bb6:	2102      	movs	r1, #2
 8007bb8:	4805      	ldr	r0, [pc, #20]	; (8007bd0 <main+0x798>)
 8007bba:	f7ff fbef 	bl	800739c <LL_GPIO_SetOutputPin>
 8007bbe:	e025      	b.n	8007c0c <main+0x7d4>
 8007bc0:	47ae147b 	.word	0x47ae147b
 8007bc4:	3f947ae1 	.word	0x3f947ae1
 8007bc8:	2000038c 	.word	0x2000038c
 8007bcc:	3fbeb852 	.word	0x3fbeb852
 8007bd0:	40020800 	.word	0x40020800
 8007bd4:	20000214 	.word	0x20000214
 8007bd8:	42c80000 	.word	0x42c80000
 8007bdc:	20000378 	.word	0x20000378
 8007be0:	20000344 	.word	0x20000344
 8007be4:	20000388 	.word	0x20000388
 8007be8:	40020400 	.word	0x40020400
 8007bec:	44936667 	.word	0x44936667
 8007bf0:	44713333 	.word	0x44713333
 8007bf4:	45074ccd 	.word	0x45074ccd
 8007bf8:	44dd6666 	.word	0x44dd6666
		}else{
			if(velocity_cmd_flag) velocity_cmd = V_REF;
 8007bfc:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d003      	beq.n	8007c0c <main+0x7d4>
 8007c04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c08:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
		}
#endif
		// Stop bicycle by pulling up the controller trigger
		if (RX2 <= REMOTE_UPPER * (1 + REMOTE_ERROR) && RX2 >= REMOTE_UPPER * (1 - REMOTE_ERROR)) emergency_brake_flag = 1;
 8007c0c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8007c10:	ee07 3a90 	vmov	s15, r3
 8007c14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c18:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 8007bf4 <main+0x7bc>
 8007c1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c24:	d80f      	bhi.n	8007c46 <main+0x80e>
 8007c26:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8007c2a:	ee07 3a90 	vmov	s15, r3
 8007c2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c32:	ed1f 7a0f 	vldr	s14, [pc, #-60]	; 8007bf8 <main+0x7c0>
 8007c36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c3e:	db02      	blt.n	8007c46 <main+0x80e>
 8007c40:	2301      	movs	r3, #1
 8007c42:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
		if(emergency_brake_flag) EmergencyBrake();
 8007c46:	f897 3143 	ldrb.w	r3, [r7, #323]	; 0x143
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d001      	beq.n	8007c52 <main+0x81a>
 8007c4e:	f000 fbd1 	bl	80083f4 <EmergencyBrake>
	}

	// ============================== EKF Mode ===============================
#ifdef EKF
	now = HAL_GetTick();
 8007c52:	f005 fbff 	bl	800d454 <HAL_GetTick>
 8007c56:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	uint16_t ekfdt = now - oldekf_time;
 8007c5a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007c5e:	b29a      	uxth	r2, r3
 8007c60:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	f8a7 30fc 	strh.w	r3, [r7, #252]	; 0xfc
	if (ekfdt >= EKFSAMPLE) {
 8007c6c:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	; 0xfc
 8007c70:	2b09      	cmp	r3, #9
 8007c72:	f240 81ef 	bls.w	8008054 <main+0xc1c>
		oldekf_time = HAL_GetTick();
 8007c76:	f005 fbed 	bl	800d454 <HAL_GetTick>
 8007c7a:	f8c7 0150 	str.w	r0, [r7, #336]	; 0x150
		LL_GPIO_TogglePin(GPIOA, LL_GPIO_PIN_12);
 8007c7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007c82:	48cf      	ldr	r0, [pc, #828]	; (8007fc0 <main+0xb88>)
 8007c84:	f7ff fba7 	bl	80073d6 <LL_GPIO_TogglePin>
		if(update_gps && velocity_cmd_flag){
 8007c88:	4bce      	ldr	r3, [pc, #824]	; (8007fc4 <main+0xb8c>)
 8007c8a:	781b      	ldrb	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d00f      	beq.n	8007cb0 <main+0x878>
 8007c90:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d00b      	beq.n	8007cb0 <main+0x878>
			check_flag = check_sum();
 8007c98:	f000 fb74 	bl	8008384 <check_sum>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	f887 3145 	strb.w	r3, [r7, #325]	; 0x145
			if (check_flag != 3) {
 8007ca2:	f897 3145 	ldrb.w	r3, [r7, #325]	; 0x145
 8007ca6:	2b03      	cmp	r3, #3
 8007ca8:	d002      	beq.n	8007cb0 <main+0x878>
				update_gps = 0;	// if check sum error (not equal to 3), don't update GPS
 8007caa:	4bc6      	ldr	r3, [pc, #792]	; (8007fc4 <main+0xb8c>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	701a      	strb	r2, [r3, #0]
			}
		}
		if (update_gps) {
 8007cb0:	4bc4      	ldr	r3, [pc, #784]	; (8007fc4 <main+0xb8c>)
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d024      	beq.n	8007d02 <main+0x8ca>
			double lat_current;
			double lon_current;
			readGPS(&lat_current, &lon_current);
 8007cb8:	f107 0210 	add.w	r2, r7, #16
 8007cbc:	f107 0318 	add.w	r3, r7, #24
 8007cc0:	4611      	mov	r1, r2
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7fa f84c 	bl	8001d60 <readGPS>
			gpsXY(lat_current, lon_current, point_current);
 8007cc8:	f107 0318 	add.w	r3, r7, #24
 8007ccc:	ed93 7b00 	vldr	d7, [r3]
 8007cd0:	f107 0318 	add.w	r3, r7, #24
 8007cd4:	ed13 6b02 	vldr	d6, [r3, #-8]
 8007cd8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8007cdc:	4618      	mov	r0, r3
 8007cde:	eeb0 1a46 	vmov.f32	s2, s12
 8007ce2:	eef0 1a66 	vmov.f32	s3, s13
 8007ce6:	eeb0 0a47 	vmov.f32	s0, s14
 8007cea:	eef0 0a67 	vmov.f32	s1, s15
 8007cee:	f7fa f8d7 	bl	8001ea0 <gpsXY>
			ReadAccuracyEstimate(&horizontal_accuracy,&vertical_accuracy);
 8007cf2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8007cf6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8007cfa:	4611      	mov	r1, r2
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f7fa f87b 	bl	8001df8 <ReadAccuracyEstimate>
//		  		if(!velocity_cmd_flag){
//		  			mu[0] = point_current[0];
//		  			mu[1] = point_current[1];
//		  		}
		}
		if (velocity_cmd_flag) {
 8007d02:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d04b      	beq.n	8007da2 <main+0x96a>
			if(update_gps){
 8007d0a:	4bae      	ldr	r3, [pc, #696]	; (8007fc4 <main+0xb8c>)
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d027      	beq.n	8007d62 <main+0x92a>
				point_current[0] = point_current[0] + gps_drift[0];
 8007d12:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007d16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d1a:	ed93 7a00 	vldr	s14, [r3]
 8007d1e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007d22:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007d26:	edd3 7a00 	vldr	s15, [r3]
 8007d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d2e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007d32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d36:	edc3 7a00 	vstr	s15, [r3]
				point_current[1] = point_current[1] + gps_drift[1];
 8007d3a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007d3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d42:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d46:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007d4a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007d4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007d52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d56:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007d5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007d5e:	edc3 7a01 	vstr	s15, [r3, #4]
			}
			EKF_filter(mu, theta_x, acc, gyro, point_current, V_current, theta_y, horizontal_accuracy);
 8007d62:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8007d66:	4b98      	ldr	r3, [pc, #608]	; (8007fc8 <main+0xb90>)
 8007d68:	ed93 7a00 	vldr	s14, [r3]
 8007d6c:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8007d70:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007d74:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007d78:	ed93 6a00 	vldr	s12, [r3]
 8007d7c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8007d80:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8007d84:	f107 017c 	add.w	r1, r7, #124	; 0x7c
 8007d88:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8007d8c:	eef0 1a46 	vmov.f32	s3, s12
 8007d90:	eeb0 1a66 	vmov.f32	s2, s13
 8007d94:	eef0 0a47 	vmov.f32	s1, s14
 8007d98:	eeb0 0a67 	vmov.f32	s0, s15
 8007d9c:	f7fa fd88 	bl	80028b0 <EKF_filter>
 8007da0:	e01f      	b.n	8007de2 <main+0x9aa>
			} else {
			gps_drift[0] = init_x - point_current[0];
 8007da2:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007da6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007daa:	edd3 7a00 	vldr	s15, [r3]
 8007dae:	ed97 7a49 	vldr	s14, [r7, #292]	; 0x124
 8007db2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007db6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007dba:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007dbe:	edc3 7a00 	vstr	s15, [r3]
			gps_drift[1] = init_y - point_current[1];
 8007dc2:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007dc6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007dca:	edd3 7a01 	vldr	s15, [r3, #4]
 8007dce:	ed97 7a48 	vldr	s14, [r7, #288]	; 0x120
 8007dd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007dd6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007dda:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007dde:	edc3 7a01 	vstr	s15, [r3, #4]
		}

		if (tracking_first_flag == 0) {	// start timing
 8007de2:	f897 3144 	ldrb.w	r3, [r7, #324]	; 0x144
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d168      	bne.n	8007ebc <main+0xa84>
			float vehicle_vector[2] = { mu[0] - way_point_begin[0], mu[1] - way_point_begin[1] };
 8007dea:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007dee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007df2:	ed93 7a00 	vldr	s14, [r3]
 8007df6:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8007dfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007dfe:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e02:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007e06:	edc3 7a00 	vstr	s15, [r3]
 8007e0a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e0e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007e12:	ed93 7a01 	vldr	s14, [r3, #4]
 8007e16:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8007e1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e1e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e22:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007e26:	edc3 7a01 	vstr	s15, [r3, #4]
			float line_vector[2] = { way_point_end[0] - way_point_begin[0], way_point_end[1] - way_point_begin[1] };	// point for free just check the vehicle is exceed begin way_point or not
 8007e2a:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 8007e2e:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 8007e32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e36:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e3a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007e3e:	edc3 7a00 	vstr	s15, [r3]
 8007e42:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 8007e46:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8007e4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e4e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e52:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007e56:	edc3 7a01 	vstr	s15, [r3, #4]
			float cross_dot = vehicle_vector[0] * line_vector[0] + vehicle_vector[1] * line_vector[1];
 8007e5a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e5e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007e62:	ed93 7a00 	vldr	s14, [r3]
 8007e66:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e6a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007e6e:	edd3 7a00 	vldr	s15, [r3]
 8007e72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007e76:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e7a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007e7e:	edd3 6a01 	vldr	s13, [r3, #4]
 8007e82:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e86:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007e8a:	edd3 7a01 	vldr	s15, [r3, #4]
 8007e8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007e92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e96:	edc7 7a3b 	vstr	s15, [r7, #236]	; 0xec
			// line 23 y=-0.4723x+37.3804
			if (cross_dot > 0) {	// mean the vehicle exceed begin way_point
 8007e9a:	edd7 7a3b 	vldr	s15, [r7, #236]	; 0xec
 8007e9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ea6:	f340 80cc 	ble.w	8008042 <main+0xc0a>
				time_shift = HAL_GetTick();
 8007eaa:	f005 fad3 	bl	800d454 <HAL_GetTick>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				tracking_first_flag = 1;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	f887 3144 	strb.w	r3, [r7, #324]	; 0x144
 8007eba:	e0c2      	b.n	8008042 <main+0xc0a>
			}
		} else{
			Mapping(way_point_begin, way_point_end, circle_point, &radius, &turn_circle_flag, line);
 8007ebc:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8007ec0:	f107 04b8 	add.w	r4, r7, #184	; 0xb8
 8007ec4:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8007ec8:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 8007ecc:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8007ed0:	9301      	str	r3, [sp, #4]
 8007ed2:	f107 03d5 	add.w	r3, r7, #213	; 0xd5
 8007ed6:	9300      	str	r3, [sp, #0]
 8007ed8:	4623      	mov	r3, r4
 8007eda:	f7fd fc91 	bl	8005800 <Mapping>
			Tracking(mu, way_point_begin, way_point_end, circle_point, radius, turn_circle_flag, &line, &time_shift, tracking_control,stateD);
 8007ede:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8007ee2:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8007ee6:	f107 05bc 	add.w	r5, r7, #188	; 0xbc
 8007eea:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 8007eee:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 8007ef2:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8007ef6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8007efa:	9204      	str	r2, [sp, #16]
 8007efc:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8007f00:	9203      	str	r2, [sp, #12]
 8007f02:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8007f06:	9202      	str	r2, [sp, #8]
 8007f08:	f107 029f 	add.w	r2, r7, #159	; 0x9f
 8007f0c:	9201      	str	r2, [sp, #4]
 8007f0e:	9300      	str	r3, [sp, #0]
 8007f10:	eeb0 0a67 	vmov.f32	s0, s15
 8007f14:	462b      	mov	r3, r5
 8007f16:	4622      	mov	r2, r4
 8007f18:	f7fc fe36 	bl	8004b88 <Tracking>
#ifdef USE_TILTLED
			if (theta_x == 0 && theta_y == 0){                      			// if no IMU data is received, make all three lights light up
 8007f1c:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8007f20:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f28:	d117      	bne.n	8007f5a <main+0xb22>
 8007f2a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8007f2e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f36:	d110      	bne.n	8007f5a <main+0xb22>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_RESET); 			// Green LED (right)
 8007f38:	2200      	movs	r2, #0
 8007f3a:	2102      	movs	r1, #2
 8007f3c:	4823      	ldr	r0, [pc, #140]	; (8007fcc <main+0xb94>)
 8007f3e:	f007 f803 	bl	800ef48 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_RESET); 			// Red   LED (middle)
 8007f42:	2200      	movs	r2, #0
 8007f44:	2104      	movs	r1, #4
 8007f46:	4821      	ldr	r0, [pc, #132]	; (8007fcc <main+0xb94>)
 8007f48:	f006 fffe 	bl	800ef48 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_RESET);  			// Green LED (left)
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007f52:	481e      	ldr	r0, [pc, #120]	; (8007fcc <main+0xb94>)
 8007f54:	f006 fff8 	bl	800ef48 <HAL_GPIO_WritePin>
 8007f58:	e073      	b.n	8008042 <main+0xc0a>
			}
			else{
				double angle_margin = 0.02;
 8007f5a:	a317      	add	r3, pc, #92	; (adr r3, 8007fb8 <main+0xb80>)
 8007f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f60:	e9c7 233c 	strd	r2, r3, [r7, #240]	; 0xf0
				if (theta_x > (0.0 + angle_margin)){                       		// if the bicycle is about horizontal, light up the red LED
 8007f64:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f7f8 fb0d 	bl	8000588 <__aeabi_f2d>
 8007f6e:	4604      	mov	r4, r0
 8007f70:	460d      	mov	r5, r1
 8007f72:	f04f 0200 	mov.w	r2, #0
 8007f76:	f04f 0300 	mov.w	r3, #0
 8007f7a:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	; 0xf0
 8007f7e:	f7f8 f9a5 	bl	80002cc <__adddf3>
 8007f82:	4602      	mov	r2, r0
 8007f84:	460b      	mov	r3, r1
 8007f86:	4620      	mov	r0, r4
 8007f88:	4629      	mov	r1, r5
 8007f8a:	f7f8 fde5 	bl	8000b58 <__aeabi_dcmpgt>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d01d      	beq.n	8007fd0 <main+0xb98>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_SET);  		// Green LED
 8007f94:	2201      	movs	r2, #1
 8007f96:	2102      	movs	r1, #2
 8007f98:	480c      	ldr	r0, [pc, #48]	; (8007fcc <main+0xb94>)
 8007f9a:	f006 ffd5 	bl	800ef48 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_RESET);   	// Red   LED
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	2104      	movs	r1, #4
 8007fa2:	480a      	ldr	r0, [pc, #40]	; (8007fcc <main+0xb94>)
 8007fa4:	f006 ffd0 	bl	800ef48 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_SET);  		// Green LED
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007fae:	4807      	ldr	r0, [pc, #28]	; (8007fcc <main+0xb94>)
 8007fb0:	f006 ffca 	bl	800ef48 <HAL_GPIO_WritePin>
 8007fb4:	e045      	b.n	8008042 <main+0xc0a>
 8007fb6:	bf00      	nop
 8007fb8:	47ae147b 	.word	0x47ae147b
 8007fbc:	3f947ae1 	.word	0x3f947ae1
 8007fc0:	40020000 	.word	0x40020000
 8007fc4:	200003b4 	.word	0x200003b4
 8007fc8:	2000038c 	.word	0x2000038c
 8007fcc:	40020400 	.word	0x40020400
				}
				else if (theta_x < (0.0 - angle_margin)){                  		// if the bicycle is tilted left (about x-axis), light up the left green LED
 8007fd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f7f8 fad7 	bl	8000588 <__aeabi_f2d>
 8007fda:	4604      	mov	r4, r0
 8007fdc:	460d      	mov	r5, r1
 8007fde:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8007fe2:	f04f 0000 	mov.w	r0, #0
 8007fe6:	f04f 0100 	mov.w	r1, #0
 8007fea:	f7f8 f96d 	bl	80002c8 <__aeabi_dsub>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	4629      	mov	r1, r5
 8007ff6:	f7f8 fd91 	bl	8000b1c <__aeabi_dcmplt>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d010      	beq.n	8008022 <main+0xbea>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_SET);  		// Green LED
 8008000:	2201      	movs	r2, #1
 8008002:	2102      	movs	r1, #2
 8008004:	488d      	ldr	r0, [pc, #564]	; (800823c <main+0xe04>)
 8008006:	f006 ff9f 	bl	800ef48 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_SET);  		// Red   LED
 800800a:	2201      	movs	r2, #1
 800800c:	2104      	movs	r1, #4
 800800e:	488b      	ldr	r0, [pc, #556]	; (800823c <main+0xe04>)
 8008010:	f006 ff9a 	bl	800ef48 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_RESET);    	// Green LED
 8008014:	2200      	movs	r2, #0
 8008016:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800801a:	4888      	ldr	r0, [pc, #544]	; (800823c <main+0xe04>)
 800801c:	f006 ff94 	bl	800ef48 <HAL_GPIO_WritePin>
 8008020:	e00f      	b.n	8008042 <main+0xc0a>
				}
				else{                                                      		// if the bicycle is tilted right (about x-axis), light up the right green LED
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1 ,GPIO_PIN_RESET);    	// Green LED
 8008022:	2200      	movs	r2, #0
 8008024:	2102      	movs	r1, #2
 8008026:	4885      	ldr	r0, [pc, #532]	; (800823c <main+0xe04>)
 8008028:	f006 ff8e 	bl	800ef48 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2 ,GPIO_PIN_SET);  		// Red   LED
 800802c:	2201      	movs	r2, #1
 800802e:	2104      	movs	r1, #4
 8008030:	4882      	ldr	r0, [pc, #520]	; (800823c <main+0xe04>)
 8008032:	f006 ff89 	bl	800ef48 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10,GPIO_PIN_SET);  		// Green LED
 8008036:	2201      	movs	r2, #1
 8008038:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800803c:	487f      	ldr	r0, [pc, #508]	; (800823c <main+0xe04>)
 800803e:	f006 ff83 	bl	800ef48 <HAL_GPIO_WritePin>
				}
			}
#endif
		}
		// ============ Finished One Lap (path: 4 curves 4 lines) ============
		if (line > stage) {	//eight stage
 8008042:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8008046:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800804a:	429a      	cmp	r2, r3
 800804c:	d202      	bcs.n	8008054 <main+0xc1c>
			line = 1;
 800804e:	2301      	movs	r3, #1
 8008050:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	mu[3] = V_current;
#endif

	// ================ Bicycle Control ======================================
#ifdef CONTROL
	now = HAL_GetTick();
 8008054:	f005 f9fe 	bl	800d454 <HAL_GetTick>
 8008058:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	uint16_t coldt = now - oldcol_time;
 800805c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8008060:	b29a      	uxth	r2, r3
 8008062:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8008066:	b29b      	uxth	r3, r3
 8008068:	1ad3      	subs	r3, r2, r3
 800806a:	f8a7 30ea 	strh.w	r3, [r7, #234]	; 0xea
	if (coldt >= COLSAMPLE && vel_first_flag) {
 800806e:	f8b7 30ea 	ldrh.w	r3, [r7, #234]	; 0xea
 8008072:	2b09      	cmp	r3, #9
 8008074:	d978      	bls.n	8008168 <main+0xd30>
 8008076:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 800807a:	2b00      	cmp	r3, #0
 800807c:	d074      	beq.n	8008168 <main+0xd30>
		oldcol_time = HAL_GetTick();
 800807e:	f005 f9e9 	bl	800d454 <HAL_GetTick>
 8008082:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154
#if MXSPEEDCTRL == 0
		float disx = powf(mu[0] - stateD[0], 2);
 8008086:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800808a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800808e:	ed93 7a00 	vldr	s14, [r3]
 8008092:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8008096:	ee77 7a67 	vsub.f32	s15, s14, s15
 800809a:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800809e:	eeb0 0a67 	vmov.f32	s0, s15
 80080a2:	f00b fbdd 	bl	8013860 <powf>
 80080a6:	ed87 0a39 	vstr	s0, [r7, #228]	; 0xe4
		float disy = powf(mu[1] - stateD[1], 2);
 80080aa:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80080ae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80080b2:	ed93 7a01 	vldr	s14, [r3, #4]
 80080b6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80080ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80080be:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 80080c2:	eeb0 0a67 	vmov.f32	s0, s15
 80080c6:	f00b fbcb 	bl	8013860 <powf>
 80080ca:	ed87 0a38 	vstr	s0, [r7, #224]	; 0xe0
		float dis_mu2state = sqrtf(disx + disy);
 80080ce:	ed97 7a39 	vldr	s14, [r7, #228]	; 0xe4
 80080d2:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 80080d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080da:	eeb0 0a67 	vmov.f32	s0, s15
 80080de:	f00b fc17 	bl	8013910 <sqrtf>
 80080e2:	ed87 0a37 	vstr	s0, [r7, #220]	; 0xdc
		uint8_t dis_flag = dis_mu2state > 0.5f ? 1 : 0;
 80080e6:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 80080ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80080ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080f6:	bfcc      	ite	gt
 80080f8:	2301      	movgt	r3, #1
 80080fa:	2300      	movle	r3, #0
 80080fc:	b2db      	uxtb	r3, r3
 80080fe:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
		dis_flag = line == 3 ? dis_flag : 0;
 8008102:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8008106:	2b03      	cmp	r3, #3
 8008108:	d102      	bne.n	8008110 <main+0xcd8>
 800810a:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 800810e:	e000      	b.n	8008112 <main+0xcda>
 8008110:	2300      	movs	r3, #0
 8008112:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
//		PDControl(theta_x, gyro[0], tracking_control[1], &remote_control, &delta_goal,dis_flag, imu_bias);
//		LMI(theta_x, gyro[0], tracking_control[1], &remote_control, &delta_goal, mu[3]);
//		LMI(theta_x, gyro[0], tracking_control[1], &remote_control, &delta_goal, V_current);
		LMII(theta_x, gyro[0], tracking_control[0], tracking_control[1], &remote_control, &delta_goal, V_current,dis_flag, imu_bias);
 8008116:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800811a:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800811e:	edd7 6a2c 	vldr	s13, [r7, #176]	; 0xb0
 8008122:	ed97 6a2d 	vldr	s12, [r7, #180]	; 0xb4
 8008126:	4b46      	ldr	r3, [pc, #280]	; (8008240 <main+0xe08>)
 8008128:	edd3 5a00 	vldr	s11, [r3]
 800812c:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8008130:	ee05 3a10 	vmov	s10, r3
 8008134:	eeb8 5a45 	vcvt.f32.u32	s10, s10
 8008138:	edd7 4a28 	vldr	s9, [r7, #160]	; 0xa0
 800813c:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8008140:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8008144:	eeb0 3a64 	vmov.f32	s6, s9
 8008148:	eef0 2a45 	vmov.f32	s5, s10
 800814c:	eeb0 2a65 	vmov.f32	s4, s11
 8008150:	4611      	mov	r1, r2
 8008152:	4618      	mov	r0, r3
 8008154:	eef0 1a46 	vmov.f32	s3, s12
 8008158:	eeb0 1a66 	vmov.f32	s2, s13
 800815c:	eef0 0a47 	vmov.f32	s1, s14
 8008160:	eeb0 0a67 	vmov.f32	s0, s15
 8008164:	f7fb fa24 	bl	80035b0 <LMII>
#endif
	}
#endif
	// ================== Remote Control Stop =================================
#ifdef REMOTE_STOP
	now = HAL_GetTick();
 8008168:	f005 f974 	bl	800d454 <HAL_GetTick>
 800816c:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	uint16_t rmtdt = now - oldrmt_time;
 8008170:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8008174:	b29a      	uxth	r2, r3
 8008176:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800817a:	b29b      	uxth	r3, r3
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
	if ((rmtdt >= REMOTESAMPLE) && (vel_first_flag)) {
 8008182:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 8008186:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800818a:	f4ff aace 	bcc.w	800772a <main+0x2f2>
 800818e:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 8008192:	2b00      	cmp	r3, #0
 8008194:	f43f aac9 	beq.w	800772a <main+0x2f2>
		oldrmt_time = HAL_GetTick();
 8008198:	f005 f95c 	bl	800d454 <HAL_GetTick>
 800819c:	f8c7 014c 	str.w	r0, [r7, #332]	; 0x14c
		start_read(&RX1, &RX2, &RX3);
 80081a0:	f107 0292 	add.w	r2, r7, #146	; 0x92
 80081a4:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80081a8:	f107 0396 	add.w	r3, r7, #150	; 0x96
 80081ac:	4618      	mov	r0, r3
 80081ae:	f000 f8c7 	bl	8008340 <start_read>
		if (RX3 <= REMOTE_LOWER * (1 + REMOTE_ERROR) && RX3 >= REMOTE_LOWER * (1 - REMOTE_ERROR)) { // remote off
 80081b2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80081b6:	ee07 3a90 	vmov	s15, r3
 80081ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081be:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8008244 <main+0xe0c>
 80081c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081ca:	d835      	bhi.n	8008238 <main+0xe00>
 80081cc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80081d0:	ee07 3a90 	vmov	s15, r3
 80081d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80081d8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8008248 <main+0xe10>
 80081dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081e4:	db28      	blt.n	8008238 <main+0xe00>
				//////////////////////////////////////	back support
			LL_GPIO_ResetOutputPin(GPIOC, Act_Off_Pin);	//down
 80081e6:	2101      	movs	r1, #1
 80081e8:	4818      	ldr	r0, [pc, #96]	; (800824c <main+0xe14>)
 80081ea:	f7ff f8e5 	bl	80073b8 <LL_GPIO_ResetOutputPin>
			LL_GPIO_SetOutputPin(GPIOC, Act_On_Pin);
 80081ee:	2102      	movs	r1, #2
 80081f0:	4816      	ldr	r0, [pc, #88]	; (800824c <main+0xe14>)
 80081f2:	f7ff f8d3 	bl	800739c <LL_GPIO_SetOutputPin>
			//////////////////////////////////////	back support
			if (time_start == 0) {
 80081f6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d105      	bne.n	800820a <main+0xdd2>
				time_start = HAL_GetTick();
 80081fe:	f005 f929 	bl	800d454 <HAL_GetTick>
 8008202:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
 8008206:	f7ff ba90 	b.w	800772a <main+0x2f2>
			} else {
				time_stop = HAL_GetTick();
 800820a:	f005 f923 	bl	800d454 <HAL_GetTick>
 800820e:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
				uint16_t cntdt = time_stop - time_start;
 8008212:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008216:	b29a      	uxth	r2, r3
 8008218:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800821c:	b29b      	uxth	r3, r3
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
				if (cntdt > BACKSUPTIME) {		// to calculate 18 second
 8008224:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8008228:	f244 6250 	movw	r2, #18000	; 0x4650
 800822c:	4293      	cmp	r3, r2
 800822e:	f67f aa7c 	bls.w	800772a <main+0x2f2>
					emergency_brake_flag = 1;
 8008232:	2301      	movs	r3, #1
 8008234:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
  {
 8008238:	f7ff ba77 	b.w	800772a <main+0x2f2>
 800823c:	40020400 	.word	0x40020400
 8008240:	2000038c 	.word	0x2000038c
 8008244:	44936667 	.word	0x44936667
 8008248:	44713333 	.word	0x44713333
 800824c:	40020800 	.word	0x40020800

08008250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8008254:	2005      	movs	r0, #5
 8008256:	f7fe ff45 	bl	80070e4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 800825a:	bf00      	nop
 800825c:	f7fe ff56 	bl	800710c <LL_FLASH_GetLatency>
 8008260:	4603      	mov	r3, r0
 8008262:	2b05      	cmp	r3, #5
 8008264:	d1fa      	bne.n	800825c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8008266:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 800826a:	f7fe ffdd 	bl	8007228 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_EnableOverDriveMode();
 800826e:	f7fe ffcb 	bl	8007208 <LL_PWR_EnableOverDriveMode>
  LL_RCC_HSE_EnableBypass();
 8008272:	f7fe fe3d 	bl	8006ef0 <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_Enable();
 8008276:	f7fe fe4b 	bl	8006f10 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800827a:	bf00      	nop
 800827c:	f7fe fe58 	bl	8006f30 <LL_RCC_HSE_IsReady>
 8008280:	4603      	mov	r3, r0
 8008282:	2b01      	cmp	r3, #1
 8008284:	d1fa      	bne.n	800827c <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_8, 360, LL_RCC_PLLP_DIV_2);
 8008286:	2300      	movs	r3, #0
 8008288:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800828c:	2108      	movs	r1, #8
 800828e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8008292:	f7fe fef9 	bl	8007088 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8008296:	f7fe fed3 	bl	8007040 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800829a:	bf00      	nop
 800829c:	f7fe fee0 	bl	8007060 <LL_RCC_PLL_IsReady>
 80082a0:	4603      	mov	r3, r0
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d1fa      	bne.n	800829c <SystemClock_Config+0x4c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80082a6:	2000      	movs	r0, #0
 80082a8:	f7fe fe78 	bl	8006f9c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 80082ac:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80082b0:	f7fe fe88 	bl	8006fc4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 80082b4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80082b8:	f7fe fe98 	bl	8006fec <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80082bc:	2002      	movs	r0, #2
 80082be:	f7fe fe4b 	bl	8006f58 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80082c2:	bf00      	nop
 80082c4:	f7fe fe5c 	bl	8006f80 <LL_RCC_GetSysClkSource>
 80082c8:	4603      	mov	r3, r0
 80082ca:	2b08      	cmp	r3, #8
 80082cc:	d1fa      	bne.n	80082c4 <SystemClock_Config+0x74>
  {

  }
  LL_SetSystemCoreClock(180000000);
 80082ce:	4808      	ldr	r0, [pc, #32]	; (80082f0 <SystemClock_Config+0xa0>)
 80082d0:	f00a fde4 	bl	8012e9c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80082d4:	2000      	movs	r0, #0
 80082d6:	f005 f879 	bl	800d3cc <HAL_InitTick>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d001      	beq.n	80082e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80082e0:	f000 f90e 	bl	8008500 <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 80082e4:	2000      	movs	r0, #0
 80082e6:	f7fe fe95 	bl	8007014 <LL_RCC_SetTIMPrescaler>
}
 80082ea:	bf00      	nop
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	0aba9500 	.word	0x0aba9500

080082f4 <_write>:
/* USER CODE BEGIN 4 */
//PUTCHAR_PROTOTYPE{
//	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
//	return ch;
//}
int _write(int file, char *ptr, int len) {
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b086      	sub	sp, #24
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	60f8      	str	r0, [r7, #12]
 80082fc:	60b9      	str	r1, [r7, #8]
 80082fe:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8008300:	2300      	movs	r3, #0
 8008302:	617b      	str	r3, [r7, #20]
 8008304:	e011      	b.n	800832a <_write+0x36>
		LL_USART_TransmitData8(USART2, (uint8_t) *ptr++);
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	1c5a      	adds	r2, r3, #1
 800830a:	60ba      	str	r2, [r7, #8]
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	4619      	mov	r1, r3
 8008310:	480a      	ldr	r0, [pc, #40]	; (800833c <_write+0x48>)
 8008312:	f7ff f834 	bl	800737e <LL_USART_TransmitData8>
		while (LL_USART_IsActiveFlag_TXE(USART2) == RESET)
 8008316:	bf00      	nop
 8008318:	4808      	ldr	r0, [pc, #32]	; (800833c <_write+0x48>)
 800831a:	f7fe ffee 	bl	80072fa <LL_USART_IsActiveFlag_TXE>
 800831e:	4603      	mov	r3, r0
 8008320:	2b00      	cmp	r3, #0
 8008322:	d0f9      	beq.n	8008318 <_write+0x24>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	3301      	adds	r3, #1
 8008328:	617b      	str	r3, [r7, #20]
 800832a:	697a      	ldr	r2, [r7, #20]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	429a      	cmp	r2, r3
 8008330:	dbe9      	blt.n	8008306 <_write+0x12>
			;
	}
	return len;
 8008332:	687b      	ldr	r3, [r7, #4]
}
 8008334:	4618      	mov	r0, r3
 8008336:	3718      	adds	r7, #24
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}
 800833c:	40004400 	.word	0x40004400

08008340 <start_read>:

void start_read(uint16_t *RX1, uint16_t *RX2, uint16_t *RX3) {
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	60f8      	str	r0, [r7, #12]
 8008348:	60b9      	str	r1, [r7, #8]
 800834a:	607a      	str	r2, [r7, #4]
	*RX1 = LL_TIM_IC_GetCaptureCH1(TIM8);
 800834c:	480c      	ldr	r0, [pc, #48]	; (8008380 <start_read+0x40>)
 800834e:	f7fe ffa0 	bl	8007292 <LL_TIM_IC_GetCaptureCH1>
 8008352:	4603      	mov	r3, r0
 8008354:	b29a      	uxth	r2, r3
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	801a      	strh	r2, [r3, #0]
	*RX2 = LL_TIM_IC_GetCaptureCH3(TIM8);
 800835a:	4809      	ldr	r0, [pc, #36]	; (8008380 <start_read+0x40>)
 800835c:	f7fe ffa5 	bl	80072aa <LL_TIM_IC_GetCaptureCH3>
 8008360:	4603      	mov	r3, r0
 8008362:	b29a      	uxth	r2, r3
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	801a      	strh	r2, [r3, #0]
	*RX3 = LL_TIM_IC_GetCaptureCH4(TIM8);	// *this is correct to read CH3
 8008368:	4805      	ldr	r0, [pc, #20]	; (8008380 <start_read+0x40>)
 800836a:	f7fe ffaa 	bl	80072c2 <LL_TIM_IC_GetCaptureCH4>
 800836e:	4603      	mov	r3, r0
 8008370:	b29a      	uxth	r2, r3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	801a      	strh	r2, [r3, #0]
}
 8008376:	bf00      	nop
 8008378:	3710      	adds	r7, #16
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
 800837e:	bf00      	nop
 8008380:	40010400 	.word	0x40010400

08008384 <check_sum>:

uint8_t check_sum() {	//checkSum A OK is one , checkSum B OK is two , if all OK return three
 8008384:	b480      	push	{r7}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
	uint8_t flag = 0;
 800838a:	2300      	movs	r3, #0
 800838c:	71fb      	strb	r3, [r7, #7]
	uint8_t CK_A = 0;
 800838e:	2300      	movs	r3, #0
 8008390:	71bb      	strb	r3, [r7, #6]
	uint8_t CK_B = 0;
 8008392:	2300      	movs	r3, #0
 8008394:	717b      	strb	r3, [r7, #5]
	for (int i = 2; i < sizeof(gpsdata) - 2; i++) {
 8008396:	2302      	movs	r3, #2
 8008398:	603b      	str	r3, [r7, #0]
 800839a:	e00d      	b.n	80083b8 <check_sum+0x34>
		CK_A = CK_A + gpsdata[i];
 800839c:	4a14      	ldr	r2, [pc, #80]	; (80083f0 <check_sum+0x6c>)
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	4413      	add	r3, r2
 80083a2:	781a      	ldrb	r2, [r3, #0]
 80083a4:	79bb      	ldrb	r3, [r7, #6]
 80083a6:	4413      	add	r3, r2
 80083a8:	71bb      	strb	r3, [r7, #6]
		CK_B = CK_B + CK_A;
 80083aa:	797a      	ldrb	r2, [r7, #5]
 80083ac:	79bb      	ldrb	r3, [r7, #6]
 80083ae:	4413      	add	r3, r2
 80083b0:	717b      	strb	r3, [r7, #5]
	for (int i = 2; i < sizeof(gpsdata) - 2; i++) {
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	3301      	adds	r3, #1
 80083b6:	603b      	str	r3, [r7, #0]
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	2b21      	cmp	r3, #33	; 0x21
 80083bc:	d9ee      	bls.n	800839c <check_sum+0x18>
	}
	if (CK_A == gpsdata[sizeof(gpsdata) - 2]) {
 80083be:	4b0c      	ldr	r3, [pc, #48]	; (80083f0 <check_sum+0x6c>)
 80083c0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80083c4:	79ba      	ldrb	r2, [r7, #6]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d101      	bne.n	80083ce <check_sum+0x4a>
		flag = 2;
 80083ca:	2302      	movs	r3, #2
 80083cc:	71fb      	strb	r3, [r7, #7]
	}
	if (CK_B == gpsdata[sizeof(gpsdata) - 1]) {
 80083ce:	4b08      	ldr	r3, [pc, #32]	; (80083f0 <check_sum+0x6c>)
 80083d0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80083d4:	797a      	ldrb	r2, [r7, #5]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d102      	bne.n	80083e0 <check_sum+0x5c>
		flag++;
 80083da:	79fb      	ldrb	r3, [r7, #7]
 80083dc:	3301      	adds	r3, #1
 80083de:	71fb      	strb	r3, [r7, #7]
	}
	return flag;
 80083e0:	79fb      	ldrb	r3, [r7, #7]
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	370c      	adds	r7, #12
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	20000390 	.word	0x20000390

080083f4 <EmergencyBrake>:

void EmergencyBrake(void){	// make vehicle stop and shut down system
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b084      	sub	sp, #16
 80083f8:	af00      	add	r7, sp, #0

	float velocity_cmd_stop =0.1f; // the FOC v_cmd 0-m/s is 0 Torque
 80083fa:	4b21      	ldr	r3, [pc, #132]	; (8008480 <EmergencyBrake+0x8c>)
 80083fc:	60fb      	str	r3, [r7, #12]

	uint32_t now = 0;
 80083fe:	2300      	movs	r3, #0
 8008400:	60bb      	str	r3, [r7, #8]
	now = HAL_GetTick();
 8008402:	f005 f827 	bl	800d454 <HAL_GetTick>
 8008406:	60b8      	str	r0, [r7, #8]
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8008408:	e006      	b.n	8008418 <EmergencyBrake+0x24>
		if ((HAL_GetTick() - now) > 4U) {
 800840a:	f005 f823 	bl	800d454 <HAL_GetTick>
 800840e:	4602      	mov	r2, r0
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	1ad3      	subs	r3, r2, r3
 8008414:	2b04      	cmp	r3, #4
 8008416:	d806      	bhi.n	8008426 <EmergencyBrake+0x32>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0) {// have to wait because can message must transmit in time
 8008418:	481a      	ldr	r0, [pc, #104]	; (8008484 <EmergencyBrake+0x90>)
 800841a:	f005 fb46 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d0f2      	beq.n	800840a <EmergencyBrake+0x16>
 8008424:	e000      	b.n	8008428 <EmergencyBrake+0x34>
			break;
 8008426:	bf00      	nop
		}
	}
	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 0) {
 8008428:	4816      	ldr	r0, [pc, #88]	; (8008484 <EmergencyBrake+0x90>)
 800842a:	f005 fb3e 	bl	800daaa <HAL_CAN_GetTxMailboxesFreeLevel>
 800842e:	4603      	mov	r3, r0
 8008430:	2b00      	cmp	r3, #0
 8008432:	d01d      	beq.n	8008470 <EmergencyBrake+0x7c>
		uint16_t v_cmd;
		v_cmd = velocity_cmd_stop * CAN_TX_GAIN;
 8008434:	edd7 7a03 	vldr	s15, [r7, #12]
 8008438:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8008488 <EmergencyBrake+0x94>
 800843c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008444:	ee17 3a90 	vmov	r3, s15
 8008448:	80fb      	strh	r3, [r7, #6]
		TxData[1] = v_cmd >> 8U;
 800844a:	88fb      	ldrh	r3, [r7, #6]
 800844c:	0a1b      	lsrs	r3, r3, #8
 800844e:	b29b      	uxth	r3, r3
 8008450:	b2da      	uxtb	r2, r3
 8008452:	4b0e      	ldr	r3, [pc, #56]	; (800848c <EmergencyBrake+0x98>)
 8008454:	705a      	strb	r2, [r3, #1]
		TxData[0] = v_cmd;
 8008456:	88fb      	ldrh	r3, [r7, #6]
 8008458:	b2da      	uxtb	r2, r3
 800845a:	4b0c      	ldr	r3, [pc, #48]	; (800848c <EmergencyBrake+0x98>)
 800845c:	701a      	strb	r2, [r3, #0]
		TxMSG.StdId = CAN_V_CMD_ID;
 800845e:	4b0c      	ldr	r3, [pc, #48]	; (8008490 <EmergencyBrake+0x9c>)
 8008460:	220a      	movs	r2, #10
 8008462:	601a      	str	r2, [r3, #0]
		HAL_CAN_AddTxMessage(&hcan1, &TxMSG, TxData, &TxMailbox);
 8008464:	4b0b      	ldr	r3, [pc, #44]	; (8008494 <EmergencyBrake+0xa0>)
 8008466:	4a09      	ldr	r2, [pc, #36]	; (800848c <EmergencyBrake+0x98>)
 8008468:	4909      	ldr	r1, [pc, #36]	; (8008490 <EmergencyBrake+0x9c>)
 800846a:	4806      	ldr	r0, [pc, #24]	; (8008484 <EmergencyBrake+0x90>)
 800846c:	f005 fa42 	bl	800d8f4 <HAL_CAN_AddTxMessage>
	}
	HAL_Delay(15000);	// let the vehicle stop and receive nothing command
 8008470:	f643 2098 	movw	r0, #15000	; 0x3a98
 8008474:	f004 fffa 	bl	800d46c <HAL_Delay>
}
 8008478:	bf00      	nop
 800847a:	3710      	adds	r7, #16
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}
 8008480:	3dcccccd 	.word	0x3dcccccd
 8008484:	20000214 	.word	0x20000214
 8008488:	42c80000 	.word	0x42c80000
 800848c:	20000378 	.word	0x20000378
 8008490:	20000344 	.word	0x20000344
 8008494:	20000388 	.word	0x20000388

08008498 <HAL_TIM_PeriodElapsedCallback>:

#ifdef USE_ROS
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == htim4.Instance)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	4b12      	ldr	r3, [pc, #72]	; (80084f0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d11d      	bne.n	80084e8 <HAL_TIM_PeriodElapsedCallback+0x50>
    {
    	i ++;
 80084ac:	4b11      	ldr	r3, [pc, #68]	; (80084f4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	3301      	adds	r3, #1
 80084b2:	4a10      	ldr	r2, [pc, #64]	; (80084f4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80084b4:	6013      	str	r3, [r2, #0]
    	int a = i%120;
 80084b6:	4b0f      	ldr	r3, [pc, #60]	; (80084f4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80084b8:	681a      	ldr	r2, [r3, #0]
 80084ba:	4b0f      	ldr	r3, [pc, #60]	; (80084f8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80084bc:	fb83 1302 	smull	r1, r3, r3, r2
 80084c0:	4413      	add	r3, r2
 80084c2:	1199      	asrs	r1, r3, #6
 80084c4:	17d3      	asrs	r3, r2, #31
 80084c6:	1ac9      	subs	r1, r1, r3
 80084c8:	460b      	mov	r3, r1
 80084ca:	011b      	lsls	r3, r3, #4
 80084cc:	1a5b      	subs	r3, r3, r1
 80084ce:	00db      	lsls	r3, r3, #3
 80084d0:	1ad1      	subs	r1, r2, r3
 80084d2:	60f9      	str	r1, [r7, #12]
    	loop(&a);
 80084d4:	f107 030c 	add.w	r3, r7, #12
 80084d8:	4618      	mov	r0, r3
 80084da:	f002 fb9f 	bl	800ac1c <loop>
    	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 80084de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80084e2:	4806      	ldr	r0, [pc, #24]	; (80084fc <HAL_TIM_PeriodElapsedCallback+0x64>)
 80084e4:	f006 fd49 	bl	800ef7a <HAL_GPIO_TogglePin>
    }
}
 80084e8:	bf00      	nop
 80084ea:	3710      	adds	r7, #16
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}
 80084f0:	20000e28 	.word	0x20000e28
 80084f4:	20000340 	.word	0x20000340
 80084f8:	88888889 	.word	0x88888889
 80084fc:	40020000 	.word	0x40020000

08008500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008500:	b480      	push	{r7}
 8008502:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008504:	b672      	cpsid	i
}
 8008506:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008508:	e7fe      	b.n	8008508 <Error_Handler+0x8>

0800850a <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 800850a:	b480      	push	{r7}
 800850c:	b083      	sub	sp, #12
 800850e:	af00      	add	r7, sp, #0
 8008510:	6078      	str	r0, [r7, #4]
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	601a      	str	r2, [r3, #0]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	605a      	str	r2, [r3, #4]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	4618      	mov	r0, r3
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	4a04      	ldr	r2, [pc, #16]	; (8008548 <_ZN3ros3MsgC1Ev+0x1c>)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	601a      	str	r2, [r3, #0]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4618      	mov	r0, r3
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr
 8008548:	08018424 	.word	0x08018424

0800854c <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 800854c:	b580      	push	{r7, lr}
 800854e:	b082      	sub	sp, #8
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
      data()
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	4618      	mov	r0, r3
 8008558:	f7ff ffe8 	bl	800852c <_ZN3ros3MsgC1Ev>
 800855c:	4a06      	ldr	r2, [pc, #24]	; (8008578 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	601a      	str	r2, [r3, #0]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	3304      	adds	r3, #4
 8008566:	4618      	mov	r0, r3
 8008568:	f7ff ffcf 	bl	800850a <_ZN3ros4TimeC1Ev>
    {
    }
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4618      	mov	r0, r3
 8008570:	3708      	adds	r7, #8
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	0801840c 	.word	0x0801840c

0800857c <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800857c:	b480      	push	{r7}
 800857e:	b085      	sub	sp, #20
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008586:	2300      	movs	r3, #0
 8008588:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6859      	ldr	r1, [r3, #4]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	683a      	ldr	r2, [r7, #0]
 8008592:	4413      	add	r3, r2
 8008594:	b2ca      	uxtb	r2, r1
 8008596:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	0a19      	lsrs	r1, r3, #8
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	3301      	adds	r3, #1
 80085a2:	683a      	ldr	r2, [r7, #0]
 80085a4:	4413      	add	r3, r2
 80085a6:	b2ca      	uxtb	r2, r1
 80085a8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	0c19      	lsrs	r1, r3, #16
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	3302      	adds	r3, #2
 80085b4:	683a      	ldr	r2, [r7, #0]
 80085b6:	4413      	add	r3, r2
 80085b8:	b2ca      	uxtb	r2, r1
 80085ba:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	0e19      	lsrs	r1, r3, #24
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	3303      	adds	r3, #3
 80085c6:	683a      	ldr	r2, [r7, #0]
 80085c8:	4413      	add	r3, r2
 80085ca:	b2ca      	uxtb	r2, r1
 80085cc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	3304      	adds	r3, #4
 80085d2:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6899      	ldr	r1, [r3, #8]
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	683a      	ldr	r2, [r7, #0]
 80085dc:	4413      	add	r3, r2
 80085de:	b2ca      	uxtb	r2, r1
 80085e0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	689b      	ldr	r3, [r3, #8]
 80085e6:	0a19      	lsrs	r1, r3, #8
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	3301      	adds	r3, #1
 80085ec:	683a      	ldr	r2, [r7, #0]
 80085ee:	4413      	add	r3, r2
 80085f0:	b2ca      	uxtb	r2, r1
 80085f2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	0c19      	lsrs	r1, r3, #16
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	3302      	adds	r3, #2
 80085fe:	683a      	ldr	r2, [r7, #0]
 8008600:	4413      	add	r3, r2
 8008602:	b2ca      	uxtb	r2, r1
 8008604:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	0e19      	lsrs	r1, r3, #24
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3303      	adds	r3, #3
 8008610:	683a      	ldr	r2, [r7, #0]
 8008612:	4413      	add	r3, r2
 8008614:	b2ca      	uxtb	r2, r1
 8008616:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	3304      	adds	r3, #4
 800861c:	60fb      	str	r3, [r7, #12]
      return offset;
 800861e:	68fb      	ldr	r3, [r7, #12]
    }
 8008620:	4618      	mov	r0, r3
 8008622:	3714      	adds	r7, #20
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800862c:	b480      	push	{r7}
 800862e:	b085      	sub	sp, #20
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
 8008634:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008636:	2300      	movs	r3, #0
 8008638:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	683a      	ldr	r2, [r7, #0]
 800863e:	4413      	add	r3, r2
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	461a      	mov	r2, r3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	685a      	ldr	r2, [r3, #4]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	3301      	adds	r3, #1
 8008650:	6839      	ldr	r1, [r7, #0]
 8008652:	440b      	add	r3, r1
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	021b      	lsls	r3, r3, #8
 8008658:	431a      	orrs	r2, r3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	685a      	ldr	r2, [r3, #4]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	3302      	adds	r3, #2
 8008666:	6839      	ldr	r1, [r7, #0]
 8008668:	440b      	add	r3, r1
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	041b      	lsls	r3, r3, #16
 800866e:	431a      	orrs	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	685a      	ldr	r2, [r3, #4]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	3303      	adds	r3, #3
 800867c:	6839      	ldr	r1, [r7, #0]
 800867e:	440b      	add	r3, r1
 8008680:	781b      	ldrb	r3, [r3, #0]
 8008682:	061b      	lsls	r3, r3, #24
 8008684:	431a      	orrs	r2, r3
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	3304      	adds	r3, #4
 800868e:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	683a      	ldr	r2, [r7, #0]
 8008694:	4413      	add	r3, r2
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	461a      	mov	r2, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	689a      	ldr	r2, [r3, #8]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	3301      	adds	r3, #1
 80086a6:	6839      	ldr	r1, [r7, #0]
 80086a8:	440b      	add	r3, r1
 80086aa:	781b      	ldrb	r3, [r3, #0]
 80086ac:	021b      	lsls	r3, r3, #8
 80086ae:	431a      	orrs	r2, r3
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	689a      	ldr	r2, [r3, #8]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	3302      	adds	r3, #2
 80086bc:	6839      	ldr	r1, [r7, #0]
 80086be:	440b      	add	r3, r1
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	041b      	lsls	r3, r3, #16
 80086c4:	431a      	orrs	r2, r3
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	689a      	ldr	r2, [r3, #8]
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	3303      	adds	r3, #3
 80086d2:	6839      	ldr	r1, [r7, #0]
 80086d4:	440b      	add	r3, r1
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	061b      	lsls	r3, r3, #24
 80086da:	431a      	orrs	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	3304      	adds	r3, #4
 80086e4:	60fb      	str	r3, [r7, #12]
     return offset;
 80086e6:	68fb      	ldr	r3, [r7, #12]
    }
 80086e8:	4618      	mov	r0, r3
 80086ea:	3714      	adds	r7, #20
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr

080086f4 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	4b03      	ldr	r3, [pc, #12]	; (800870c <_ZN8std_msgs4Time7getTypeEv+0x18>)
 80086fe:	4618      	mov	r0, r3
 8008700:	370c      	adds	r7, #12
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	080180cc 	.word	0x080180cc

08008710 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	4b03      	ldr	r3, [pc, #12]	; (8008728 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 800871a:	4618      	mov	r0, r3
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr
 8008726:	bf00      	nop
 8008728:	080180dc 	.word	0x080180dc

0800872c <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 800872c:	b580      	push	{r7, lr}
 800872e:	b082      	sub	sp, #8
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	4618      	mov	r0, r3
 8008738:	f7ff fef8 	bl	800852c <_ZN3ros3MsgC1Ev>
 800873c:	4a0b      	ldr	r2, [pc, #44]	; (800876c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	601a      	str	r2, [r3, #0]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	809a      	strh	r2, [r3, #4]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4a09      	ldr	r2, [pc, #36]	; (8008770 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800874c:	609a      	str	r2, [r3, #8]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a07      	ldr	r2, [pc, #28]	; (8008770 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8008752:	60da      	str	r2, [r3, #12]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4a06      	ldr	r2, [pc, #24]	; (8008770 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8008758:	611a      	str	r2, [r3, #16]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	615a      	str	r2, [r3, #20]
    {
    }
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4618      	mov	r0, r3
 8008764:	3708      	adds	r7, #8
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	080183f4 	.word	0x080183f4
 8008770:	08018100 	.word	0x08018100

08008774 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008774:	b580      	push	{r7, lr}
 8008776:	b088      	sub	sp, #32
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800877e:	2300      	movs	r3, #0
 8008780:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	8899      	ldrh	r1, [r3, #4]
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	683a      	ldr	r2, [r7, #0]
 800878a:	4413      	add	r3, r2
 800878c:	b2ca      	uxtb	r2, r1
 800878e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	889b      	ldrh	r3, [r3, #4]
 8008794:	0a1b      	lsrs	r3, r3, #8
 8008796:	b299      	uxth	r1, r3
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	3301      	adds	r3, #1
 800879c:	683a      	ldr	r2, [r7, #0]
 800879e:	4413      	add	r3, r2
 80087a0:	b2ca      	uxtb	r2, r1
 80087a2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	3302      	adds	r3, #2
 80087a8:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7f7 fd2e 	bl	8000210 <strlen>
 80087b4:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 80087b6:	69fb      	ldr	r3, [r7, #28]
 80087b8:	683a      	ldr	r2, [r7, #0]
 80087ba:	4413      	add	r3, r2
 80087bc:	69b9      	ldr	r1, [r7, #24]
 80087be:	4618      	mov	r0, r3
 80087c0:	f002 fa52 	bl	800ac68 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80087c4:	69fb      	ldr	r3, [r7, #28]
 80087c6:	3304      	adds	r3, #4
 80087c8:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 80087ca:	69fb      	ldr	r3, [r7, #28]
 80087cc:	683a      	ldr	r2, [r7, #0]
 80087ce:	18d0      	adds	r0, r2, r3
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	689b      	ldr	r3, [r3, #8]
 80087d4:	69ba      	ldr	r2, [r7, #24]
 80087d6:	4619      	mov	r1, r3
 80087d8:	f00e faae 	bl	8016d38 <memcpy>
      offset += length_topic_name;
 80087dc:	69fa      	ldr	r2, [r7, #28]
 80087de:	69bb      	ldr	r3, [r7, #24]
 80087e0:	4413      	add	r3, r2
 80087e2:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	68db      	ldr	r3, [r3, #12]
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7f7 fd11 	bl	8000210 <strlen>
 80087ee:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	683a      	ldr	r2, [r7, #0]
 80087f4:	4413      	add	r3, r2
 80087f6:	6979      	ldr	r1, [r7, #20]
 80087f8:	4618      	mov	r0, r3
 80087fa:	f002 fa35 	bl	800ac68 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	3304      	adds	r3, #4
 8008802:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	683a      	ldr	r2, [r7, #0]
 8008808:	18d0      	adds	r0, r2, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	68db      	ldr	r3, [r3, #12]
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	4619      	mov	r1, r3
 8008812:	f00e fa91 	bl	8016d38 <memcpy>
      offset += length_message_type;
 8008816:	69fa      	ldr	r2, [r7, #28]
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	4413      	add	r3, r2
 800881c:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	691b      	ldr	r3, [r3, #16]
 8008822:	4618      	mov	r0, r3
 8008824:	f7f7 fcf4 	bl	8000210 <strlen>
 8008828:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	683a      	ldr	r2, [r7, #0]
 800882e:	4413      	add	r3, r2
 8008830:	6939      	ldr	r1, [r7, #16]
 8008832:	4618      	mov	r0, r3
 8008834:	f002 fa18 	bl	800ac68 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8008838:	69fb      	ldr	r3, [r7, #28]
 800883a:	3304      	adds	r3, #4
 800883c:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	683a      	ldr	r2, [r7, #0]
 8008842:	18d0      	adds	r0, r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	691b      	ldr	r3, [r3, #16]
 8008848:	693a      	ldr	r2, [r7, #16]
 800884a:	4619      	mov	r1, r3
 800884c:	f00e fa74 	bl	8016d38 <memcpy>
      offset += length_md5sum;
 8008850:	69fa      	ldr	r2, [r7, #28]
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	4413      	add	r3, r2
 8008856:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	695b      	ldr	r3, [r3, #20]
 800885c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 800885e:	68f9      	ldr	r1, [r7, #12]
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	683a      	ldr	r2, [r7, #0]
 8008864:	4413      	add	r3, r2
 8008866:	b2ca      	uxtb	r2, r1
 8008868:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	0a19      	lsrs	r1, r3, #8
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	3301      	adds	r3, #1
 8008872:	683a      	ldr	r2, [r7, #0]
 8008874:	4413      	add	r3, r2
 8008876:	b2ca      	uxtb	r2, r1
 8008878:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	0c19      	lsrs	r1, r3, #16
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	3302      	adds	r3, #2
 8008882:	683a      	ldr	r2, [r7, #0]
 8008884:	4413      	add	r3, r2
 8008886:	b2ca      	uxtb	r2, r1
 8008888:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	0e19      	lsrs	r1, r3, #24
 800888e:	69fb      	ldr	r3, [r7, #28]
 8008890:	3303      	adds	r3, #3
 8008892:	683a      	ldr	r2, [r7, #0]
 8008894:	4413      	add	r3, r2
 8008896:	b2ca      	uxtb	r2, r1
 8008898:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	3304      	adds	r3, #4
 800889e:	61fb      	str	r3, [r7, #28]
      return offset;
 80088a0:	69fb      	ldr	r3, [r7, #28]
    }
 80088a2:	4618      	mov	r0, r3
 80088a4:	3720      	adds	r7, #32
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b08a      	sub	sp, #40	; 0x28
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
 80088b2:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80088b4:	2300      	movs	r3, #0
 80088b6:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	683a      	ldr	r2, [r7, #0]
 80088bc:	4413      	add	r3, r2
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	889b      	ldrh	r3, [r3, #4]
 80088ca:	b21a      	sxth	r2, r3
 80088cc:	69bb      	ldr	r3, [r7, #24]
 80088ce:	3301      	adds	r3, #1
 80088d0:	6839      	ldr	r1, [r7, #0]
 80088d2:	440b      	add	r3, r1
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	021b      	lsls	r3, r3, #8
 80088d8:	b21b      	sxth	r3, r3
 80088da:	4313      	orrs	r3, r2
 80088dc:	b21b      	sxth	r3, r3
 80088de:	b29a      	uxth	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	3302      	adds	r3, #2
 80088e8:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	683a      	ldr	r2, [r7, #0]
 80088ee:	441a      	add	r2, r3
 80088f0:	f107 0314 	add.w	r3, r7, #20
 80088f4:	4611      	mov	r1, r2
 80088f6:	4618      	mov	r0, r3
 80088f8:	f002 f9d4 	bl	800aca4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	3304      	adds	r3, #4
 8008900:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	627b      	str	r3, [r7, #36]	; 0x24
 8008906:	69ba      	ldr	r2, [r7, #24]
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	4413      	add	r3, r2
 800890c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800890e:	429a      	cmp	r2, r3
 8008910:	d20c      	bcs.n	800892c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 8008912:	683a      	ldr	r2, [r7, #0]
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	441a      	add	r2, r3
 8008918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891a:	3b01      	subs	r3, #1
 800891c:	6839      	ldr	r1, [r7, #0]
 800891e:	440b      	add	r3, r1
 8008920:	7812      	ldrb	r2, [r2, #0]
 8008922:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8008924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008926:	3301      	adds	r3, #1
 8008928:	627b      	str	r3, [r7, #36]	; 0x24
 800892a:	e7ec      	b.n	8008906 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 800892c:	69ba      	ldr	r2, [r7, #24]
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	4413      	add	r3, r2
 8008932:	3b01      	subs	r3, #1
 8008934:	683a      	ldr	r2, [r7, #0]
 8008936:	4413      	add	r3, r2
 8008938:	2200      	movs	r2, #0
 800893a:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	3b01      	subs	r3, #1
 8008940:	683a      	ldr	r2, [r7, #0]
 8008942:	441a      	add	r2, r3
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8008948:	69ba      	ldr	r2, [r7, #24]
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	4413      	add	r3, r2
 800894e:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8008950:	69bb      	ldr	r3, [r7, #24]
 8008952:	683a      	ldr	r2, [r7, #0]
 8008954:	441a      	add	r2, r3
 8008956:	f107 0310 	add.w	r3, r7, #16
 800895a:	4611      	mov	r1, r2
 800895c:	4618      	mov	r0, r3
 800895e:	f002 f9a1 	bl	800aca4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8008962:	69bb      	ldr	r3, [r7, #24]
 8008964:	3304      	adds	r3, #4
 8008966:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8008968:	69bb      	ldr	r3, [r7, #24]
 800896a:	623b      	str	r3, [r7, #32]
 800896c:	69ba      	ldr	r2, [r7, #24]
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	4413      	add	r3, r2
 8008972:	6a3a      	ldr	r2, [r7, #32]
 8008974:	429a      	cmp	r2, r3
 8008976:	d20c      	bcs.n	8008992 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8008978:	683a      	ldr	r2, [r7, #0]
 800897a:	6a3b      	ldr	r3, [r7, #32]
 800897c:	441a      	add	r2, r3
 800897e:	6a3b      	ldr	r3, [r7, #32]
 8008980:	3b01      	subs	r3, #1
 8008982:	6839      	ldr	r1, [r7, #0]
 8008984:	440b      	add	r3, r1
 8008986:	7812      	ldrb	r2, [r2, #0]
 8008988:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800898a:	6a3b      	ldr	r3, [r7, #32]
 800898c:	3301      	adds	r3, #1
 800898e:	623b      	str	r3, [r7, #32]
 8008990:	e7ec      	b.n	800896c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 8008992:	69ba      	ldr	r2, [r7, #24]
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	4413      	add	r3, r2
 8008998:	3b01      	subs	r3, #1
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	4413      	add	r3, r2
 800899e:	2200      	movs	r2, #0
 80089a0:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	3b01      	subs	r3, #1
 80089a6:	683a      	ldr	r2, [r7, #0]
 80089a8:	441a      	add	r2, r3
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80089ae:	69ba      	ldr	r2, [r7, #24]
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	4413      	add	r3, r2
 80089b4:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	683a      	ldr	r2, [r7, #0]
 80089ba:	441a      	add	r2, r3
 80089bc:	f107 030c 	add.w	r3, r7, #12
 80089c0:	4611      	mov	r1, r2
 80089c2:	4618      	mov	r0, r3
 80089c4:	f002 f96e 	bl	800aca4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80089c8:	69bb      	ldr	r3, [r7, #24]
 80089ca:	3304      	adds	r3, #4
 80089cc:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	61fb      	str	r3, [r7, #28]
 80089d2:	69ba      	ldr	r2, [r7, #24]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4413      	add	r3, r2
 80089d8:	69fa      	ldr	r2, [r7, #28]
 80089da:	429a      	cmp	r2, r3
 80089dc:	d20c      	bcs.n	80089f8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 80089de:	683a      	ldr	r2, [r7, #0]
 80089e0:	69fb      	ldr	r3, [r7, #28]
 80089e2:	441a      	add	r2, r3
 80089e4:	69fb      	ldr	r3, [r7, #28]
 80089e6:	3b01      	subs	r3, #1
 80089e8:	6839      	ldr	r1, [r7, #0]
 80089ea:	440b      	add	r3, r1
 80089ec:	7812      	ldrb	r2, [r2, #0]
 80089ee:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	3301      	adds	r3, #1
 80089f4:	61fb      	str	r3, [r7, #28]
 80089f6:	e7ec      	b.n	80089d2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 80089f8:	69ba      	ldr	r2, [r7, #24]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	4413      	add	r3, r2
 80089fe:	3b01      	subs	r3, #1
 8008a00:	683a      	ldr	r2, [r7, #0]
 8008a02:	4413      	add	r3, r2
 8008a04:	2200      	movs	r2, #0
 8008a06:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8008a08:	69bb      	ldr	r3, [r7, #24]
 8008a0a:	3b01      	subs	r3, #1
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	441a      	add	r2, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8008a14:	69ba      	ldr	r2, [r7, #24]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	4413      	add	r3, r2
 8008a1a:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	69ba      	ldr	r2, [r7, #24]
 8008a24:	6839      	ldr	r1, [r7, #0]
 8008a26:	440a      	add	r2, r1
 8008a28:	7812      	ldrb	r2, [r2, #0]
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008a2e:	68ba      	ldr	r2, [r7, #8]
 8008a30:	69bb      	ldr	r3, [r7, #24]
 8008a32:	3301      	adds	r3, #1
 8008a34:	6839      	ldr	r1, [r7, #0]
 8008a36:	440b      	add	r3, r1
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	021b      	lsls	r3, r3, #8
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	69bb      	ldr	r3, [r7, #24]
 8008a44:	3302      	adds	r3, #2
 8008a46:	6839      	ldr	r1, [r7, #0]
 8008a48:	440b      	add	r3, r1
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	041b      	lsls	r3, r3, #16
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	3303      	adds	r3, #3
 8008a58:	6839      	ldr	r1, [r7, #0]
 8008a5a:	440b      	add	r3, r1
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	061b      	lsls	r3, r3, #24
 8008a60:	4313      	orrs	r3, r2
 8008a62:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8008a64:	68ba      	ldr	r2, [r7, #8]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8008a6a:	69bb      	ldr	r3, [r7, #24]
 8008a6c:	3304      	adds	r3, #4
 8008a6e:	61bb      	str	r3, [r7, #24]
     return offset;
 8008a70:	69bb      	ldr	r3, [r7, #24]
    }
 8008a72:	4618      	mov	r0, r3
 8008a74:	3728      	adds	r7, #40	; 0x28
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}
	...

08008a7c <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8008a7c:	b480      	push	{r7}
 8008a7e:	b083      	sub	sp, #12
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	4b03      	ldr	r3, [pc, #12]	; (8008a94 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8008a86:	4618      	mov	r0, r3
 8008a88:	370c      	adds	r7, #12
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr
 8008a92:	bf00      	nop
 8008a94:	08018104 	.word	0x08018104

08008a98 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	4b03      	ldr	r3, [pc, #12]	; (8008ab0 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	370c      	adds	r7, #12
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr
 8008aae:	bf00      	nop
 8008ab0:	08018120 	.word	0x08018120

08008ab4 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b082      	sub	sp, #8
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f7ff fd34 	bl	800852c <_ZN3ros3MsgC1Ev>
 8008ac4:	4a06      	ldr	r2, [pc, #24]	; (8008ae0 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	601a      	str	r2, [r3, #0]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2200      	movs	r2, #0
 8008ace:	711a      	strb	r2, [r3, #4]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4a04      	ldr	r2, [pc, #16]	; (8008ae4 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8008ad4:	609a      	str	r2, [r3, #8]
    {
    }
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3708      	adds	r7, #8
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	080183dc 	.word	0x080183dc
 8008ae4:	08018100 	.word	0x08018100

08008ae8 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b084      	sub	sp, #16
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008af2:	2300      	movs	r3, #0
 8008af4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	683a      	ldr	r2, [r7, #0]
 8008afa:	4413      	add	r3, r2
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	7912      	ldrb	r2, [r2, #4]
 8008b00:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	3301      	adds	r3, #1
 8008b06:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f7f7 fb7f 	bl	8000210 <strlen>
 8008b12:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	683a      	ldr	r2, [r7, #0]
 8008b18:	4413      	add	r3, r2
 8008b1a:	68b9      	ldr	r1, [r7, #8]
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f002 f8a3 	bl	800ac68 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	3304      	adds	r3, #4
 8008b26:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	683a      	ldr	r2, [r7, #0]
 8008b2c:	18d0      	adds	r0, r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	689b      	ldr	r3, [r3, #8]
 8008b32:	68ba      	ldr	r2, [r7, #8]
 8008b34:	4619      	mov	r1, r3
 8008b36:	f00e f8ff 	bl	8016d38 <memcpy>
      offset += length_msg;
 8008b3a:	68fa      	ldr	r2, [r7, #12]
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	4413      	add	r3, r2
 8008b40:	60fb      	str	r3, [r7, #12]
      return offset;
 8008b42:	68fb      	ldr	r3, [r7, #12]
    }
 8008b44:	4618      	mov	r0, r3
 8008b46:	3710      	adds	r7, #16
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b086      	sub	sp, #24
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
 8008b54:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008b56:	2300      	movs	r3, #0
 8008b58:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	683a      	ldr	r2, [r7, #0]
 8008b5e:	4413      	add	r3, r2
 8008b60:	781a      	ldrb	r2, [r3, #0]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	683a      	ldr	r2, [r7, #0]
 8008b70:	441a      	add	r2, r3
 8008b72:	f107 030c 	add.w	r3, r7, #12
 8008b76:	4611      	mov	r1, r2
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f002 f893 	bl	800aca4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	3304      	adds	r3, #4
 8008b82:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	617b      	str	r3, [r7, #20]
 8008b88:	693a      	ldr	r2, [r7, #16]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	4413      	add	r3, r2
 8008b8e:	697a      	ldr	r2, [r7, #20]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d20c      	bcs.n	8008bae <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8008b94:	683a      	ldr	r2, [r7, #0]
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	441a      	add	r2, r3
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	6839      	ldr	r1, [r7, #0]
 8008ba0:	440b      	add	r3, r1
 8008ba2:	7812      	ldrb	r2, [r2, #0]
 8008ba4:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	3301      	adds	r3, #1
 8008baa:	617b      	str	r3, [r7, #20]
 8008bac:	e7ec      	b.n	8008b88 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8008bae:	693a      	ldr	r2, [r7, #16]
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	4413      	add	r3, r2
 8008bb4:	3b01      	subs	r3, #1
 8008bb6:	683a      	ldr	r2, [r7, #0]
 8008bb8:	4413      	add	r3, r2
 8008bba:	2200      	movs	r2, #0
 8008bbc:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8008bbe:	693b      	ldr	r3, [r7, #16]
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	683a      	ldr	r2, [r7, #0]
 8008bc4:	441a      	add	r2, r3
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8008bca:	693a      	ldr	r2, [r7, #16]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	4413      	add	r3, r2
 8008bd0:	613b      	str	r3, [r7, #16]
     return offset;
 8008bd2:	693b      	ldr	r3, [r7, #16]
    }
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3718      	adds	r7, #24
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	4b03      	ldr	r3, [pc, #12]	; (8008bf4 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8008be6:	4618      	mov	r0, r3
 8008be8:	370c      	adds	r7, #12
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop
 8008bf4:	08018144 	.word	0x08018144

08008bf8 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	4b03      	ldr	r3, [pc, #12]	; (8008c10 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8008c02:	4618      	mov	r0, r3
 8008c04:	370c      	adds	r7, #12
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	08018158 	.word	0x08018158

08008c14 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f7ff fc84 	bl	800852c <_ZN3ros3MsgC1Ev>
 8008c24:	4a0c      	ldr	r2, [pc, #48]	; (8008c58 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	601a      	str	r2, [r3, #0]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	605a      	str	r2, [r3, #4]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	60da      	str	r2, [r3, #12]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	611a      	str	r2, [r3, #16]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	619a      	str	r2, [r3, #24]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	61da      	str	r2, [r3, #28]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	4618      	mov	r0, r3
 8008c52:	3708      	adds	r7, #8
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	080183c4 	.word	0x080183c4

08008c5c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b08a      	sub	sp, #40	; 0x28
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008c66:	2300      	movs	r3, #0
 8008c68:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6859      	ldr	r1, [r3, #4]
 8008c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	4413      	add	r3, r2
 8008c74:	b2ca      	uxtb	r2, r1
 8008c76:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	0a19      	lsrs	r1, r3, #8
 8008c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c80:	3301      	adds	r3, #1
 8008c82:	683a      	ldr	r2, [r7, #0]
 8008c84:	4413      	add	r3, r2
 8008c86:	b2ca      	uxtb	r2, r1
 8008c88:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	0c19      	lsrs	r1, r3, #16
 8008c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c92:	3302      	adds	r3, #2
 8008c94:	683a      	ldr	r2, [r7, #0]
 8008c96:	4413      	add	r3, r2
 8008c98:	b2ca      	uxtb	r2, r1
 8008c9a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	0e19      	lsrs	r1, r3, #24
 8008ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca4:	3303      	adds	r3, #3
 8008ca6:	683a      	ldr	r2, [r7, #0]
 8008ca8:	4413      	add	r3, r2
 8008caa:	b2ca      	uxtb	r2, r1
 8008cac:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8008cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb0:	3304      	adds	r3, #4
 8008cb2:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	623b      	str	r3, [r7, #32]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	6a3a      	ldr	r2, [r7, #32]
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d22b      	bcs.n	8008d1a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	68da      	ldr	r2, [r3, #12]
 8008cc6:	6a3b      	ldr	r3, [r7, #32]
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4413      	add	r3, r2
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8008cd0:	6939      	ldr	r1, [r7, #16]
 8008cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd4:	683a      	ldr	r2, [r7, #0]
 8008cd6:	4413      	add	r3, r2
 8008cd8:	b2ca      	uxtb	r2, r1
 8008cda:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	0a19      	lsrs	r1, r3, #8
 8008ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	683a      	ldr	r2, [r7, #0]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	b2ca      	uxtb	r2, r1
 8008cea:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	0c19      	lsrs	r1, r3, #16
 8008cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf2:	3302      	adds	r3, #2
 8008cf4:	683a      	ldr	r2, [r7, #0]
 8008cf6:	4413      	add	r3, r2
 8008cf8:	b2ca      	uxtb	r2, r1
 8008cfa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	0e19      	lsrs	r1, r3, #24
 8008d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d02:	3303      	adds	r3, #3
 8008d04:	683a      	ldr	r2, [r7, #0]
 8008d06:	4413      	add	r3, r2
 8008d08:	b2ca      	uxtb	r2, r1
 8008d0a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8008d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0e:	3304      	adds	r3, #4
 8008d10:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8008d12:	6a3b      	ldr	r3, [r7, #32]
 8008d14:	3301      	adds	r3, #1
 8008d16:	623b      	str	r3, [r7, #32]
 8008d18:	e7ce      	b.n	8008cb8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6919      	ldr	r1, [r3, #16]
 8008d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d20:	683a      	ldr	r2, [r7, #0]
 8008d22:	4413      	add	r3, r2
 8008d24:	b2ca      	uxtb	r2, r1
 8008d26:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	691b      	ldr	r3, [r3, #16]
 8008d2c:	0a19      	lsrs	r1, r3, #8
 8008d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d30:	3301      	adds	r3, #1
 8008d32:	683a      	ldr	r2, [r7, #0]
 8008d34:	4413      	add	r3, r2
 8008d36:	b2ca      	uxtb	r2, r1
 8008d38:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	691b      	ldr	r3, [r3, #16]
 8008d3e:	0c19      	lsrs	r1, r3, #16
 8008d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d42:	3302      	adds	r3, #2
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	4413      	add	r3, r2
 8008d48:	b2ca      	uxtb	r2, r1
 8008d4a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	691b      	ldr	r3, [r3, #16]
 8008d50:	0e19      	lsrs	r1, r3, #24
 8008d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d54:	3303      	adds	r3, #3
 8008d56:	683a      	ldr	r2, [r7, #0]
 8008d58:	4413      	add	r3, r2
 8008d5a:	b2ca      	uxtb	r2, r1
 8008d5c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8008d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d60:	3304      	adds	r3, #4
 8008d62:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8008d64:	2300      	movs	r3, #0
 8008d66:	61fb      	str	r3, [r7, #28]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	691b      	ldr	r3, [r3, #16]
 8008d6c:	69fa      	ldr	r2, [r7, #28]
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d22b      	bcs.n	8008dca <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	699a      	ldr	r2, [r3, #24]
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	4413      	add	r3, r2
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8008d80:	68f9      	ldr	r1, [r7, #12]
 8008d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d84:	683a      	ldr	r2, [r7, #0]
 8008d86:	4413      	add	r3, r2
 8008d88:	b2ca      	uxtb	r2, r1
 8008d8a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	0a19      	lsrs	r1, r3, #8
 8008d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d92:	3301      	adds	r3, #1
 8008d94:	683a      	ldr	r2, [r7, #0]
 8008d96:	4413      	add	r3, r2
 8008d98:	b2ca      	uxtb	r2, r1
 8008d9a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	0c19      	lsrs	r1, r3, #16
 8008da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da2:	3302      	adds	r3, #2
 8008da4:	683a      	ldr	r2, [r7, #0]
 8008da6:	4413      	add	r3, r2
 8008da8:	b2ca      	uxtb	r2, r1
 8008daa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	0e19      	lsrs	r1, r3, #24
 8008db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db2:	3303      	adds	r3, #3
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	4413      	add	r3, r2
 8008db8:	b2ca      	uxtb	r2, r1
 8008dba:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8008dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dbe:	3304      	adds	r3, #4
 8008dc0:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	61fb      	str	r3, [r7, #28]
 8008dc8:	e7ce      	b.n	8008d68 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	69d9      	ldr	r1, [r3, #28]
 8008dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd0:	683a      	ldr	r2, [r7, #0]
 8008dd2:	4413      	add	r3, r2
 8008dd4:	b2ca      	uxtb	r2, r1
 8008dd6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	69db      	ldr	r3, [r3, #28]
 8008ddc:	0a19      	lsrs	r1, r3, #8
 8008dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de0:	3301      	adds	r3, #1
 8008de2:	683a      	ldr	r2, [r7, #0]
 8008de4:	4413      	add	r3, r2
 8008de6:	b2ca      	uxtb	r2, r1
 8008de8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	69db      	ldr	r3, [r3, #28]
 8008dee:	0c19      	lsrs	r1, r3, #16
 8008df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008df2:	3302      	adds	r3, #2
 8008df4:	683a      	ldr	r2, [r7, #0]
 8008df6:	4413      	add	r3, r2
 8008df8:	b2ca      	uxtb	r2, r1
 8008dfa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	69db      	ldr	r3, [r3, #28]
 8008e00:	0e19      	lsrs	r1, r3, #24
 8008e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e04:	3303      	adds	r3, #3
 8008e06:	683a      	ldr	r2, [r7, #0]
 8008e08:	4413      	add	r3, r2
 8008e0a:	b2ca      	uxtb	r2, r1
 8008e0c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8008e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e10:	3304      	adds	r3, #4
 8008e12:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8008e14:	2300      	movs	r3, #0
 8008e16:	61bb      	str	r3, [r7, #24]
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	69db      	ldr	r3, [r3, #28]
 8008e1c:	69ba      	ldr	r2, [r7, #24]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d228      	bcs.n	8008e74 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e26:	69bb      	ldr	r3, [r7, #24]
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	4413      	add	r3, r2
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7f7 f9ee 	bl	8000210 <strlen>
 8008e34:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8008e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e38:	683a      	ldr	r2, [r7, #0]
 8008e3a:	4413      	add	r3, r2
 8008e3c:	6979      	ldr	r1, [r7, #20]
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f001 ff12 	bl	800ac68 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8008e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e46:	3304      	adds	r3, #4
 8008e48:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e4c:	683a      	ldr	r2, [r7, #0]
 8008e4e:	18d0      	adds	r0, r2, r3
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e54:	69bb      	ldr	r3, [r7, #24]
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	4413      	add	r3, r2
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	4619      	mov	r1, r3
 8008e60:	f00d ff6a 	bl	8016d38 <memcpy>
      offset += length_stringsi;
 8008e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	4413      	add	r3, r2
 8008e6a:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8008e6c:	69bb      	ldr	r3, [r7, #24]
 8008e6e:	3301      	adds	r3, #1
 8008e70:	61bb      	str	r3, [r7, #24]
 8008e72:	e7d1      	b.n	8008e18 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8008e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8008e76:	4618      	mov	r0, r3
 8008e78:	3728      	adds	r7, #40	; 0x28
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b08e      	sub	sp, #56	; 0x38
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
 8008e86:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8008e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	4413      	add	r3, r2
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8008e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e98:	3301      	adds	r3, #1
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	021b      	lsls	r3, r3, #8
 8008ea2:	6a3a      	ldr	r2, [r7, #32]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8008ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eaa:	3302      	adds	r3, #2
 8008eac:	683a      	ldr	r2, [r7, #0]
 8008eae:	4413      	add	r3, r2
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	041b      	lsls	r3, r3, #16
 8008eb4:	6a3a      	ldr	r2, [r7, #32]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8008eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ebc:	3303      	adds	r3, #3
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	4413      	add	r3, r2
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	061b      	lsls	r3, r3, #24
 8008ec6:	6a3a      	ldr	r2, [r7, #32]
 8008ec8:	4313      	orrs	r3, r2
 8008eca:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8008ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ece:	3304      	adds	r3, #4
 8008ed0:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	6a3a      	ldr	r2, [r7, #32]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d90a      	bls.n	8008ef2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	68da      	ldr	r2, [r3, #12]
 8008ee0:	6a3b      	ldr	r3, [r7, #32]
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	4610      	mov	r0, r2
 8008ee8:	f00d ffca 	bl	8016e80 <realloc>
 8008eec:	4602      	mov	r2, r0
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a3a      	ldr	r2, [r7, #32]
 8008ef6:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8008ef8:	2300      	movs	r3, #0
 8008efa:	633b      	str	r3, [r7, #48]	; 0x30
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d236      	bcs.n	8008f74 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8008f06:	2300      	movs	r3, #0
 8008f08:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f0e:	6839      	ldr	r1, [r7, #0]
 8008f10:	440a      	add	r2, r1
 8008f12:	7812      	ldrb	r2, [r2, #0]
 8008f14:	4313      	orrs	r3, r2
 8008f16:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8008f18:	697a      	ldr	r2, [r7, #20]
 8008f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	6839      	ldr	r1, [r7, #0]
 8008f20:	440b      	add	r3, r1
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	021b      	lsls	r3, r3, #8
 8008f26:	4313      	orrs	r3, r2
 8008f28:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8008f2a:	697a      	ldr	r2, [r7, #20]
 8008f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f2e:	3302      	adds	r3, #2
 8008f30:	6839      	ldr	r1, [r7, #0]
 8008f32:	440b      	add	r3, r1
 8008f34:	781b      	ldrb	r3, [r3, #0]
 8008f36:	041b      	lsls	r3, r3, #16
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8008f3c:	697a      	ldr	r2, [r7, #20]
 8008f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f40:	3303      	adds	r3, #3
 8008f42:	6839      	ldr	r1, [r7, #0]
 8008f44:	440b      	add	r3, r1
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	061b      	lsls	r3, r3, #24
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8008f4e:	697a      	ldr	r2, [r7, #20]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8008f54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f56:	3304      	adds	r3, #4
 8008f58:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	68da      	ldr	r2, [r3, #12]
 8008f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f60:	009b      	lsls	r3, r3, #2
 8008f62:	4413      	add	r3, r2
 8008f64:	687a      	ldr	r2, [r7, #4]
 8008f66:	3208      	adds	r2, #8
 8008f68:	6812      	ldr	r2, [r2, #0]
 8008f6a:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8008f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f6e:	3301      	adds	r3, #1
 8008f70:	633b      	str	r3, [r7, #48]	; 0x30
 8008f72:	e7c3      	b.n	8008efc <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8008f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f76:	683a      	ldr	r2, [r7, #0]
 8008f78:	4413      	add	r3, r2
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8008f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f80:	3301      	adds	r3, #1
 8008f82:	683a      	ldr	r2, [r7, #0]
 8008f84:	4413      	add	r3, r2
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	021b      	lsls	r3, r3, #8
 8008f8a:	69fa      	ldr	r2, [r7, #28]
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8008f90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f92:	3302      	adds	r3, #2
 8008f94:	683a      	ldr	r2, [r7, #0]
 8008f96:	4413      	add	r3, r2
 8008f98:	781b      	ldrb	r3, [r3, #0]
 8008f9a:	041b      	lsls	r3, r3, #16
 8008f9c:	69fa      	ldr	r2, [r7, #28]
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8008fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fa4:	3303      	adds	r3, #3
 8008fa6:	683a      	ldr	r2, [r7, #0]
 8008fa8:	4413      	add	r3, r2
 8008faa:	781b      	ldrb	r3, [r3, #0]
 8008fac:	061b      	lsls	r3, r3, #24
 8008fae:	69fa      	ldr	r2, [r7, #28]
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8008fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fb6:	3304      	adds	r3, #4
 8008fb8:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	691b      	ldr	r3, [r3, #16]
 8008fbe:	69fa      	ldr	r2, [r7, #28]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	d90a      	bls.n	8008fda <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	699a      	ldr	r2, [r3, #24]
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	4619      	mov	r1, r3
 8008fce:	4610      	mov	r0, r2
 8008fd0:	f00d ff56 	bl	8016e80 <realloc>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	69fa      	ldr	r2, [r7, #28]
 8008fde:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	691b      	ldr	r3, [r3, #16]
 8008fe8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d236      	bcs.n	800905c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ff6:	6839      	ldr	r1, [r7, #0]
 8008ff8:	440a      	add	r2, r1
 8008ffa:	7812      	ldrb	r2, [r2, #0]
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009000:	693a      	ldr	r2, [r7, #16]
 8009002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009004:	3301      	adds	r3, #1
 8009006:	6839      	ldr	r1, [r7, #0]
 8009008:	440b      	add	r3, r1
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	021b      	lsls	r3, r3, #8
 800900e:	4313      	orrs	r3, r2
 8009010:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009012:	693a      	ldr	r2, [r7, #16]
 8009014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009016:	3302      	adds	r3, #2
 8009018:	6839      	ldr	r1, [r7, #0]
 800901a:	440b      	add	r3, r1
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	041b      	lsls	r3, r3, #16
 8009020:	4313      	orrs	r3, r2
 8009022:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009024:	693a      	ldr	r2, [r7, #16]
 8009026:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009028:	3303      	adds	r3, #3
 800902a:	6839      	ldr	r1, [r7, #0]
 800902c:	440b      	add	r3, r1
 800902e:	781b      	ldrb	r3, [r3, #0]
 8009030:	061b      	lsls	r3, r3, #24
 8009032:	4313      	orrs	r3, r2
 8009034:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8009036:	693a      	ldr	r2, [r7, #16]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 800903c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800903e:	3304      	adds	r3, #4
 8009040:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	699a      	ldr	r2, [r3, #24]
 8009046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	4413      	add	r3, r2
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	3214      	adds	r2, #20
 8009050:	6812      	ldr	r2, [r2, #0]
 8009052:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8009054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009056:	3301      	adds	r3, #1
 8009058:	62fb      	str	r3, [r7, #44]	; 0x2c
 800905a:	e7c3      	b.n	8008fe4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 800905c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800905e:	683a      	ldr	r2, [r7, #0]
 8009060:	4413      	add	r3, r2
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8009066:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009068:	3301      	adds	r3, #1
 800906a:	683a      	ldr	r2, [r7, #0]
 800906c:	4413      	add	r3, r2
 800906e:	781b      	ldrb	r3, [r3, #0]
 8009070:	021b      	lsls	r3, r3, #8
 8009072:	69ba      	ldr	r2, [r7, #24]
 8009074:	4313      	orrs	r3, r2
 8009076:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8009078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800907a:	3302      	adds	r3, #2
 800907c:	683a      	ldr	r2, [r7, #0]
 800907e:	4413      	add	r3, r2
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	041b      	lsls	r3, r3, #16
 8009084:	69ba      	ldr	r2, [r7, #24]
 8009086:	4313      	orrs	r3, r2
 8009088:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800908a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800908c:	3303      	adds	r3, #3
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	4413      	add	r3, r2
 8009092:	781b      	ldrb	r3, [r3, #0]
 8009094:	061b      	lsls	r3, r3, #24
 8009096:	69ba      	ldr	r2, [r7, #24]
 8009098:	4313      	orrs	r3, r2
 800909a:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 800909c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800909e:	3304      	adds	r3, #4
 80090a0:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	69db      	ldr	r3, [r3, #28]
 80090a6:	69ba      	ldr	r2, [r7, #24]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d90a      	bls.n	80090c2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	009b      	lsls	r3, r3, #2
 80090b4:	4619      	mov	r1, r3
 80090b6:	4610      	mov	r0, r2
 80090b8:	f00d fee2 	bl	8016e80 <realloc>
 80090bc:	4602      	mov	r2, r0
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	69ba      	ldr	r2, [r7, #24]
 80090c6:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 80090c8:	2300      	movs	r3, #0
 80090ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	69db      	ldr	r3, [r3, #28]
 80090d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d23f      	bcs.n	8009156 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 80090d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090d8:	683a      	ldr	r2, [r7, #0]
 80090da:	441a      	add	r2, r3
 80090dc:	f107 030c 	add.w	r3, r7, #12
 80090e0:	4611      	mov	r1, r2
 80090e2:	4618      	mov	r0, r3
 80090e4:	f001 fdde 	bl	800aca4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80090e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090ea:	3304      	adds	r3, #4
 80090ec:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 80090ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090f0:	627b      	str	r3, [r7, #36]	; 0x24
 80090f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	4413      	add	r3, r2
 80090f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d20c      	bcs.n	8009118 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 80090fe:	683a      	ldr	r2, [r7, #0]
 8009100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009102:	441a      	add	r2, r3
 8009104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009106:	3b01      	subs	r3, #1
 8009108:	6839      	ldr	r1, [r7, #0]
 800910a:	440b      	add	r3, r1
 800910c:	7812      	ldrb	r2, [r2, #0]
 800910e:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8009110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009112:	3301      	adds	r3, #1
 8009114:	627b      	str	r3, [r7, #36]	; 0x24
 8009116:	e7ec      	b.n	80090f2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8009118:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	4413      	add	r3, r2
 800911e:	3b01      	subs	r3, #1
 8009120:	683a      	ldr	r2, [r7, #0]
 8009122:	4413      	add	r3, r2
 8009124:	2200      	movs	r2, #0
 8009126:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8009128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800912a:	3b01      	subs	r3, #1
 800912c:	683a      	ldr	r2, [r7, #0]
 800912e:	441a      	add	r2, r3
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8009134:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	4413      	add	r3, r2
 800913a:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009142:	009b      	lsls	r3, r3, #2
 8009144:	4413      	add	r3, r2
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	3220      	adds	r2, #32
 800914a:	6812      	ldr	r2, [r2, #0]
 800914c:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 800914e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009150:	3301      	adds	r3, #1
 8009152:	62bb      	str	r3, [r7, #40]	; 0x28
 8009154:	e7ba      	b.n	80090cc <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 8009156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8009158:	4618      	mov	r0, r3
 800915a:	3738      	adds	r7, #56	; 0x38
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	4b03      	ldr	r3, [pc, #12]	; (8009178 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 800916a:	4618      	mov	r0, r3
 800916c:	370c      	adds	r7, #12
 800916e:	46bd      	mov	sp, r7
 8009170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009174:	4770      	bx	lr
 8009176:	bf00      	nop
 8009178:	080182e8 	.word	0x080182e8

0800917c <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 800917c:	b480      	push	{r7}
 800917e:	b083      	sub	sp, #12
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	4b03      	ldr	r3, [pc, #12]	; (8009194 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8009186:	4618      	mov	r0, r3
 8009188:	370c      	adds	r7, #12
 800918a:	46bd      	mov	sp, r7
 800918c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009190:	4770      	bx	lr
 8009192:	bf00      	nop
 8009194:	0801817c 	.word	0x0801817c

08009198 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8009198:	b480      	push	{r7}
 800919a:	b085      	sub	sp, #20
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	607a      	str	r2, [r7, #4]
 80091a4:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	68ba      	ldr	r2, [r7, #8]
 80091aa:	601a      	str	r2, [r3, #0]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	687a      	ldr	r2, [r7, #4]
 80091b0:	605a      	str	r2, [r3, #4]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	683a      	ldr	r2, [r7, #0]
 80091b6:	611a      	str	r2, [r3, #16]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	4618      	mov	r0, r3
 80091bc:	3714      	adds	r7, #20
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr

080091c6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 80091c6:	b580      	push	{r7, lr}
 80091c8:	b082      	sub	sp, #8
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
 80091ce:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68d8      	ldr	r0, [r3, #12]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	6891      	ldr	r1, [r2, #8]
 80091e0:	683a      	ldr	r2, [r7, #0]
 80091e2:	4798      	blx	r3
 80091e4:	4603      	mov	r3, r0
  };
 80091e6:	4618      	mov	r0, r3
 80091e8:	3708      	adds	r7, #8
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 80091ee:	b480      	push	{r7}
 80091f0:	b083      	sub	sp, #12
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	691b      	ldr	r3, [r3, #16]
  }
 80091fa:	4618      	mov	r0, r3
 80091fc:	370c      	adds	r7, #12
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr

08009206 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8009206:	b480      	push	{r7}
 8009208:	b083      	sub	sp, #12
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800921c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009220:	4618      	mov	r0, r3
 8009222:	370c      	adds	r7, #12
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr

0800922c <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
      huart(&huart2), rind(0), twind(0), tfind(0){
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	4a0a      	ldr	r2, [pc, #40]	; (8009260 <_ZN13STM32HardwareC1Ev+0x34>)
 8009238:	601a      	str	r2, [r3, #0]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	2200      	movs	r2, #0
 800923e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2200      	movs	r2, #0
 800924e:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    }
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4618      	mov	r0, r3
 8009256:	370c      	adds	r7, #12
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr
 8009260:	20000efc 	.word	0x20000efc

08009264 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 8009264:	b580      	push	{r7, lr}
 8009266:	b082      	sub	sp, #8
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 f804 	bl	800927a <_ZN13STM32Hardware10reset_rbufEv>
    }
 8009272:	bf00      	nop
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}

0800927a <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 800927a:	b580      	push	{r7, lr}
 800927c:	b082      	sub	sp, #8
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6818      	ldr	r0, [r3, #0]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	3304      	adds	r3, #4
 800928a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800928e:	4619      	mov	r1, r3
 8009290:	f007 fa48 	bl	8010724 <HAL_UART_Receive_DMA>
    }
 8009294:	bf00      	nop
 8009296:	3708      	adds	r7, #8
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <_ZN13STM32Hardware4readEv>:

    int read(){
 800929c:	b590      	push	{r4, r7, lr}
 800929e:	b085      	sub	sp, #20
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
      int c = -1;
 80092a4:	f04f 33ff 	mov.w	r3, #4294967295
 80092a8:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f7ff ffa8 	bl	8009206 <_ZN13STM32Hardware10getRdmaIndEv>
 80092b6:	4603      	mov	r3, r0
 80092b8:	429c      	cmp	r4, r3
 80092ba:	bf14      	ite	ne
 80092bc:	2301      	movne	r3, #1
 80092be:	2300      	moveq	r3, #0
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d012      	beq.n	80092ec <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80092cc:	1c59      	adds	r1, r3, #1
 80092ce:	687a      	ldr	r2, [r7, #4]
 80092d0:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	4413      	add	r3, r2
 80092d8:	791b      	ldrb	r3, [r3, #4]
 80092da:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80092e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      return c;
 80092ec:	68fb      	ldr	r3, [r7, #12]
    }
 80092ee:	4618      	mov	r0, r3
 80092f0:	3714      	adds	r7, #20
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd90      	pop	{r4, r7, pc}
	...

080092f8 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b084      	sub	sp, #16
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009308:	b2db      	uxtb	r3, r3
 800930a:	2b20      	cmp	r3, #32
 800930c:	d108      	bne.n	8009320 <_ZN13STM32Hardware5flushEv+0x28>
 800930e:	4b35      	ldr	r3, [pc, #212]	; (80093e4 <_ZN13STM32Hardware5flushEv+0xec>)
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	f083 0301 	eor.w	r3, r3, #1
 8009316:	b2db      	uxtb	r3, r3
 8009318:	2b00      	cmp	r3, #0
 800931a:	d001      	beq.n	8009320 <_ZN13STM32Hardware5flushEv+0x28>
 800931c:	2301      	movs	r3, #1
 800931e:	e000      	b.n	8009322 <_ZN13STM32Hardware5flushEv+0x2a>
 8009320:	2300      	movs	r3, #0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d059      	beq.n	80093da <_ZN13STM32Hardware5flushEv+0xe2>
        mutex = true;
 8009326:	4b2f      	ldr	r3, [pc, #188]	; (80093e4 <_ZN13STM32Hardware5flushEv+0xec>)
 8009328:	2201      	movs	r2, #1
 800932a:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8009338:	429a      	cmp	r2, r3
 800933a:	d04b      	beq.n	80093d4 <_ZN13STM32Hardware5flushEv+0xdc>
          uint16_t len = 0;
 800933c:	2300      	movs	r3, #0
 800933e:	81fb      	strh	r3, [r7, #14]
		  if(tfind < twind){
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800934c:	429a      	cmp	r2, r3
 800934e:	d217      	bcs.n	8009380 <_ZN13STM32Hardware5flushEv+0x88>
			len = twind - tfind;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8009356:	b29a      	uxth	r2, r3
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800935e:	b29b      	uxth	r3, r3
 8009360:	1ad3      	subs	r3, r2, r3
 8009362:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6818      	ldr	r0, [r3, #0]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800936e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009372:	687a      	ldr	r2, [r7, #4]
 8009374:	4413      	add	r3, r2
 8009376:	89fa      	ldrh	r2, [r7, #14]
 8009378:	4619      	mov	r1, r3
 800937a:	f007 f955 	bl	8010628 <HAL_UART_Transmit_DMA>
 800937e:	e023      	b.n	80093c8 <_ZN13STM32Hardware5flushEv+0xd0>
		  }else{
			len = tbuflen - tfind;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8009386:	b29b      	uxth	r3, r3
 8009388:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800938c:	81fb      	strh	r3, [r7, #14]
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6818      	ldr	r0, [r3, #0]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8009398:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800939c:	687a      	ldr	r2, [r7, #4]
 800939e:	4413      	add	r3, r2
 80093a0:	89fa      	ldrh	r2, [r7, #14]
 80093a2:	4619      	mov	r1, r3
 80093a4:	f007 f940 	bl	8010628 <HAL_UART_Transmit_DMA>
			HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), twind);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6818      	ldr	r0, [r3, #0]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80093b2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	18d1      	adds	r1, r2, r3
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	461a      	mov	r2, r3
 80093c4:	f007 f930 	bl	8010628 <HAL_UART_Transmit_DMA>
		  }
          tfind = twind;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
        }
        mutex = false;
 80093d4:	4b03      	ldr	r3, [pc, #12]	; (80093e4 <_ZN13STM32Hardware5flushEv+0xec>)
 80093d6:	2200      	movs	r2, #0
 80093d8:	701a      	strb	r2, [r3, #0]
      }
    }
 80093da:	bf00      	nop
 80093dc:	3710      	adds	r7, #16
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	200003b5 	.word	0x200003b5

080093e8 <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b086      	sub	sp, #24
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	607a      	str	r2, [r7, #4]
      int n = length;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093fe:	bfa8      	it	ge
 8009400:	f44f 7300 	movge.w	r3, #512	; 0x200
 8009404:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800940c:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	4293      	cmp	r3, r2
 8009414:	bf28      	it	cs
 8009416:	4613      	movcs	r3, r2
 8009418:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8009420:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009424:	68fa      	ldr	r2, [r7, #12]
 8009426:	4413      	add	r3, r2
 8009428:	693a      	ldr	r2, [r7, #16]
 800942a:	68b9      	ldr	r1, [r7, #8]
 800942c:	4618      	mov	r0, r3
 800942e:	f00d fc83 	bl	8016d38 <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	4413      	add	r3, r2
 800943c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

      if(n != n_tail){
 8009446:	697a      	ldr	r2, [r7, #20]
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	429a      	cmp	r2, r3
 800944c:	d00b      	beq.n	8009466 <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f503 7002 	add.w	r0, r3, #520	; 0x208
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	68ba      	ldr	r2, [r7, #8]
 8009458:	18d1      	adds	r1, r2, r3
 800945a:	697a      	ldr	r2, [r7, #20]
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	1ad3      	subs	r3, r2, r3
 8009460:	461a      	mov	r2, r3
 8009462:	f00d fc69 	bl	8016d38 <memcpy>
      }

      flush();
 8009466:	68f8      	ldr	r0, [r7, #12]
 8009468:	f7ff ff46 	bl	80092f8 <_ZN13STM32Hardware5flushEv>
    }
 800946c:	bf00      	nop
 800946e:	3718      	adds	r7, #24
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	f003 ffea 	bl	800d454 <HAL_GetTick>
 8009480:	4603      	mov	r3, r0
 8009482:	4618      	mov	r0, r3
 8009484:	3708      	adds	r7, #8
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
	...

0800948c <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 800948c:	b580      	push	{r7, lr}
 800948e:	b082      	sub	sp, #8
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
      data("")
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	4618      	mov	r0, r3
 8009498:	f7ff f848 	bl	800852c <_ZN3ros3MsgC1Ev>
 800949c:	4a05      	ldr	r2, [pc, #20]	; (80094b4 <_ZN8std_msgs6StringC1Ev+0x28>)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	601a      	str	r2, [r3, #0]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	4a04      	ldr	r2, [pc, #16]	; (80094b8 <_ZN8std_msgs6StringC1Ev+0x2c>)
 80094a6:	605a      	str	r2, [r3, #4]
    {
    }
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	4618      	mov	r0, r3
 80094ac:	3708      	adds	r7, #8
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	08018380 	.word	0x08018380
 80094b8:	08018100 	.word	0x08018100

080094bc <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80094bc:	b580      	push	{r7, lr}
 80094be:	b084      	sub	sp, #16
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80094c6:	2300      	movs	r3, #0
 80094c8:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	4618      	mov	r0, r3
 80094d0:	f7f6 fe9e 	bl	8000210 <strlen>
 80094d4:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	683a      	ldr	r2, [r7, #0]
 80094da:	4413      	add	r3, r2
 80094dc:	68b9      	ldr	r1, [r7, #8]
 80094de:	4618      	mov	r0, r3
 80094e0:	f001 fbc2 	bl	800ac68 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	3304      	adds	r3, #4
 80094e8:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	683a      	ldr	r2, [r7, #0]
 80094ee:	18d0      	adds	r0, r2, r3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	68ba      	ldr	r2, [r7, #8]
 80094f6:	4619      	mov	r1, r3
 80094f8:	f00d fc1e 	bl	8016d38 <memcpy>
      offset += length_data;
 80094fc:	68fa      	ldr	r2, [r7, #12]
 80094fe:	68bb      	ldr	r3, [r7, #8]
 8009500:	4413      	add	r3, r2
 8009502:	60fb      	str	r3, [r7, #12]
      return offset;
 8009504:	68fb      	ldr	r3, [r7, #12]
    }
 8009506:	4618      	mov	r0, r3
 8009508:	3710      	adds	r7, #16
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}

0800950e <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800950e:	b580      	push	{r7, lr}
 8009510:	b086      	sub	sp, #24
 8009512:	af00      	add	r7, sp, #0
 8009514:	6078      	str	r0, [r7, #4]
 8009516:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8009518:	2300      	movs	r3, #0
 800951a:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	683a      	ldr	r2, [r7, #0]
 8009520:	441a      	add	r2, r3
 8009522:	f107 030c 	add.w	r3, r7, #12
 8009526:	4611      	mov	r1, r2
 8009528:	4618      	mov	r0, r3
 800952a:	f001 fbbb 	bl	800aca4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	3304      	adds	r3, #4
 8009532:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	617b      	str	r3, [r7, #20]
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	4413      	add	r3, r2
 800953e:	697a      	ldr	r2, [r7, #20]
 8009540:	429a      	cmp	r2, r3
 8009542:	d20c      	bcs.n	800955e <_ZN8std_msgs6String11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 8009544:	683a      	ldr	r2, [r7, #0]
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	441a      	add	r2, r3
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	3b01      	subs	r3, #1
 800954e:	6839      	ldr	r1, [r7, #0]
 8009550:	440b      	add	r3, r1
 8009552:	7812      	ldrb	r2, [r2, #0]
 8009554:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8009556:	697b      	ldr	r3, [r7, #20]
 8009558:	3301      	adds	r3, #1
 800955a:	617b      	str	r3, [r7, #20]
 800955c:	e7ec      	b.n	8009538 <_ZN8std_msgs6String11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_data-1]=0;
 800955e:	693a      	ldr	r2, [r7, #16]
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	4413      	add	r3, r2
 8009564:	3b01      	subs	r3, #1
 8009566:	683a      	ldr	r2, [r7, #0]
 8009568:	4413      	add	r3, r2
 800956a:	2200      	movs	r2, #0
 800956c:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	3b01      	subs	r3, #1
 8009572:	683a      	ldr	r2, [r7, #0]
 8009574:	441a      	add	r2, r3
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	605a      	str	r2, [r3, #4]
      offset += length_data;
 800957a:	693a      	ldr	r2, [r7, #16]
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	4413      	add	r3, r2
 8009580:	613b      	str	r3, [r7, #16]
     return offset;
 8009582:	693b      	ldr	r3, [r7, #16]
    }
 8009584:	4618      	mov	r0, r3
 8009586:	3718      	adds	r7, #24
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <_ZN8std_msgs6String7getTypeEv>:

    const char * getType(){ return "std_msgs/String"; };
 800958c:	b480      	push	{r7}
 800958e:	b083      	sub	sp, #12
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	4b03      	ldr	r3, [pc, #12]	; (80095a4 <_ZN8std_msgs6String7getTypeEv+0x18>)
 8009596:	4618      	mov	r0, r3
 8009598:	370c      	adds	r7, #12
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr
 80095a2:	bf00      	nop
 80095a4:	080181a0 	.word	0x080181a0

080095a8 <_ZN8std_msgs6String6getMD5Ev>:
    const char * getMD5(){ return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 80095a8:	b480      	push	{r7}
 80095aa:	b083      	sub	sp, #12
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	4b03      	ldr	r3, [pc, #12]	; (80095c0 <_ZN8std_msgs6String6getMD5Ev+0x18>)
 80095b2:	4618      	mov	r0, r3
 80095b4:	370c      	adds	r7, #12
 80095b6:	46bd      	mov	sp, r7
 80095b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095bc:	4770      	bx	lr
 80095be:	bf00      	nop
 80095c0:	080181b0 	.word	0x080181b0

080095c4 <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _z_type;
      _z_type z;

    Vector3():
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b082      	sub	sp, #8
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4618      	mov	r0, r3
 80095d0:	f7fe ffac 	bl	800852c <_ZN3ros3MsgC1Ev>
 80095d4:	4a0e      	ldr	r2, [pc, #56]	; (8009610 <_ZN13geometry_msgs7Vector3C1Ev+0x4c>)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	601a      	str	r2, [r3, #0]
 80095da:	6879      	ldr	r1, [r7, #4]
 80095dc:	f04f 0200 	mov.w	r2, #0
 80095e0:	f04f 0300 	mov.w	r3, #0
 80095e4:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80095e8:	6879      	ldr	r1, [r7, #4]
 80095ea:	f04f 0200 	mov.w	r2, #0
 80095ee:	f04f 0300 	mov.w	r3, #0
 80095f2:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80095f6:	6879      	ldr	r1, [r7, #4]
 80095f8:	f04f 0200 	mov.w	r2, #0
 80095fc:	f04f 0300 	mov.w	r3, #0
 8009600:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	4618      	mov	r0, r3
 8009608:	3708      	adds	r7, #8
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}
 800960e:	bf00      	nop
 8009610:	08018368 	.word	0x08018368

08009614 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8009614:	b480      	push	{r7}
 8009616:	b08b      	sub	sp, #44	; 0x2c
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800961e:	2300      	movs	r3, #0
 8009620:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8009628:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 800962c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009630:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009632:	6838      	ldr	r0, [r7, #0]
 8009634:	4401      	add	r1, r0
 8009636:	b2d3      	uxtb	r3, r2
 8009638:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 800963a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800963e:	f04f 0200 	mov.w	r2, #0
 8009642:	f04f 0300 	mov.w	r3, #0
 8009646:	0a02      	lsrs	r2, r0, #8
 8009648:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800964c:	0a0b      	lsrs	r3, r1, #8
 800964e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009650:	3101      	adds	r1, #1
 8009652:	6838      	ldr	r0, [r7, #0]
 8009654:	4401      	add	r1, r0
 8009656:	b2d3      	uxtb	r3, r2
 8009658:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 800965a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800965e:	f04f 0200 	mov.w	r2, #0
 8009662:	f04f 0300 	mov.w	r3, #0
 8009666:	0c02      	lsrs	r2, r0, #16
 8009668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800966c:	0c0b      	lsrs	r3, r1, #16
 800966e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009670:	3102      	adds	r1, #2
 8009672:	6838      	ldr	r0, [r7, #0]
 8009674:	4401      	add	r1, r0
 8009676:	b2d3      	uxtb	r3, r2
 8009678:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 800967a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800967e:	f04f 0200 	mov.w	r2, #0
 8009682:	f04f 0300 	mov.w	r3, #0
 8009686:	0e02      	lsrs	r2, r0, #24
 8009688:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800968c:	0e0b      	lsrs	r3, r1, #24
 800968e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009690:	3103      	adds	r1, #3
 8009692:	6838      	ldr	r0, [r7, #0]
 8009694:	4401      	add	r1, r0
 8009696:	b2d3      	uxtb	r3, r2
 8009698:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 800969a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800969e:	f04f 0200 	mov.w	r2, #0
 80096a2:	f04f 0300 	mov.w	r3, #0
 80096a6:	000a      	movs	r2, r1
 80096a8:	2300      	movs	r3, #0
 80096aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80096ac:	3104      	adds	r1, #4
 80096ae:	6838      	ldr	r0, [r7, #0]
 80096b0:	4401      	add	r1, r0
 80096b2:	b2d3      	uxtb	r3, r2
 80096b4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 80096b6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80096ba:	f04f 0200 	mov.w	r2, #0
 80096be:	f04f 0300 	mov.w	r3, #0
 80096c2:	0a0a      	lsrs	r2, r1, #8
 80096c4:	2300      	movs	r3, #0
 80096c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80096c8:	3105      	adds	r1, #5
 80096ca:	6838      	ldr	r0, [r7, #0]
 80096cc:	4401      	add	r1, r0
 80096ce:	b2d3      	uxtb	r3, r2
 80096d0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 80096d2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80096d6:	f04f 0200 	mov.w	r2, #0
 80096da:	f04f 0300 	mov.w	r3, #0
 80096de:	0c0a      	lsrs	r2, r1, #16
 80096e0:	2300      	movs	r3, #0
 80096e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80096e4:	3106      	adds	r1, #6
 80096e6:	6838      	ldr	r0, [r7, #0]
 80096e8:	4401      	add	r1, r0
 80096ea:	b2d3      	uxtb	r3, r2
 80096ec:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 80096ee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80096f2:	f04f 0200 	mov.w	r2, #0
 80096f6:	f04f 0300 	mov.w	r3, #0
 80096fa:	0e0a      	lsrs	r2, r1, #24
 80096fc:	2300      	movs	r3, #0
 80096fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009700:	3107      	adds	r1, #7
 8009702:	6838      	ldr	r0, [r7, #0]
 8009704:	4401      	add	r1, r0
 8009706:	b2d3      	uxtb	r3, r2
 8009708:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 800970a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800970c:	3308      	adds	r3, #8
 800970e:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8009716:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 800971a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800971e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009720:	6838      	ldr	r0, [r7, #0]
 8009722:	4401      	add	r1, r0
 8009724:	b2d3      	uxtb	r3, r2
 8009726:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 8009728:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800972c:	f04f 0200 	mov.w	r2, #0
 8009730:	f04f 0300 	mov.w	r3, #0
 8009734:	0a02      	lsrs	r2, r0, #8
 8009736:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800973a:	0a0b      	lsrs	r3, r1, #8
 800973c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800973e:	3101      	adds	r1, #1
 8009740:	6838      	ldr	r0, [r7, #0]
 8009742:	4401      	add	r1, r0
 8009744:	b2d3      	uxtb	r3, r2
 8009746:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 8009748:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800974c:	f04f 0200 	mov.w	r2, #0
 8009750:	f04f 0300 	mov.w	r3, #0
 8009754:	0c02      	lsrs	r2, r0, #16
 8009756:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800975a:	0c0b      	lsrs	r3, r1, #16
 800975c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800975e:	3102      	adds	r1, #2
 8009760:	6838      	ldr	r0, [r7, #0]
 8009762:	4401      	add	r1, r0
 8009764:	b2d3      	uxtb	r3, r2
 8009766:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 8009768:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800976c:	f04f 0200 	mov.w	r2, #0
 8009770:	f04f 0300 	mov.w	r3, #0
 8009774:	0e02      	lsrs	r2, r0, #24
 8009776:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800977a:	0e0b      	lsrs	r3, r1, #24
 800977c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800977e:	3103      	adds	r1, #3
 8009780:	6838      	ldr	r0, [r7, #0]
 8009782:	4401      	add	r1, r0
 8009784:	b2d3      	uxtb	r3, r2
 8009786:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 8009788:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800978c:	f04f 0200 	mov.w	r2, #0
 8009790:	f04f 0300 	mov.w	r3, #0
 8009794:	000a      	movs	r2, r1
 8009796:	2300      	movs	r3, #0
 8009798:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800979a:	3104      	adds	r1, #4
 800979c:	6838      	ldr	r0, [r7, #0]
 800979e:	4401      	add	r1, r0
 80097a0:	b2d3      	uxtb	r3, r2
 80097a2:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 80097a4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80097a8:	f04f 0200 	mov.w	r2, #0
 80097ac:	f04f 0300 	mov.w	r3, #0
 80097b0:	0a0a      	lsrs	r2, r1, #8
 80097b2:	2300      	movs	r3, #0
 80097b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097b6:	3105      	adds	r1, #5
 80097b8:	6838      	ldr	r0, [r7, #0]
 80097ba:	4401      	add	r1, r0
 80097bc:	b2d3      	uxtb	r3, r2
 80097be:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 80097c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80097c4:	f04f 0200 	mov.w	r2, #0
 80097c8:	f04f 0300 	mov.w	r3, #0
 80097cc:	0c0a      	lsrs	r2, r1, #16
 80097ce:	2300      	movs	r3, #0
 80097d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097d2:	3106      	adds	r1, #6
 80097d4:	6838      	ldr	r0, [r7, #0]
 80097d6:	4401      	add	r1, r0
 80097d8:	b2d3      	uxtb	r3, r2
 80097da:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 80097dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80097e0:	f04f 0200 	mov.w	r2, #0
 80097e4:	f04f 0300 	mov.w	r3, #0
 80097e8:	0e0a      	lsrs	r2, r1, #24
 80097ea:	2300      	movs	r3, #0
 80097ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80097ee:	3107      	adds	r1, #7
 80097f0:	6838      	ldr	r0, [r7, #0]
 80097f2:	4401      	add	r1, r0
 80097f4:	b2d3      	uxtb	r3, r2
 80097f6:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 80097f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097fa:	3308      	adds	r3, #8
 80097fc:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.real = this->z;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8009804:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_z.base >> (8 * 0)) & 0xFF;
 8009808:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800980c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800980e:	6838      	ldr	r0, [r7, #0]
 8009810:	4401      	add	r1, r0
 8009812:	b2d3      	uxtb	r3, r2
 8009814:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_z.base >> (8 * 1)) & 0xFF;
 8009816:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800981a:	f04f 0200 	mov.w	r2, #0
 800981e:	f04f 0300 	mov.w	r3, #0
 8009822:	0a02      	lsrs	r2, r0, #8
 8009824:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009828:	0a0b      	lsrs	r3, r1, #8
 800982a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800982c:	3101      	adds	r1, #1
 800982e:	6838      	ldr	r0, [r7, #0]
 8009830:	4401      	add	r1, r0
 8009832:	b2d3      	uxtb	r3, r2
 8009834:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_z.base >> (8 * 2)) & 0xFF;
 8009836:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800983a:	f04f 0200 	mov.w	r2, #0
 800983e:	f04f 0300 	mov.w	r3, #0
 8009842:	0c02      	lsrs	r2, r0, #16
 8009844:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009848:	0c0b      	lsrs	r3, r1, #16
 800984a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800984c:	3102      	adds	r1, #2
 800984e:	6838      	ldr	r0, [r7, #0]
 8009850:	4401      	add	r1, r0
 8009852:	b2d3      	uxtb	r3, r2
 8009854:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_z.base >> (8 * 3)) & 0xFF;
 8009856:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800985a:	f04f 0200 	mov.w	r2, #0
 800985e:	f04f 0300 	mov.w	r3, #0
 8009862:	0e02      	lsrs	r2, r0, #24
 8009864:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8009868:	0e0b      	lsrs	r3, r1, #24
 800986a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800986c:	3103      	adds	r1, #3
 800986e:	6838      	ldr	r0, [r7, #0]
 8009870:	4401      	add	r1, r0
 8009872:	b2d3      	uxtb	r3, r2
 8009874:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_z.base >> (8 * 4)) & 0xFF;
 8009876:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800987a:	f04f 0200 	mov.w	r2, #0
 800987e:	f04f 0300 	mov.w	r3, #0
 8009882:	000a      	movs	r2, r1
 8009884:	2300      	movs	r3, #0
 8009886:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009888:	3104      	adds	r1, #4
 800988a:	6838      	ldr	r0, [r7, #0]
 800988c:	4401      	add	r1, r0
 800988e:	b2d3      	uxtb	r3, r2
 8009890:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_z.base >> (8 * 5)) & 0xFF;
 8009892:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009896:	f04f 0200 	mov.w	r2, #0
 800989a:	f04f 0300 	mov.w	r3, #0
 800989e:	0a0a      	lsrs	r2, r1, #8
 80098a0:	2300      	movs	r3, #0
 80098a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098a4:	3105      	adds	r1, #5
 80098a6:	6838      	ldr	r0, [r7, #0]
 80098a8:	4401      	add	r1, r0
 80098aa:	b2d3      	uxtb	r3, r2
 80098ac:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_z.base >> (8 * 6)) & 0xFF;
 80098ae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80098b2:	f04f 0200 	mov.w	r2, #0
 80098b6:	f04f 0300 	mov.w	r3, #0
 80098ba:	0c0a      	lsrs	r2, r1, #16
 80098bc:	2300      	movs	r3, #0
 80098be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098c0:	3106      	adds	r1, #6
 80098c2:	6838      	ldr	r0, [r7, #0]
 80098c4:	4401      	add	r1, r0
 80098c6:	b2d3      	uxtb	r3, r2
 80098c8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_z.base >> (8 * 7)) & 0xFF;
 80098ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80098ce:	f04f 0200 	mov.w	r2, #0
 80098d2:	f04f 0300 	mov.w	r3, #0
 80098d6:	0e0a      	lsrs	r2, r1, #24
 80098d8:	2300      	movs	r3, #0
 80098da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80098dc:	3107      	adds	r1, #7
 80098de:	6838      	ldr	r0, [r7, #0]
 80098e0:	4401      	add	r1, r0
 80098e2:	b2d3      	uxtb	r3, r2
 80098e4:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->z);
 80098e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e8:	3308      	adds	r3, #8
 80098ea:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 80098ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80098ee:	4618      	mov	r0, r3
 80098f0:	372c      	adds	r7, #44	; 0x2c
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr

080098fa <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80098fa:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80098fe:	b0eb      	sub	sp, #428	; 0x1ac
 8009900:	af00      	add	r7, sp, #0
 8009902:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 8009906:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 800990a:	2300      	movs	r3, #0
 800990c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 8009910:	f04f 0200 	mov.w	r2, #0
 8009914:	f04f 0300 	mov.w	r3, #0
 8009918:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800991c:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8009920:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8009924:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009928:	4413      	add	r3, r2
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2200      	movs	r2, #0
 8009930:	461c      	mov	r4, r3
 8009932:	4615      	mov	r5, r2
 8009934:	ea40 0804 	orr.w	r8, r0, r4
 8009938:	ea41 0905 	orr.w	r9, r1, r5
 800993c:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009940:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8009944:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009948:	1c5a      	adds	r2, r3, #1
 800994a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800994e:	4413      	add	r3, r2
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	b2db      	uxtb	r3, r3
 8009954:	2200      	movs	r2, #0
 8009956:	469a      	mov	sl, r3
 8009958:	4693      	mov	fp, r2
 800995a:	f04f 0200 	mov.w	r2, #0
 800995e:	f04f 0300 	mov.w	r3, #0
 8009962:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8009966:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 800996a:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800996e:	ea40 0402 	orr.w	r4, r0, r2
 8009972:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 8009976:	430b      	orrs	r3, r1
 8009978:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800997c:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8009980:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009984:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8009988:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800998c:	1c9a      	adds	r2, r3, #2
 800998e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009992:	4413      	add	r3, r2
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2200      	movs	r2, #0
 800999a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 800999e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 80099a2:	f04f 0200 	mov.w	r2, #0
 80099a6:	f04f 0300 	mov.w	r3, #0
 80099aa:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 80099ae:	464c      	mov	r4, r9
 80099b0:	0423      	lsls	r3, r4, #16
 80099b2:	4644      	mov	r4, r8
 80099b4:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 80099b8:	4644      	mov	r4, r8
 80099ba:	0422      	lsls	r2, r4, #16
 80099bc:	ea40 0402 	orr.w	r4, r0, r2
 80099c0:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 80099c4:	430b      	orrs	r3, r1
 80099c6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 80099ca:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 80099ce:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80099d2:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 80099d6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80099da:	1cda      	adds	r2, r3, #3
 80099dc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80099e0:	4413      	add	r3, r2
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	2200      	movs	r2, #0
 80099e8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80099ec:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 80099f0:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80099f4:	4623      	mov	r3, r4
 80099f6:	0a1b      	lsrs	r3, r3, #8
 80099f8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80099fc:	4623      	mov	r3, r4
 80099fe:	061b      	lsls	r3, r3, #24
 8009a00:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8009a04:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8009a08:	4623      	mov	r3, r4
 8009a0a:	4303      	orrs	r3, r0
 8009a0c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8009a10:	462b      	mov	r3, r5
 8009a12:	430b      	orrs	r3, r1
 8009a14:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8009a18:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 8009a1c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8009a20:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8009a24:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009a28:	1d1a      	adds	r2, r3, #4
 8009a2a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009a2e:	4413      	add	r3, r2
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	2200      	movs	r2, #0
 8009a36:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8009a3a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8009a3e:	f04f 0200 	mov.w	r2, #0
 8009a42:	f04f 0300 	mov.w	r3, #0
 8009a46:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 8009a4a:	0023      	movs	r3, r4
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	ea40 0402 	orr.w	r4, r0, r2
 8009a52:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 8009a56:	430b      	orrs	r3, r1
 8009a58:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8009a5c:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8009a60:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8009a64:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8009a68:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009a6c:	1d5a      	adds	r2, r3, #5
 8009a6e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009a72:	4413      	add	r3, r2
 8009a74:	781b      	ldrb	r3, [r3, #0]
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8009a7e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8009a82:	f04f 0200 	mov.w	r2, #0
 8009a86:	f04f 0300 	mov.w	r3, #0
 8009a8a:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 8009a8e:	0223      	lsls	r3, r4, #8
 8009a90:	2200      	movs	r2, #0
 8009a92:	ea40 0402 	orr.w	r4, r0, r2
 8009a96:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 8009a9a:	430b      	orrs	r3, r1
 8009a9c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8009aa0:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 8009aa4:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8009aa8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8009aac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009ab0:	1d9a      	adds	r2, r3, #6
 8009ab2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009ab6:	4413      	add	r3, r2
 8009ab8:	781b      	ldrb	r3, [r3, #0]
 8009aba:	b2db      	uxtb	r3, r3
 8009abc:	2200      	movs	r2, #0
 8009abe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8009ac2:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 8009ac6:	f04f 0200 	mov.w	r2, #0
 8009aca:	f04f 0300 	mov.w	r3, #0
 8009ace:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 8009ad2:	0423      	lsls	r3, r4, #16
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	ea40 0402 	orr.w	r4, r0, r2
 8009ada:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 8009ade:	430b      	orrs	r3, r1
 8009ae0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8009ae4:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 8009ae8:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8009aec:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8009af0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009af4:	1dda      	adds	r2, r3, #7
 8009af6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009afa:	4413      	add	r3, r2
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	2200      	movs	r2, #0
 8009b02:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8009b06:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8009b0a:	f04f 0200 	mov.w	r2, #0
 8009b0e:	f04f 0300 	mov.w	r3, #0
 8009b12:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 8009b16:	0623      	lsls	r3, r4, #24
 8009b18:	2200      	movs	r2, #0
 8009b1a:	ea40 0402 	orr.w	r4, r0, r2
 8009b1e:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 8009b22:	430b      	orrs	r3, r1
 8009b24:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8009b28:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 8009b2c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 8009b30:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 8009b34:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8009b38:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 8009b3c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009b40:	3308      	adds	r3, #8
 8009b42:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 8009b46:	f04f 0200 	mov.w	r2, #0
 8009b4a:	f04f 0300 	mov.w	r3, #0
 8009b4e:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8009b52:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009b56:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8009b5a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009b5e:	4413      	add	r3, r2
 8009b60:	781b      	ldrb	r3, [r3, #0]
 8009b62:	b2db      	uxtb	r3, r3
 8009b64:	2200      	movs	r2, #0
 8009b66:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8009b6a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8009b6e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8009b72:	4623      	mov	r3, r4
 8009b74:	4303      	orrs	r3, r0
 8009b76:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009b7a:	462b      	mov	r3, r5
 8009b7c:	430b      	orrs	r3, r1
 8009b7e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009b82:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8009b86:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009b8a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009b8e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009b92:	1c5a      	adds	r2, r3, #1
 8009b94:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009b98:	4413      	add	r3, r2
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	b2db      	uxtb	r3, r3
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009ba4:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8009ba8:	f04f 0200 	mov.w	r2, #0
 8009bac:	f04f 0300 	mov.w	r3, #0
 8009bb0:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8009bb4:	464c      	mov	r4, r9
 8009bb6:	0223      	lsls	r3, r4, #8
 8009bb8:	4644      	mov	r4, r8
 8009bba:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009bbe:	4644      	mov	r4, r8
 8009bc0:	0222      	lsls	r2, r4, #8
 8009bc2:	ea40 0402 	orr.w	r4, r0, r2
 8009bc6:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 8009bca:	430b      	orrs	r3, r1
 8009bcc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009bd0:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 8009bd4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009bd8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009bdc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009be0:	1c9a      	adds	r2, r3, #2
 8009be2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009be6:	4413      	add	r3, r2
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	b2db      	uxtb	r3, r3
 8009bec:	2200      	movs	r2, #0
 8009bee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009bf2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009bf6:	f04f 0200 	mov.w	r2, #0
 8009bfa:	f04f 0300 	mov.w	r3, #0
 8009bfe:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8009c02:	464c      	mov	r4, r9
 8009c04:	0423      	lsls	r3, r4, #16
 8009c06:	4644      	mov	r4, r8
 8009c08:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8009c0c:	4644      	mov	r4, r8
 8009c0e:	0422      	lsls	r2, r4, #16
 8009c10:	ea40 0402 	orr.w	r4, r0, r2
 8009c14:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 8009c18:	430b      	orrs	r3, r1
 8009c1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009c1e:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 8009c22:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009c26:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009c2a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009c2e:	1cda      	adds	r2, r3, #3
 8009c30:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009c34:	4413      	add	r3, r2
 8009c36:	781b      	ldrb	r3, [r3, #0]
 8009c38:	b2db      	uxtb	r3, r3
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009c40:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009c44:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8009c48:	4623      	mov	r3, r4
 8009c4a:	0a1b      	lsrs	r3, r3, #8
 8009c4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009c50:	4623      	mov	r3, r4
 8009c52:	061b      	lsls	r3, r3, #24
 8009c54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c58:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8009c5c:	4623      	mov	r3, r4
 8009c5e:	4303      	orrs	r3, r0
 8009c60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c64:	462b      	mov	r3, r5
 8009c66:	430b      	orrs	r3, r1
 8009c68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009c6c:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8009c70:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8009c74:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009c78:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009c7c:	1d1a      	adds	r2, r3, #4
 8009c7e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009c82:	4413      	add	r3, r2
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	2200      	movs	r2, #0
 8009c8a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009c8e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009c92:	f04f 0200 	mov.w	r2, #0
 8009c96:	f04f 0300 	mov.w	r3, #0
 8009c9a:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 8009c9e:	0023      	movs	r3, r4
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	ea40 0402 	orr.w	r4, r0, r2
 8009ca6:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 8009caa:	430b      	orrs	r3, r1
 8009cac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009cb0:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8009cb4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8009cb8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009cbc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009cc0:	1d5a      	adds	r2, r3, #5
 8009cc2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009cc6:	4413      	add	r3, r2
 8009cc8:	781b      	ldrb	r3, [r3, #0]
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009cd2:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8009cd6:	f04f 0200 	mov.w	r2, #0
 8009cda:	f04f 0300 	mov.w	r3, #0
 8009cde:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 8009ce2:	0223      	lsls	r3, r4, #8
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	ea40 0402 	orr.w	r4, r0, r2
 8009cea:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8009cee:	430b      	orrs	r3, r1
 8009cf0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009cf4:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8009cf8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8009cfc:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009d00:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009d04:	1d9a      	adds	r2, r3, #6
 8009d06:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009d0a:	4413      	add	r3, r2
 8009d0c:	781b      	ldrb	r3, [r3, #0]
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	2200      	movs	r2, #0
 8009d12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009d16:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009d1a:	f04f 0200 	mov.w	r2, #0
 8009d1e:	f04f 0300 	mov.w	r3, #0
 8009d22:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8009d26:	0423      	lsls	r3, r4, #16
 8009d28:	2200      	movs	r2, #0
 8009d2a:	ea40 0402 	orr.w	r4, r0, r2
 8009d2e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8009d32:	430b      	orrs	r3, r1
 8009d34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009d38:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8009d3c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8009d40:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009d44:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009d48:	1dda      	adds	r2, r3, #7
 8009d4a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009d4e:	4413      	add	r3, r2
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	b2db      	uxtb	r3, r3
 8009d54:	2200      	movs	r2, #0
 8009d56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009d5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009d5e:	f04f 0200 	mov.w	r2, #0
 8009d62:	f04f 0300 	mov.w	r3, #0
 8009d66:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 8009d6a:	0623      	lsls	r3, r4, #24
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	ea40 0402 	orr.w	r4, r0, r2
 8009d72:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 8009d76:	430b      	orrs	r3, r1
 8009d78:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009d7c:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8009d80:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 8009d84:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8009d88:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8009d8c:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 8009d90:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009d94:	3308      	adds	r3, #8
 8009d96:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_z;
      u_z.base = 0;
 8009d9a:	f04f 0200 	mov.w	r2, #0
 8009d9e:	f04f 0300 	mov.w	r3, #0
 8009da2:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8009da6:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8009daa:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 8009dae:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009db2:	4413      	add	r3, r2
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	b2db      	uxtb	r3, r3
 8009db8:	2200      	movs	r2, #0
 8009dba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009dbe:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8009dc2:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8009dc6:	4623      	mov	r3, r4
 8009dc8:	4303      	orrs	r3, r0
 8009dca:	67bb      	str	r3, [r7, #120]	; 0x78
 8009dcc:	462b      	mov	r3, r5
 8009dce:	430b      	orrs	r3, r1
 8009dd0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009dd2:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8009dd6:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8009dda:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8009dde:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009de2:	1c5a      	adds	r2, r3, #1
 8009de4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009de8:	4413      	add	r3, r2
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	2200      	movs	r2, #0
 8009df0:	673b      	str	r3, [r7, #112]	; 0x70
 8009df2:	677a      	str	r2, [r7, #116]	; 0x74
 8009df4:	f04f 0200 	mov.w	r2, #0
 8009df8:	f04f 0300 	mov.w	r3, #0
 8009dfc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009e00:	464c      	mov	r4, r9
 8009e02:	0223      	lsls	r3, r4, #8
 8009e04:	4644      	mov	r4, r8
 8009e06:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009e0a:	4644      	mov	r4, r8
 8009e0c:	0222      	lsls	r2, r4, #8
 8009e0e:	ea40 0402 	orr.w	r4, r0, r2
 8009e12:	66bc      	str	r4, [r7, #104]	; 0x68
 8009e14:	430b      	orrs	r3, r1
 8009e16:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009e18:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8009e1c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8009e20:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8009e24:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009e28:	1c9a      	adds	r2, r3, #2
 8009e2a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009e2e:	4413      	add	r3, r2
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	2200      	movs	r2, #0
 8009e36:	663b      	str	r3, [r7, #96]	; 0x60
 8009e38:	667a      	str	r2, [r7, #100]	; 0x64
 8009e3a:	f04f 0200 	mov.w	r2, #0
 8009e3e:	f04f 0300 	mov.w	r3, #0
 8009e42:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009e46:	464c      	mov	r4, r9
 8009e48:	0423      	lsls	r3, r4, #16
 8009e4a:	4644      	mov	r4, r8
 8009e4c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8009e50:	4644      	mov	r4, r8
 8009e52:	0422      	lsls	r2, r4, #16
 8009e54:	ea40 0402 	orr.w	r4, r0, r2
 8009e58:	65bc      	str	r4, [r7, #88]	; 0x58
 8009e5a:	430b      	orrs	r3, r1
 8009e5c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009e5e:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8009e62:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8009e66:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8009e6a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009e6e:	1cda      	adds	r2, r3, #3
 8009e70:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009e74:	4413      	add	r3, r2
 8009e76:	781b      	ldrb	r3, [r3, #0]
 8009e78:	b2db      	uxtb	r3, r3
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	653b      	str	r3, [r7, #80]	; 0x50
 8009e7e:	657a      	str	r2, [r7, #84]	; 0x54
 8009e80:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8009e84:	4623      	mov	r3, r4
 8009e86:	0a1b      	lsrs	r3, r3, #8
 8009e88:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e8a:	4623      	mov	r3, r4
 8009e8c:	061b      	lsls	r3, r3, #24
 8009e8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009e90:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8009e94:	4623      	mov	r3, r4
 8009e96:	4303      	orrs	r3, r0
 8009e98:	643b      	str	r3, [r7, #64]	; 0x40
 8009e9a:	462b      	mov	r3, r5
 8009e9c:	430b      	orrs	r3, r1
 8009e9e:	647b      	str	r3, [r7, #68]	; 0x44
 8009ea0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8009ea4:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 8009ea8:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8009eac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009eb0:	1d1a      	adds	r2, r3, #4
 8009eb2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009eb6:	4413      	add	r3, r2
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	b2db      	uxtb	r3, r3
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ec0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009ec2:	f04f 0200 	mov.w	r2, #0
 8009ec6:	f04f 0300 	mov.w	r3, #0
 8009eca:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8009ecc:	0023      	movs	r3, r4
 8009ece:	2200      	movs	r2, #0
 8009ed0:	ea40 0402 	orr.w	r4, r0, r2
 8009ed4:	633c      	str	r4, [r7, #48]	; 0x30
 8009ed6:	430b      	orrs	r3, r1
 8009ed8:	637b      	str	r3, [r7, #52]	; 0x34
 8009eda:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8009ede:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 8009ee2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8009ee6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009eea:	1d5a      	adds	r2, r3, #5
 8009eec:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8009ef0:	4413      	add	r3, r2
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8009efa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009efc:	f04f 0200 	mov.w	r2, #0
 8009f00:	f04f 0300 	mov.w	r3, #0
 8009f04:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8009f06:	0223      	lsls	r3, r4, #8
 8009f08:	2200      	movs	r2, #0
 8009f0a:	ea40 0402 	orr.w	r4, r0, r2
 8009f0e:	623c      	str	r4, [r7, #32]
 8009f10:	430b      	orrs	r3, r1
 8009f12:	627b      	str	r3, [r7, #36]	; 0x24
 8009f14:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009f18:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 8009f1c:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8009f20:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009f24:	3306      	adds	r3, #6
 8009f26:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8009f2a:	4413      	add	r3, r2
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	2200      	movs	r2, #0
 8009f32:	61bb      	str	r3, [r7, #24]
 8009f34:	61fa      	str	r2, [r7, #28]
 8009f36:	f04f 0200 	mov.w	r2, #0
 8009f3a:	f04f 0300 	mov.w	r3, #0
 8009f3e:	69bc      	ldr	r4, [r7, #24]
 8009f40:	0423      	lsls	r3, r4, #16
 8009f42:	2200      	movs	r2, #0
 8009f44:	ea40 0402 	orr.w	r4, r0, r2
 8009f48:	613c      	str	r4, [r7, #16]
 8009f4a:	430b      	orrs	r3, r1
 8009f4c:	617b      	str	r3, [r7, #20]
 8009f4e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009f52:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_z.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 8009f56:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8009f5a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009f5e:	3307      	adds	r3, #7
 8009f60:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8009f64:	4413      	add	r3, r2
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	60bb      	str	r3, [r7, #8]
 8009f6e:	60fa      	str	r2, [r7, #12]
 8009f70:	f04f 0200 	mov.w	r2, #0
 8009f74:	f04f 0300 	mov.w	r3, #0
 8009f78:	68bc      	ldr	r4, [r7, #8]
 8009f7a:	0623      	lsls	r3, r4, #24
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	ea40 0402 	orr.w	r4, r0, r2
 8009f82:	603c      	str	r4, [r7, #0]
 8009f84:	430b      	orrs	r3, r1
 8009f86:	607b      	str	r3, [r7, #4]
 8009f88:	e9d7 3400 	ldrd	r3, r4, [r7]
 8009f8c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->z = u_z.real;
 8009f90:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8009f94:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 8009f98:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->z);
 8009f9c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8009fa0:	3308      	adds	r3, #8
 8009fa2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 8009fa6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 8009faa:	4618      	mov	r0, r3
 8009fac:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8009fb6:	4770      	bx	lr

08009fb8 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 8009fb8:	b480      	push	{r7}
 8009fba:	b083      	sub	sp, #12
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	4b03      	ldr	r3, [pc, #12]	; (8009fd0 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	370c      	adds	r7, #12
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr
 8009fce:	bf00      	nop
 8009fd0:	080181d4 	.word	0x080181d4

08009fd4 <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 8009fd4:	b480      	push	{r7}
 8009fd6:	b083      	sub	sp, #12
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	4b03      	ldr	r3, [pc, #12]	; (8009fec <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 8009fde:	4618      	mov	r0, r3
 8009fe0:	370c      	adds	r7, #12
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr
 8009fea:	bf00      	nop
 8009fec:	080181ec 	.word	0x080181ec

08009ff0 <_ZN13geometry_msgs5TwistC1Ev>:
      typedef geometry_msgs::Vector3 _linear_type;
      _linear_type linear;
      typedef geometry_msgs::Vector3 _angular_type;
      _angular_type angular;

    Twist():
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b082      	sub	sp, #8
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
      linear(),
      angular()
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fe fa96 	bl	800852c <_ZN3ros3MsgC1Ev>
 800a000:	4a08      	ldr	r2, [pc, #32]	; (800a024 <_ZN13geometry_msgs5TwistC1Ev+0x34>)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	601a      	str	r2, [r3, #0]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	3308      	adds	r3, #8
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7ff fada 	bl	80095c4 <_ZN13geometry_msgs7Vector3C1Ev>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	3328      	adds	r3, #40	; 0x28
 800a014:	4618      	mov	r0, r3
 800a016:	f7ff fad5 	bl	80095c4 <_ZN13geometry_msgs7Vector3C1Ev>
    {
    }
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	4618      	mov	r0, r3
 800a01e:	3708      	adds	r7, #8
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}
 800a024:	08018350 	.word	0x08018350

0800a028 <_ZNK13geometry_msgs5Twist9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800a028:	b580      	push	{r7, lr}
 800a02a:	b084      	sub	sp, #16
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800a032:	2300      	movs	r3, #0
 800a034:	60fb      	str	r3, [r7, #12]
      offset += this->linear.serialize(outbuffer + offset);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	f103 0008 	add.w	r0, r3, #8
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	683a      	ldr	r2, [r7, #0]
 800a040:	4413      	add	r3, r2
 800a042:	4619      	mov	r1, r3
 800a044:	f7ff fae6 	bl	8009614 <_ZNK13geometry_msgs7Vector39serializeEPh>
 800a048:	4602      	mov	r2, r0
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	4413      	add	r3, r2
 800a04e:	60fb      	str	r3, [r7, #12]
      offset += this->angular.serialize(outbuffer + offset);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	683a      	ldr	r2, [r7, #0]
 800a05a:	4413      	add	r3, r2
 800a05c:	4619      	mov	r1, r3
 800a05e:	f7ff fad9 	bl	8009614 <_ZNK13geometry_msgs7Vector39serializeEPh>
 800a062:	4602      	mov	r2, r0
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	4413      	add	r3, r2
 800a068:	60fb      	str	r3, [r7, #12]
      return offset;
 800a06a:	68fb      	ldr	r3, [r7, #12]
    }
 800a06c:	4618      	mov	r0, r3
 800a06e:	3710      	adds	r7, #16
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <_ZN13geometry_msgs5Twist11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800a07e:	2300      	movs	r3, #0
 800a080:	60fb      	str	r3, [r7, #12]
      offset += this->linear.deserialize(inbuffer + offset);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	f103 0008 	add.w	r0, r3, #8
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	683a      	ldr	r2, [r7, #0]
 800a08c:	4413      	add	r3, r2
 800a08e:	4619      	mov	r1, r3
 800a090:	f7ff fc33 	bl	80098fa <_ZN13geometry_msgs7Vector311deserializeEPh>
 800a094:	4602      	mov	r2, r0
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	4413      	add	r3, r2
 800a09a:	60fb      	str	r3, [r7, #12]
      offset += this->angular.deserialize(inbuffer + offset);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	683a      	ldr	r2, [r7, #0]
 800a0a6:	4413      	add	r3, r2
 800a0a8:	4619      	mov	r1, r3
 800a0aa:	f7ff fc26 	bl	80098fa <_ZN13geometry_msgs7Vector311deserializeEPh>
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	4413      	add	r3, r2
 800a0b4:	60fb      	str	r3, [r7, #12]
     return offset;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
    }
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3710      	adds	r7, #16
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <_ZN13geometry_msgs5Twist7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Twist"; };
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	4b03      	ldr	r3, [pc, #12]	; (800a0d8 <_ZN13geometry_msgs5Twist7getTypeEv+0x18>)
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	370c      	adds	r7, #12
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop
 800a0d8:	08018210 	.word	0x08018210

0800a0dc <_ZN13geometry_msgs5Twist6getMD5Ev>:
    const char * getMD5(){ return "9f195f881246fdfa2798d1d3eebca84a"; };
 800a0dc:	b480      	push	{r7}
 800a0de:	b083      	sub	sp, #12
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	4b03      	ldr	r3, [pc, #12]	; (800a0f4 <_ZN13geometry_msgs5Twist6getMD5Ev+0x18>)
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	370c      	adds	r7, #12
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr
 800a0f2:	bf00      	nop
 800a0f4:	08018224 	.word	0x08018224

0800a0f8 <_ZN13geometry_msgs6Pose2DC1Ev>:
      typedef double _y_type;
      _y_type y;
      typedef double _theta_type;
      _theta_type theta;

    Pose2D():
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b082      	sub	sp, #8
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      theta(0)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	4618      	mov	r0, r3
 800a104:	f7fe fa12 	bl	800852c <_ZN3ros3MsgC1Ev>
 800a108:	4a0e      	ldr	r2, [pc, #56]	; (800a144 <_ZN13geometry_msgs6Pose2DC1Ev+0x4c>)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	601a      	str	r2, [r3, #0]
 800a10e:	6879      	ldr	r1, [r7, #4]
 800a110:	f04f 0200 	mov.w	r2, #0
 800a114:	f04f 0300 	mov.w	r3, #0
 800a118:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800a11c:	6879      	ldr	r1, [r7, #4]
 800a11e:	f04f 0200 	mov.w	r2, #0
 800a122:	f04f 0300 	mov.w	r3, #0
 800a126:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800a12a:	6879      	ldr	r1, [r7, #4]
 800a12c:	f04f 0200 	mov.w	r2, #0
 800a130:	f04f 0300 	mov.w	r3, #0
 800a134:	e9c1 2306 	strd	r2, r3, [r1, #24]
    {
    }
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4618      	mov	r0, r3
 800a13c:	3708      	adds	r7, #8
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}
 800a142:	bf00      	nop
 800a144:	08018338 	.word	0x08018338

0800a148 <_ZNK13geometry_msgs6Pose2D9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 800a148:	b480      	push	{r7}
 800a14a:	b08b      	sub	sp, #44	; 0x2c
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800a152:	2300      	movs	r3, #0
 800a154:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.real = this->x;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800a15c:	e9c7 2306 	strd	r2, r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_x.base >> (8 * 0)) & 0xFF;
 800a160:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a164:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a166:	6838      	ldr	r0, [r7, #0]
 800a168:	4401      	add	r1, r0
 800a16a:	b2d3      	uxtb	r3, r2
 800a16c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_x.base >> (8 * 1)) & 0xFF;
 800a16e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a172:	f04f 0200 	mov.w	r2, #0
 800a176:	f04f 0300 	mov.w	r3, #0
 800a17a:	0a02      	lsrs	r2, r0, #8
 800a17c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a180:	0a0b      	lsrs	r3, r1, #8
 800a182:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a184:	3101      	adds	r1, #1
 800a186:	6838      	ldr	r0, [r7, #0]
 800a188:	4401      	add	r1, r0
 800a18a:	b2d3      	uxtb	r3, r2
 800a18c:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_x.base >> (8 * 2)) & 0xFF;
 800a18e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a192:	f04f 0200 	mov.w	r2, #0
 800a196:	f04f 0300 	mov.w	r3, #0
 800a19a:	0c02      	lsrs	r2, r0, #16
 800a19c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800a1a0:	0c0b      	lsrs	r3, r1, #16
 800a1a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1a4:	3102      	adds	r1, #2
 800a1a6:	6838      	ldr	r0, [r7, #0]
 800a1a8:	4401      	add	r1, r0
 800a1aa:	b2d3      	uxtb	r3, r2
 800a1ac:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_x.base >> (8 * 3)) & 0xFF;
 800a1ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a1b2:	f04f 0200 	mov.w	r2, #0
 800a1b6:	f04f 0300 	mov.w	r3, #0
 800a1ba:	0e02      	lsrs	r2, r0, #24
 800a1bc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a1c0:	0e0b      	lsrs	r3, r1, #24
 800a1c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1c4:	3103      	adds	r1, #3
 800a1c6:	6838      	ldr	r0, [r7, #0]
 800a1c8:	4401      	add	r1, r0
 800a1ca:	b2d3      	uxtb	r3, r2
 800a1cc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_x.base >> (8 * 4)) & 0xFF;
 800a1ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a1d2:	f04f 0200 	mov.w	r2, #0
 800a1d6:	f04f 0300 	mov.w	r3, #0
 800a1da:	000a      	movs	r2, r1
 800a1dc:	2300      	movs	r3, #0
 800a1de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1e0:	3104      	adds	r1, #4
 800a1e2:	6838      	ldr	r0, [r7, #0]
 800a1e4:	4401      	add	r1, r0
 800a1e6:	b2d3      	uxtb	r3, r2
 800a1e8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_x.base >> (8 * 5)) & 0xFF;
 800a1ea:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a1ee:	f04f 0200 	mov.w	r2, #0
 800a1f2:	f04f 0300 	mov.w	r3, #0
 800a1f6:	0a0a      	lsrs	r2, r1, #8
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1fc:	3105      	adds	r1, #5
 800a1fe:	6838      	ldr	r0, [r7, #0]
 800a200:	4401      	add	r1, r0
 800a202:	b2d3      	uxtb	r3, r2
 800a204:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_x.base >> (8 * 6)) & 0xFF;
 800a206:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a20a:	f04f 0200 	mov.w	r2, #0
 800a20e:	f04f 0300 	mov.w	r3, #0
 800a212:	0c0a      	lsrs	r2, r1, #16
 800a214:	2300      	movs	r3, #0
 800a216:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a218:	3106      	adds	r1, #6
 800a21a:	6838      	ldr	r0, [r7, #0]
 800a21c:	4401      	add	r1, r0
 800a21e:	b2d3      	uxtb	r3, r2
 800a220:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_x.base >> (8 * 7)) & 0xFF;
 800a222:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a226:	f04f 0200 	mov.w	r2, #0
 800a22a:	f04f 0300 	mov.w	r3, #0
 800a22e:	0e0a      	lsrs	r2, r1, #24
 800a230:	2300      	movs	r3, #0
 800a232:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a234:	3107      	adds	r1, #7
 800a236:	6838      	ldr	r0, [r7, #0]
 800a238:	4401      	add	r1, r0
 800a23a:	b2d3      	uxtb	r3, r2
 800a23c:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->x);
 800a23e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a240:	3308      	adds	r3, #8
 800a242:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.real = this->y;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800a24a:	e9c7 2304 	strd	r2, r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_y.base >> (8 * 0)) & 0xFF;
 800a24e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a252:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a254:	6838      	ldr	r0, [r7, #0]
 800a256:	4401      	add	r1, r0
 800a258:	b2d3      	uxtb	r3, r2
 800a25a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_y.base >> (8 * 1)) & 0xFF;
 800a25c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a260:	f04f 0200 	mov.w	r2, #0
 800a264:	f04f 0300 	mov.w	r3, #0
 800a268:	0a02      	lsrs	r2, r0, #8
 800a26a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a26e:	0a0b      	lsrs	r3, r1, #8
 800a270:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a272:	3101      	adds	r1, #1
 800a274:	6838      	ldr	r0, [r7, #0]
 800a276:	4401      	add	r1, r0
 800a278:	b2d3      	uxtb	r3, r2
 800a27a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_y.base >> (8 * 2)) & 0xFF;
 800a27c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a280:	f04f 0200 	mov.w	r2, #0
 800a284:	f04f 0300 	mov.w	r3, #0
 800a288:	0c02      	lsrs	r2, r0, #16
 800a28a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800a28e:	0c0b      	lsrs	r3, r1, #16
 800a290:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a292:	3102      	adds	r1, #2
 800a294:	6838      	ldr	r0, [r7, #0]
 800a296:	4401      	add	r1, r0
 800a298:	b2d3      	uxtb	r3, r2
 800a29a:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_y.base >> (8 * 3)) & 0xFF;
 800a29c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a2a0:	f04f 0200 	mov.w	r2, #0
 800a2a4:	f04f 0300 	mov.w	r3, #0
 800a2a8:	0e02      	lsrs	r2, r0, #24
 800a2aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a2ae:	0e0b      	lsrs	r3, r1, #24
 800a2b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2b2:	3103      	adds	r1, #3
 800a2b4:	6838      	ldr	r0, [r7, #0]
 800a2b6:	4401      	add	r1, r0
 800a2b8:	b2d3      	uxtb	r3, r2
 800a2ba:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_y.base >> (8 * 4)) & 0xFF;
 800a2bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a2c0:	f04f 0200 	mov.w	r2, #0
 800a2c4:	f04f 0300 	mov.w	r3, #0
 800a2c8:	000a      	movs	r2, r1
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2ce:	3104      	adds	r1, #4
 800a2d0:	6838      	ldr	r0, [r7, #0]
 800a2d2:	4401      	add	r1, r0
 800a2d4:	b2d3      	uxtb	r3, r2
 800a2d6:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_y.base >> (8 * 5)) & 0xFF;
 800a2d8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a2dc:	f04f 0200 	mov.w	r2, #0
 800a2e0:	f04f 0300 	mov.w	r3, #0
 800a2e4:	0a0a      	lsrs	r2, r1, #8
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a2ea:	3105      	adds	r1, #5
 800a2ec:	6838      	ldr	r0, [r7, #0]
 800a2ee:	4401      	add	r1, r0
 800a2f0:	b2d3      	uxtb	r3, r2
 800a2f2:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_y.base >> (8 * 6)) & 0xFF;
 800a2f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a2f8:	f04f 0200 	mov.w	r2, #0
 800a2fc:	f04f 0300 	mov.w	r3, #0
 800a300:	0c0a      	lsrs	r2, r1, #16
 800a302:	2300      	movs	r3, #0
 800a304:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a306:	3106      	adds	r1, #6
 800a308:	6838      	ldr	r0, [r7, #0]
 800a30a:	4401      	add	r1, r0
 800a30c:	b2d3      	uxtb	r3, r2
 800a30e:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_y.base >> (8 * 7)) & 0xFF;
 800a310:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a314:	f04f 0200 	mov.w	r2, #0
 800a318:	f04f 0300 	mov.w	r3, #0
 800a31c:	0e0a      	lsrs	r2, r1, #24
 800a31e:	2300      	movs	r3, #0
 800a320:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a322:	3107      	adds	r1, #7
 800a324:	6838      	ldr	r0, [r7, #0]
 800a326:	4401      	add	r1, r0
 800a328:	b2d3      	uxtb	r3, r2
 800a32a:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->y);
 800a32c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a32e:	3308      	adds	r3, #8
 800a330:	627b      	str	r3, [r7, #36]	; 0x24
      union {
        double real;
        uint64_t base;
      } u_theta;
      u_theta.real = this->theta;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800a338:	e9c7 2302 	strd	r2, r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_theta.base >> (8 * 0)) & 0xFF;
 800a33c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a340:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a342:	6838      	ldr	r0, [r7, #0]
 800a344:	4401      	add	r1, r0
 800a346:	b2d3      	uxtb	r3, r2
 800a348:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 1) = (u_theta.base >> (8 * 1)) & 0xFF;
 800a34a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a34e:	f04f 0200 	mov.w	r2, #0
 800a352:	f04f 0300 	mov.w	r3, #0
 800a356:	0a02      	lsrs	r2, r0, #8
 800a358:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a35c:	0a0b      	lsrs	r3, r1, #8
 800a35e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a360:	3101      	adds	r1, #1
 800a362:	6838      	ldr	r0, [r7, #0]
 800a364:	4401      	add	r1, r0
 800a366:	b2d3      	uxtb	r3, r2
 800a368:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 2) = (u_theta.base >> (8 * 2)) & 0xFF;
 800a36a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a36e:	f04f 0200 	mov.w	r2, #0
 800a372:	f04f 0300 	mov.w	r3, #0
 800a376:	0c02      	lsrs	r2, r0, #16
 800a378:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800a37c:	0c0b      	lsrs	r3, r1, #16
 800a37e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a380:	3102      	adds	r1, #2
 800a382:	6838      	ldr	r0, [r7, #0]
 800a384:	4401      	add	r1, r0
 800a386:	b2d3      	uxtb	r3, r2
 800a388:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 3) = (u_theta.base >> (8 * 3)) & 0xFF;
 800a38a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a38e:	f04f 0200 	mov.w	r2, #0
 800a392:	f04f 0300 	mov.w	r3, #0
 800a396:	0e02      	lsrs	r2, r0, #24
 800a398:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800a39c:	0e0b      	lsrs	r3, r1, #24
 800a39e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a3a0:	3103      	adds	r1, #3
 800a3a2:	6838      	ldr	r0, [r7, #0]
 800a3a4:	4401      	add	r1, r0
 800a3a6:	b2d3      	uxtb	r3, r2
 800a3a8:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 4) = (u_theta.base >> (8 * 4)) & 0xFF;
 800a3aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a3ae:	f04f 0200 	mov.w	r2, #0
 800a3b2:	f04f 0300 	mov.w	r3, #0
 800a3b6:	000a      	movs	r2, r1
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a3bc:	3104      	adds	r1, #4
 800a3be:	6838      	ldr	r0, [r7, #0]
 800a3c0:	4401      	add	r1, r0
 800a3c2:	b2d3      	uxtb	r3, r2
 800a3c4:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 5) = (u_theta.base >> (8 * 5)) & 0xFF;
 800a3c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a3ca:	f04f 0200 	mov.w	r2, #0
 800a3ce:	f04f 0300 	mov.w	r3, #0
 800a3d2:	0a0a      	lsrs	r2, r1, #8
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a3d8:	3105      	adds	r1, #5
 800a3da:	6838      	ldr	r0, [r7, #0]
 800a3dc:	4401      	add	r1, r0
 800a3de:	b2d3      	uxtb	r3, r2
 800a3e0:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 6) = (u_theta.base >> (8 * 6)) & 0xFF;
 800a3e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a3e6:	f04f 0200 	mov.w	r2, #0
 800a3ea:	f04f 0300 	mov.w	r3, #0
 800a3ee:	0c0a      	lsrs	r2, r1, #16
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a3f4:	3106      	adds	r1, #6
 800a3f6:	6838      	ldr	r0, [r7, #0]
 800a3f8:	4401      	add	r1, r0
 800a3fa:	b2d3      	uxtb	r3, r2
 800a3fc:	700b      	strb	r3, [r1, #0]
      *(outbuffer + offset + 7) = (u_theta.base >> (8 * 7)) & 0xFF;
 800a3fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a402:	f04f 0200 	mov.w	r2, #0
 800a406:	f04f 0300 	mov.w	r3, #0
 800a40a:	0e0a      	lsrs	r2, r1, #24
 800a40c:	2300      	movs	r3, #0
 800a40e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a410:	3107      	adds	r1, #7
 800a412:	6838      	ldr	r0, [r7, #0]
 800a414:	4401      	add	r1, r0
 800a416:	b2d3      	uxtb	r3, r2
 800a418:	700b      	strb	r3, [r1, #0]
      offset += sizeof(this->theta);
 800a41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a41c:	3308      	adds	r3, #8
 800a41e:	627b      	str	r3, [r7, #36]	; 0x24
      return offset;
 800a420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800a422:	4618      	mov	r0, r3
 800a424:	372c      	adds	r7, #44	; 0x2c
 800a426:	46bd      	mov	sp, r7
 800a428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42c:	4770      	bx	lr

0800a42e <_ZN13geometry_msgs6Pose2D11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800a42e:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a432:	b0eb      	sub	sp, #428	; 0x1ac
 800a434:	af00      	add	r7, sp, #0
 800a436:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 800a43a:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
    {
      int offset = 0;
 800a43e:	2300      	movs	r3, #0
 800a440:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_x;
      u_x.base = 0;
 800a444:	f04f 0200 	mov.w	r2, #0
 800a448:	f04f 0300 	mov.w	r3, #0
 800a44c:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800a450:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a454:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 800a458:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a45c:	4413      	add	r3, r2
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	b2db      	uxtb	r3, r3
 800a462:	2200      	movs	r2, #0
 800a464:	461c      	mov	r4, r3
 800a466:	4615      	mov	r5, r2
 800a468:	ea40 0804 	orr.w	r8, r0, r4
 800a46c:	ea41 0905 	orr.w	r9, r1, r5
 800a470:	e9c7 8966 	strd	r8, r9, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800a474:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a478:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a47c:	1c5a      	adds	r2, r3, #1
 800a47e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a482:	4413      	add	r3, r2
 800a484:	781b      	ldrb	r3, [r3, #0]
 800a486:	b2db      	uxtb	r3, r3
 800a488:	2200      	movs	r2, #0
 800a48a:	469a      	mov	sl, r3
 800a48c:	4693      	mov	fp, r2
 800a48e:	f04f 0200 	mov.w	r2, #0
 800a492:	f04f 0300 	mov.w	r3, #0
 800a496:	ea4f 230b 	mov.w	r3, fp, lsl #8
 800a49a:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 800a49e:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800a4a2:	ea40 0402 	orr.w	r4, r0, r2
 800a4a6:	f8c7 4178 	str.w	r4, [r7, #376]	; 0x178
 800a4aa:	430b      	orrs	r3, r1
 800a4ac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800a4b0:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 800a4b4:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800a4b8:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a4bc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a4c0:	1c9a      	adds	r2, r3, #2
 800a4c2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a4c6:	4413      	add	r3, r2
 800a4c8:	781b      	ldrb	r3, [r3, #0]
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 800a4d2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 800a4d6:	f04f 0200 	mov.w	r2, #0
 800a4da:	f04f 0300 	mov.w	r3, #0
 800a4de:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 800a4e2:	464c      	mov	r4, r9
 800a4e4:	0423      	lsls	r3, r4, #16
 800a4e6:	4644      	mov	r4, r8
 800a4e8:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 800a4ec:	4644      	mov	r4, r8
 800a4ee:	0422      	lsls	r2, r4, #16
 800a4f0:	ea40 0402 	orr.w	r4, r0, r2
 800a4f4:	f8c7 4168 	str.w	r4, [r7, #360]	; 0x168
 800a4f8:	430b      	orrs	r3, r1
 800a4fa:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 800a4fe:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 800a502:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800a506:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a50a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a50e:	1cda      	adds	r2, r3, #3
 800a510:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a514:	4413      	add	r3, r2
 800a516:	781b      	ldrb	r3, [r3, #0]
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	2200      	movs	r2, #0
 800a51c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 800a520:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 800a524:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 800a528:	4623      	mov	r3, r4
 800a52a:	0a1b      	lsrs	r3, r3, #8
 800a52c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 800a530:	4623      	mov	r3, r4
 800a532:	061b      	lsls	r3, r3, #24
 800a534:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800a538:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 800a53c:	4623      	mov	r3, r4
 800a53e:	4303      	orrs	r3, r0
 800a540:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800a544:	462b      	mov	r3, r5
 800a546:	430b      	orrs	r3, r1
 800a548:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800a54c:	e9d7 3454 	ldrd	r3, r4, [r7, #336]	; 0x150
 800a550:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 800a554:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a558:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a55c:	1d1a      	adds	r2, r3, #4
 800a55e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a562:	4413      	add	r3, r2
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	b2db      	uxtb	r3, r3
 800a568:	2200      	movs	r2, #0
 800a56a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800a56e:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800a572:	f04f 0200 	mov.w	r2, #0
 800a576:	f04f 0300 	mov.w	r3, #0
 800a57a:	f8d7 4148 	ldr.w	r4, [r7, #328]	; 0x148
 800a57e:	0023      	movs	r3, r4
 800a580:	2200      	movs	r2, #0
 800a582:	ea40 0402 	orr.w	r4, r0, r2
 800a586:	f8c7 4140 	str.w	r4, [r7, #320]	; 0x140
 800a58a:	430b      	orrs	r3, r1
 800a58c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800a590:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 800a594:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 800a598:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a59c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a5a0:	1d5a      	adds	r2, r3, #5
 800a5a2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a5a6:	4413      	add	r3, r2
 800a5a8:	781b      	ldrb	r3, [r3, #0]
 800a5aa:	b2db      	uxtb	r3, r3
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800a5b2:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 800a5b6:	f04f 0200 	mov.w	r2, #0
 800a5ba:	f04f 0300 	mov.w	r3, #0
 800a5be:	f8d7 4138 	ldr.w	r4, [r7, #312]	; 0x138
 800a5c2:	0223      	lsls	r3, r4, #8
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	ea40 0402 	orr.w	r4, r0, r2
 800a5ca:	f8c7 4130 	str.w	r4, [r7, #304]	; 0x130
 800a5ce:	430b      	orrs	r3, r1
 800a5d0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800a5d4:	e9d7 344c 	ldrd	r3, r4, [r7, #304]	; 0x130
 800a5d8:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 800a5dc:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a5e0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a5e4:	1d9a      	adds	r2, r3, #6
 800a5e6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a5ea:	4413      	add	r3, r2
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	b2db      	uxtb	r3, r3
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800a5f6:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
 800a5fa:	f04f 0200 	mov.w	r2, #0
 800a5fe:	f04f 0300 	mov.w	r3, #0
 800a602:	f8d7 4128 	ldr.w	r4, [r7, #296]	; 0x128
 800a606:	0423      	lsls	r3, r4, #16
 800a608:	2200      	movs	r2, #0
 800a60a:	ea40 0402 	orr.w	r4, r0, r2
 800a60e:	f8c7 4120 	str.w	r4, [r7, #288]	; 0x120
 800a612:	430b      	orrs	r3, r1
 800a614:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800a618:	e9d7 3448 	ldrd	r3, r4, [r7, #288]	; 0x120
 800a61c:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      u_x.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 800a620:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a624:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a628:	1dda      	adds	r2, r3, #7
 800a62a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a62e:	4413      	add	r3, r2
 800a630:	781b      	ldrb	r3, [r3, #0]
 800a632:	b2db      	uxtb	r3, r3
 800a634:	2200      	movs	r2, #0
 800a636:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800a63a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800a63e:	f04f 0200 	mov.w	r2, #0
 800a642:	f04f 0300 	mov.w	r3, #0
 800a646:	f8d7 4118 	ldr.w	r4, [r7, #280]	; 0x118
 800a64a:	0623      	lsls	r3, r4, #24
 800a64c:	2200      	movs	r2, #0
 800a64e:	ea40 0402 	orr.w	r4, r0, r2
 800a652:	f8c7 4110 	str.w	r4, [r7, #272]	; 0x110
 800a656:	430b      	orrs	r3, r1
 800a658:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800a65c:	e9d7 3444 	ldrd	r3, r4, [r7, #272]	; 0x110
 800a660:	e9c7 3466 	strd	r3, r4, [r7, #408]	; 0x198
      this->x = u_x.real;
 800a664:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800a668:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800a66c:	e9c3 0102 	strd	r0, r1, [r3, #8]
      offset += sizeof(this->x);
 800a670:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a674:	3308      	adds	r3, #8
 800a676:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_y;
      u_y.base = 0;
 800a67a:	f04f 0200 	mov.w	r2, #0
 800a67e:	f04f 0300 	mov.w	r3, #0
 800a682:	e9c7 2364 	strd	r2, r3, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800a686:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a68a:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 800a68e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a692:	4413      	add	r3, r2
 800a694:	781b      	ldrb	r3, [r3, #0]
 800a696:	b2db      	uxtb	r3, r3
 800a698:	2200      	movs	r2, #0
 800a69a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800a69e:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800a6a2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 800a6a6:	4623      	mov	r3, r4
 800a6a8:	4303      	orrs	r3, r0
 800a6aa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800a6ae:	462b      	mov	r3, r5
 800a6b0:	430b      	orrs	r3, r1
 800a6b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800a6b6:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 800a6ba:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800a6be:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a6c2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a6c6:	1c5a      	adds	r2, r3, #1
 800a6c8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a6cc:	4413      	add	r3, r2
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	b2db      	uxtb	r3, r3
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800a6d8:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 800a6dc:	f04f 0200 	mov.w	r2, #0
 800a6e0:	f04f 0300 	mov.w	r3, #0
 800a6e4:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 800a6e8:	464c      	mov	r4, r9
 800a6ea:	0223      	lsls	r3, r4, #8
 800a6ec:	4644      	mov	r4, r8
 800a6ee:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a6f2:	4644      	mov	r4, r8
 800a6f4:	0222      	lsls	r2, r4, #8
 800a6f6:	ea40 0402 	orr.w	r4, r0, r2
 800a6fa:	f8c7 40f0 	str.w	r4, [r7, #240]	; 0xf0
 800a6fe:	430b      	orrs	r3, r1
 800a700:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a704:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 800a708:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800a70c:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a710:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a714:	1c9a      	adds	r2, r3, #2
 800a716:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a71a:	4413      	add	r3, r2
 800a71c:	781b      	ldrb	r3, [r3, #0]
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	2200      	movs	r2, #0
 800a722:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a726:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a72a:	f04f 0200 	mov.w	r2, #0
 800a72e:	f04f 0300 	mov.w	r3, #0
 800a732:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800a736:	464c      	mov	r4, r9
 800a738:	0423      	lsls	r3, r4, #16
 800a73a:	4644      	mov	r4, r8
 800a73c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 800a740:	4644      	mov	r4, r8
 800a742:	0422      	lsls	r2, r4, #16
 800a744:	ea40 0402 	orr.w	r4, r0, r2
 800a748:	f8c7 40e0 	str.w	r4, [r7, #224]	; 0xe0
 800a74c:	430b      	orrs	r3, r1
 800a74e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a752:	e9d7 3438 	ldrd	r3, r4, [r7, #224]	; 0xe0
 800a756:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800a75a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a75e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a762:	1cda      	adds	r2, r3, #3
 800a764:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a768:	4413      	add	r3, r2
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	b2db      	uxtb	r3, r3
 800a76e:	2200      	movs	r2, #0
 800a770:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a774:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a778:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 800a77c:	4623      	mov	r3, r4
 800a77e:	0a1b      	lsrs	r3, r3, #8
 800a780:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800a784:	4623      	mov	r3, r4
 800a786:	061b      	lsls	r3, r3, #24
 800a788:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a78c:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 800a790:	4623      	mov	r3, r4
 800a792:	4303      	orrs	r3, r0
 800a794:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a798:	462b      	mov	r3, r5
 800a79a:	430b      	orrs	r3, r1
 800a79c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a7a0:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 800a7a4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 800a7a8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a7ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a7b0:	1d1a      	adds	r2, r3, #4
 800a7b2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a7b6:	4413      	add	r3, r2
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	2200      	movs	r2, #0
 800a7be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a7c2:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a7c6:	f04f 0200 	mov.w	r2, #0
 800a7ca:	f04f 0300 	mov.w	r3, #0
 800a7ce:	f8d7 40c0 	ldr.w	r4, [r7, #192]	; 0xc0
 800a7d2:	0023      	movs	r3, r4
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	ea40 0402 	orr.w	r4, r0, r2
 800a7da:	f8c7 40b8 	str.w	r4, [r7, #184]	; 0xb8
 800a7de:	430b      	orrs	r3, r1
 800a7e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800a7e4:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 800a7e8:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 800a7ec:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a7f0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a7f4:	1d5a      	adds	r2, r3, #5
 800a7f6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a7fa:	4413      	add	r3, r2
 800a7fc:	781b      	ldrb	r3, [r3, #0]
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	2200      	movs	r2, #0
 800a802:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a806:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800a80a:	f04f 0200 	mov.w	r2, #0
 800a80e:	f04f 0300 	mov.w	r3, #0
 800a812:	f8d7 40b0 	ldr.w	r4, [r7, #176]	; 0xb0
 800a816:	0223      	lsls	r3, r4, #8
 800a818:	2200      	movs	r2, #0
 800a81a:	ea40 0402 	orr.w	r4, r0, r2
 800a81e:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800a822:	430b      	orrs	r3, r1
 800a824:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a828:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 800a82c:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 800a830:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a834:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a838:	1d9a      	adds	r2, r3, #6
 800a83a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a83e:	4413      	add	r3, r2
 800a840:	781b      	ldrb	r3, [r3, #0]
 800a842:	b2db      	uxtb	r3, r3
 800a844:	2200      	movs	r2, #0
 800a846:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a84a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a84e:	f04f 0200 	mov.w	r2, #0
 800a852:	f04f 0300 	mov.w	r3, #0
 800a856:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 800a85a:	0423      	lsls	r3, r4, #16
 800a85c:	2200      	movs	r2, #0
 800a85e:	ea40 0402 	orr.w	r4, r0, r2
 800a862:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800a866:	430b      	orrs	r3, r1
 800a868:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a86c:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 800a870:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      u_y.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 800a874:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a878:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a87c:	1dda      	adds	r2, r3, #7
 800a87e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a882:	4413      	add	r3, r2
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	b2db      	uxtb	r3, r3
 800a888:	2200      	movs	r2, #0
 800a88a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a88e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a892:	f04f 0200 	mov.w	r2, #0
 800a896:	f04f 0300 	mov.w	r3, #0
 800a89a:	f8d7 4090 	ldr.w	r4, [r7, #144]	; 0x90
 800a89e:	0623      	lsls	r3, r4, #24
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	ea40 0402 	orr.w	r4, r0, r2
 800a8a6:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 800a8aa:	430b      	orrs	r3, r1
 800a8ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a8b0:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 800a8b4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
      this->y = u_y.real;
 800a8b8:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 800a8bc:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800a8c0:	e9c3 0104 	strd	r0, r1, [r3, #16]
      offset += sizeof(this->y);
 800a8c4:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a8c8:	3308      	adds	r3, #8
 800a8ca:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
      union {
        double real;
        uint64_t base;
      } u_theta;
      u_theta.base = 0;
 800a8ce:	f04f 0200 	mov.w	r2, #0
 800a8d2:	f04f 0300 	mov.w	r3, #0
 800a8d6:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
      u_theta.base |= ((uint64_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800a8da:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800a8de:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 800a8e2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a8e6:	4413      	add	r3, r2
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	b2db      	uxtb	r3, r3
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a8f2:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800a8f6:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 800a8fa:	4623      	mov	r3, r4
 800a8fc:	4303      	orrs	r3, r0
 800a8fe:	67bb      	str	r3, [r7, #120]	; 0x78
 800a900:	462b      	mov	r3, r5
 800a902:	430b      	orrs	r3, r1
 800a904:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a906:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800a90a:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_theta.base |= ((uint64_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800a90e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800a912:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a916:	1c5a      	adds	r2, r3, #1
 800a918:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a91c:	4413      	add	r3, r2
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	b2db      	uxtb	r3, r3
 800a922:	2200      	movs	r2, #0
 800a924:	673b      	str	r3, [r7, #112]	; 0x70
 800a926:	677a      	str	r2, [r7, #116]	; 0x74
 800a928:	f04f 0200 	mov.w	r2, #0
 800a92c:	f04f 0300 	mov.w	r3, #0
 800a930:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a934:	464c      	mov	r4, r9
 800a936:	0223      	lsls	r3, r4, #8
 800a938:	4644      	mov	r4, r8
 800a93a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a93e:	4644      	mov	r4, r8
 800a940:	0222      	lsls	r2, r4, #8
 800a942:	ea40 0402 	orr.w	r4, r0, r2
 800a946:	66bc      	str	r4, [r7, #104]	; 0x68
 800a948:	430b      	orrs	r3, r1
 800a94a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a94c:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a950:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_theta.base |= ((uint64_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800a954:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800a958:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a95c:	1c9a      	adds	r2, r3, #2
 800a95e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a962:	4413      	add	r3, r2
 800a964:	781b      	ldrb	r3, [r3, #0]
 800a966:	b2db      	uxtb	r3, r3
 800a968:	2200      	movs	r2, #0
 800a96a:	663b      	str	r3, [r7, #96]	; 0x60
 800a96c:	667a      	str	r2, [r7, #100]	; 0x64
 800a96e:	f04f 0200 	mov.w	r2, #0
 800a972:	f04f 0300 	mov.w	r3, #0
 800a976:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a97a:	464c      	mov	r4, r9
 800a97c:	0423      	lsls	r3, r4, #16
 800a97e:	4644      	mov	r4, r8
 800a980:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 800a984:	4644      	mov	r4, r8
 800a986:	0422      	lsls	r2, r4, #16
 800a988:	ea40 0402 	orr.w	r4, r0, r2
 800a98c:	65bc      	str	r4, [r7, #88]	; 0x58
 800a98e:	430b      	orrs	r3, r1
 800a990:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a992:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 800a996:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_theta.base |= ((uint64_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800a99a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800a99e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a9a2:	1cda      	adds	r2, r3, #3
 800a9a4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a9a8:	4413      	add	r3, r2
 800a9aa:	781b      	ldrb	r3, [r3, #0]
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	653b      	str	r3, [r7, #80]	; 0x50
 800a9b2:	657a      	str	r2, [r7, #84]	; 0x54
 800a9b4:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800a9b8:	4623      	mov	r3, r4
 800a9ba:	0a1b      	lsrs	r3, r3, #8
 800a9bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a9be:	4623      	mov	r3, r4
 800a9c0:	061b      	lsls	r3, r3, #24
 800a9c2:	64bb      	str	r3, [r7, #72]	; 0x48
 800a9c4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800a9c8:	4623      	mov	r3, r4
 800a9ca:	4303      	orrs	r3, r0
 800a9cc:	643b      	str	r3, [r7, #64]	; 0x40
 800a9ce:	462b      	mov	r3, r5
 800a9d0:	430b      	orrs	r3, r1
 800a9d2:	647b      	str	r3, [r7, #68]	; 0x44
 800a9d4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800a9d8:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_theta.base |= ((uint64_t) (*(inbuffer + offset + 4))) << (8 * 4);
 800a9dc:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800a9e0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800a9e4:	1d1a      	adds	r2, r3, #4
 800a9e6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800a9ea:	4413      	add	r3, r2
 800a9ec:	781b      	ldrb	r3, [r3, #0]
 800a9ee:	b2db      	uxtb	r3, r3
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	63bb      	str	r3, [r7, #56]	; 0x38
 800a9f4:	63fa      	str	r2, [r7, #60]	; 0x3c
 800a9f6:	f04f 0200 	mov.w	r2, #0
 800a9fa:	f04f 0300 	mov.w	r3, #0
 800a9fe:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 800aa00:	0023      	movs	r3, r4
 800aa02:	2200      	movs	r2, #0
 800aa04:	ea40 0402 	orr.w	r4, r0, r2
 800aa08:	633c      	str	r4, [r7, #48]	; 0x30
 800aa0a:	430b      	orrs	r3, r1
 800aa0c:	637b      	str	r3, [r7, #52]	; 0x34
 800aa0e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800aa12:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_theta.base |= ((uint64_t) (*(inbuffer + offset + 5))) << (8 * 5);
 800aa16:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800aa1a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800aa1e:	1d5a      	adds	r2, r3, #5
 800aa20:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800aa24:	4413      	add	r3, r2
 800aa26:	781b      	ldrb	r3, [r3, #0]
 800aa28:	b2db      	uxtb	r3, r3
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aa30:	f04f 0200 	mov.w	r2, #0
 800aa34:	f04f 0300 	mov.w	r3, #0
 800aa38:	6abc      	ldr	r4, [r7, #40]	; 0x28
 800aa3a:	0223      	lsls	r3, r4, #8
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	ea40 0402 	orr.w	r4, r0, r2
 800aa42:	623c      	str	r4, [r7, #32]
 800aa44:	430b      	orrs	r3, r1
 800aa46:	627b      	str	r3, [r7, #36]	; 0x24
 800aa48:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800aa4c:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_theta.base |= ((uint64_t) (*(inbuffer + offset + 6))) << (8 * 6);
 800aa50:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800aa54:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800aa58:	3306      	adds	r3, #6
 800aa5a:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 800aa5e:	4413      	add	r3, r2
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	b2db      	uxtb	r3, r3
 800aa64:	2200      	movs	r2, #0
 800aa66:	61bb      	str	r3, [r7, #24]
 800aa68:	61fa      	str	r2, [r7, #28]
 800aa6a:	f04f 0200 	mov.w	r2, #0
 800aa6e:	f04f 0300 	mov.w	r3, #0
 800aa72:	69bc      	ldr	r4, [r7, #24]
 800aa74:	0423      	lsls	r3, r4, #16
 800aa76:	2200      	movs	r2, #0
 800aa78:	ea40 0402 	orr.w	r4, r0, r2
 800aa7c:	613c      	str	r4, [r7, #16]
 800aa7e:	430b      	orrs	r3, r1
 800aa80:	617b      	str	r3, [r7, #20]
 800aa82:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800aa86:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      u_theta.base |= ((uint64_t) (*(inbuffer + offset + 7))) << (8 * 7);
 800aa8a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800aa8e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800aa92:	3307      	adds	r3, #7
 800aa94:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 800aa98:	4413      	add	r3, r2
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	b2db      	uxtb	r3, r3
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	60bb      	str	r3, [r7, #8]
 800aaa2:	60fa      	str	r2, [r7, #12]
 800aaa4:	f04f 0200 	mov.w	r2, #0
 800aaa8:	f04f 0300 	mov.w	r3, #0
 800aaac:	68bc      	ldr	r4, [r7, #8]
 800aaae:	0623      	lsls	r3, r4, #24
 800aab0:	2200      	movs	r2, #0
 800aab2:	ea40 0402 	orr.w	r4, r0, r2
 800aab6:	603c      	str	r4, [r7, #0]
 800aab8:	430b      	orrs	r3, r1
 800aaba:	607b      	str	r3, [r7, #4]
 800aabc:	e9d7 3400 	ldrd	r3, r4, [r7]
 800aac0:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
      this->theta = u_theta.real;
 800aac4:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 800aac8:	f8d7 1184 	ldr.w	r1, [r7, #388]	; 0x184
 800aacc:	e9c1 2306 	strd	r2, r3, [r1, #24]
      offset += sizeof(this->theta);
 800aad0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800aad4:	3308      	adds	r3, #8
 800aad6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
     return offset;
 800aada:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
    }
 800aade:	4618      	mov	r0, r3
 800aae0:	f507 77d6 	add.w	r7, r7, #428	; 0x1ac
 800aae4:	46bd      	mov	sp, r7
 800aae6:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800aaea:	4770      	bx	lr

0800aaec <_ZN13geometry_msgs6Pose2D7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Pose2D"; };
 800aaec:	b480      	push	{r7}
 800aaee:	b083      	sub	sp, #12
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	4b03      	ldr	r3, [pc, #12]	; (800ab04 <_ZN13geometry_msgs6Pose2D7getTypeEv+0x18>)
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	370c      	adds	r7, #12
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr
 800ab02:	bf00      	nop
 800ab04:	08018248 	.word	0x08018248

0800ab08 <_ZN13geometry_msgs6Pose2D6getMD5Ev>:
    const char * getMD5(){ return "938fa65709584ad8e77d238529be13b8"; };
 800ab08:	b480      	push	{r7}
 800ab0a:	b083      	sub	sp, #12
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	4b03      	ldr	r3, [pc, #12]	; (800ab20 <_ZN13geometry_msgs6Pose2D6getMD5Ev+0x18>)
 800ab12:	4618      	mov	r0, r3
 800ab14:	370c      	adds	r7, #12
 800ab16:	46bd      	mov	sp, r7
 800ab18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1c:	4770      	bx	lr
 800ab1e:	bf00      	nop
 800ab20:	08018260 	.word	0x08018260

0800ab24 <_ZN3ros3MsgaSERKS0_>:
 800ab24:	b480      	push	{r7}
 800ab26:	b083      	sub	sp, #12
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	6039      	str	r1, [r7, #0]
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	4618      	mov	r0, r3
 800ab32:	370c      	adds	r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <_ZN13geometry_msgs6Pose2DaSERKS0_>:
  class Pose2D : public ros::Msg
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	683a      	ldr	r2, [r7, #0]
 800ab4a:	4611      	mov	r1, r2
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f7ff ffe9 	bl	800ab24 <_ZN3ros3MsgaSERKS0_>
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800ab58:	6879      	ldr	r1, [r7, #4]
 800ab5a:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ab64:	6879      	ldr	r1, [r7, #4]
 800ab66:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800ab70:	6879      	ldr	r1, [r7, #4]
 800ab72:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3708      	adds	r7, #8
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}

0800ab80 <_Z15initial_pose_cbRKN13geometry_msgs6Pose2DE>:
geometry_msgs::Twist pose;
ros::Publisher chatter("chatter", &str_msg);
ros::Publisher output("output", &pose);
char hello[] = "Hello world ROS!";

void initial_pose_cb(const geometry_msgs::Pose2D& msg){
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b082      	sub	sp, #8
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
	initial_pose = msg;
 800ab88:	6879      	ldr	r1, [r7, #4]
 800ab8a:	4803      	ldr	r0, [pc, #12]	; (800ab98 <_Z15initial_pose_cbRKN13geometry_msgs6Pose2DE+0x18>)
 800ab8c:	f7ff ffd6 	bl	800ab3c <_ZN13geometry_msgs6Pose2DaSERKS0_>
}
 800ab90:	bf00      	nop
 800ab92:	3708      	adds	r7, #8
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}
 800ab98:	20000cf8 	.word	0x20000cf8

0800ab9c <HAL_UART_TxCpltCallback>:

ros::Subscriber<geometry_msgs::Pose2D> initial_pose_sub("/initial_pos", &initial_pose_cb);


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 800aba4:	4805      	ldr	r0, [pc, #20]	; (800abbc <HAL_UART_TxCpltCallback+0x20>)
 800aba6:	f000 f967 	bl	800ae78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800abaa:	4603      	mov	r3, r0
 800abac:	4618      	mov	r0, r3
 800abae:	f7fe fba3 	bl	80092f8 <_ZN13STM32Hardware5flushEv>
}
 800abb2:	bf00      	nop
 800abb4:	3708      	adds	r7, #8
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}
 800abba:	bf00      	nop
 800abbc:	200003b8 	.word	0x200003b8

0800abc0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 800abc8:	4805      	ldr	r0, [pc, #20]	; (800abe0 <HAL_UART_RxCpltCallback+0x20>)
 800abca:	f000 f955 	bl	800ae78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800abce:	4603      	mov	r3, r0
 800abd0:	4618      	mov	r0, r3
 800abd2:	f7fe fb52 	bl	800927a <_ZN13STM32Hardware10reset_rbufEv>
}
 800abd6:	bf00      	nop
 800abd8:	3708      	adds	r7, #8
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	200003b8 	.word	0x200003b8

0800abe4 <setup>:


void setup(void)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	af00      	add	r7, sp, #0
  nh.initNode();
 800abe8:	4808      	ldr	r0, [pc, #32]	; (800ac0c <setup+0x28>)
 800abea:	f000 f951 	bl	800ae90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
  nh.advertise(chatter);
 800abee:	4908      	ldr	r1, [pc, #32]	; (800ac10 <setup+0x2c>)
 800abf0:	4806      	ldr	r0, [pc, #24]	; (800ac0c <setup+0x28>)
 800abf2:	f000 f96a 	bl	800aeca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
  nh.advertise(output);
 800abf6:	4907      	ldr	r1, [pc, #28]	; (800ac14 <setup+0x30>)
 800abf8:	4804      	ldr	r0, [pc, #16]	; (800ac0c <setup+0x28>)
 800abfa:	f000 f966 	bl	800aeca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
  nh.subscribe(initial_pose_sub);
 800abfe:	4906      	ldr	r1, [pc, #24]	; (800ac18 <setup+0x34>)
 800ac00:	4802      	ldr	r0, [pc, #8]	; (800ac0c <setup+0x28>)
 800ac02:	f000 f992 	bl	800af2a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs6Pose2DEvEEEEbRT_>
}
 800ac06:	bf00      	nop
 800ac08:	bd80      	pop	{r7, pc}
 800ac0a:	bf00      	nop
 800ac0c:	200003b8 	.word	0x200003b8
 800ac10:	20000d68 	.word	0x20000d68
 800ac14:	20000d7c 	.word	0x20000d7c
 800ac18:	20000d90 	.word	0x20000d90

0800ac1c <loop>:

uint32_t tickstart = 0;
void loop(int* val)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
//	    }
//
//	}
//	nh.spinOnce();

	if (nh.connected()){
 800ac24:	480d      	ldr	r0, [pc, #52]	; (800ac5c <loop+0x40>)
 800ac26:	f000 f9ab 	bl	800af80 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00d      	beq.n	800ac4c <loop+0x30>
//		str_msg.data = hello;
		pose.linear.x = *val;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4618      	mov	r0, r3
 800ac36:	f7f5 fc95 	bl	8000564 <__aeabi_i2d>
 800ac3a:	4602      	mov	r2, r0
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	4908      	ldr	r1, [pc, #32]	; (800ac60 <loop+0x44>)
 800ac40:	e9c1 2304 	strd	r2, r3, [r1, #16]
//		chatter.publish(&str_msg);
		output.publish(&pose);
 800ac44:	4906      	ldr	r1, [pc, #24]	; (800ac60 <loop+0x44>)
 800ac46:	4807      	ldr	r0, [pc, #28]	; (800ac64 <loop+0x48>)
 800ac48:	f7fe fabd 	bl	80091c6 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
	}
	nh.spinOnce();
 800ac4c:	4803      	ldr	r0, [pc, #12]	; (800ac5c <loop+0x40>)
 800ac4e:	f000 f9a4 	bl	800af9a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>


}
 800ac52:	bf00      	nop
 800ac54:	3708      	adds	r7, #8
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}
 800ac5a:	bf00      	nop
 800ac5c:	200003b8 	.word	0x200003b8
 800ac60:	20000d20 	.word	0x20000d20
 800ac64:	20000d7c 	.word	0x20000d7c

0800ac68 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 800ac68:	b480      	push	{r7}
 800ac6a:	b085      	sub	sp, #20
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
 800ac70:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 800ac72:	2300      	movs	r3, #0
 800ac74:	60fb      	str	r3, [r7, #12]
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2b03      	cmp	r3, #3
 800ac7a:	d80d      	bhi.n	800ac98 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	00db      	lsls	r3, r3, #3
 800ac80:	683a      	ldr	r2, [r7, #0]
 800ac82:	fa22 f103 	lsr.w	r1, r2, r3
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	4413      	add	r3, r2
 800ac8c:	b2ca      	uxtb	r2, r1
 800ac8e:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	3301      	adds	r3, #1
 800ac94:	60fb      	str	r3, [r7, #12]
 800ac96:	e7ee      	b.n	800ac76 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 800ac98:	bf00      	nop
 800ac9a:	3714      	adds	r7, #20
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 800aca4:	b480      	push	{r7}
 800aca6:	b085      	sub	sp, #20
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
 800acac:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800acb4:	2300      	movs	r3, #0
 800acb6:	60fb      	str	r3, [r7, #12]
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2b03      	cmp	r3, #3
 800acbc:	d811      	bhi.n	800ace2 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	6839      	ldr	r1, [r7, #0]
 800acc4:	68fa      	ldr	r2, [r7, #12]
 800acc6:	440a      	add	r2, r1
 800acc8:	7812      	ldrb	r2, [r2, #0]
 800acca:	4611      	mov	r1, r2
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	00d2      	lsls	r2, r2, #3
 800acd0:	fa01 f202 	lsl.w	r2, r1, r2
 800acd4:	431a      	orrs	r2, r3
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	3301      	adds	r3, #1
 800acde:	60fb      	str	r3, [r7, #12]
 800ace0:	e7ea      	b.n	800acb8 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 800ace2:	bf00      	nop
 800ace4:	3714      	adds	r7, #20
 800ace6:	46bd      	mov	sp, r7
 800ace8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acec:	4770      	bx	lr
	...

0800acf0 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 800acf0:	b480      	push	{r7}
 800acf2:	b083      	sub	sp, #12
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	4a04      	ldr	r2, [pc, #16]	; (800ad0c <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	601a      	str	r2, [r3, #0]
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	4618      	mov	r0, r3
 800ad02:	370c      	adds	r7, #12
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr
 800ad0c:	080183b0 	.word	0x080183b0

0800ad10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b086      	sub	sp, #24
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	f7ff ffe8 	bl	800acf0 <_ZN3ros15NodeHandleBase_C1Ev>
 800ad20:	4a3a      	ldr	r2, [pc, #232]	; (800ae0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xfc>)
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	601a      	str	r2, [r3, #0]
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	3304      	adds	r3, #4
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f7fe fa7e 	bl	800922c <_ZN13STM32HardwareC1Ev>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f603 1314 	addw	r3, r3, #2324	; 0x914
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7fd ff68 	bl	8008c14 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800ad44:	2300      	movs	r3, #0
 800ad46:	617b      	str	r3, [r7, #20]
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	2b18      	cmp	r3, #24
 800ad4c:	d80b      	bhi.n	800ad66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x56>
      publishers[i] = 0;
 800ad4e:	687a      	ldr	r2, [r7, #4]
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ad56:	009b      	lsls	r3, r3, #2
 800ad58:	4413      	add	r3, r2
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	3301      	adds	r3, #1
 800ad62:	617b      	str	r3, [r7, #20]
 800ad64:	e7f0      	b.n	800ad48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 800ad66:	2300      	movs	r3, #0
 800ad68:	613b      	str	r3, [r7, #16]
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	2b18      	cmp	r3, #24
 800ad6e:	d80a      	bhi.n	800ad86 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	693a      	ldr	r2, [r7, #16]
 800ad74:	f202 2222 	addw	r2, r2, #546	; 0x222
 800ad78:	2100      	movs	r1, #0
 800ad7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	3301      	adds	r3, #1
 800ad82:	613b      	str	r3, [r7, #16]
 800ad84:	e7f1      	b.n	800ad6a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5a>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 800ad86:	2300      	movs	r3, #0
 800ad88:	60fb      	str	r3, [r7, #12]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad90:	d20a      	bcs.n	800ada8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x98>
      message_in[i] = 0;
 800ad92:	687a      	ldr	r2, [r7, #4]
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	4413      	add	r3, r2
 800ad98:	f203 4324 	addw	r3, r3, #1060	; 0x424
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	3301      	adds	r3, #1
 800ada4:	60fb      	str	r3, [r7, #12]
 800ada6:	e7f0      	b.n	800ad8a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 800ada8:	2300      	movs	r3, #0
 800adaa:	60bb      	str	r3, [r7, #8]
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800adb2:	d20a      	bcs.n	800adca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xba>
      message_out[i] = 0;
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	4413      	add	r3, r2
 800adba:	f203 6324 	addw	r3, r3, #1572	; 0x624
 800adbe:	2200      	movs	r2, #0
 800adc0:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	3301      	adds	r3, #1
 800adc6:	60bb      	str	r3, [r7, #8]
 800adc8:	e7f0      	b.n	800adac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9c>

    req_param_resp.ints_length = 0;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2200      	movs	r2, #0
 800adce:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2200      	movs	r2, #0
 800add6:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    req_param_resp.floats_length = 0;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2200      	movs	r2, #0
 800adde:	f8c3 2924 	str.w	r2, [r3, #2340]	; 0x924
    req_param_resp.floats = NULL;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2200      	movs	r2, #0
 800ade6:	f8c3 292c 	str.w	r2, [r3, #2348]	; 0x92c
    req_param_resp.ints_length = 0;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2200      	movs	r2, #0
 800adee:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2200      	movs	r2, #0
 800adf6:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920

    spin_timeout_ = 0;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2200      	movs	r2, #0
 800adfe:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  }
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4618      	mov	r0, r3
 800ae06:	3718      	adds	r7, #24
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	bd80      	pop	{r7, pc}
 800ae0c:	08018324 	.word	0x08018324

0800ae10 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 800ae10:	b480      	push	{r7}
 800ae12:	b083      	sub	sp, #12
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	4a04      	ldr	r2, [pc, #16]	; (800ae2c <_ZN3ros11Subscriber_C1Ev+0x1c>)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	601a      	str	r2, [r3, #0]
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	4618      	mov	r0, r3
 800ae22:	370c      	adds	r7, #12
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr
 800ae2c:	08018398 	.word	0x08018398

0800ae30 <_ZN3ros10SubscriberIN13geometry_msgs6Pose2DEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b084      	sub	sp, #16
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	60f8      	str	r0, [r7, #12]
 800ae38:	60b9      	str	r1, [r7, #8]
 800ae3a:	607a      	str	r2, [r7, #4]
 800ae3c:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	4618      	mov	r0, r3
 800ae42:	f7ff ffe5 	bl	800ae10 <_ZN3ros11Subscriber_C1Ev>
 800ae46:	4a0b      	ldr	r2, [pc, #44]	; (800ae74 <_ZN3ros10SubscriberIN13geometry_msgs6Pose2DEvEC1EPKcPFvRKS2_Ei+0x44>)
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	601a      	str	r2, [r3, #0]
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	3310      	adds	r3, #16
 800ae50:	4618      	mov	r0, r3
 800ae52:	f7ff f951 	bl	800a0f8 <_ZN13geometry_msgs6Pose2DC1Ev>
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	687a      	ldr	r2, [r7, #4]
 800ae5a:	631a      	str	r2, [r3, #48]	; 0x30
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	683a      	ldr	r2, [r7, #0]
 800ae60:	635a      	str	r2, [r3, #52]	; 0x34
  {
    topic_ = topic_name;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	68ba      	ldr	r2, [r7, #8]
 800ae66:	609a      	str	r2, [r3, #8]
  };
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	3710      	adds	r7, #16
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	bd80      	pop	{r7, pc}
 800ae72:	bf00      	nop
 800ae74:	0801830c 	.word	0x0801830c

0800ae78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  Hardware* getHardware()
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	3304      	adds	r3, #4
  }
 800ae84:	4618      	mov	r0, r3
 800ae86:	370c      	adds	r7, #12
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8e:	4770      	bx	lr

0800ae90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b082      	sub	sp, #8
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	3304      	adds	r3, #4
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f7fe f9e1 	bl	8009264 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2200      	movs	r2, #0
 800aea6:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
    bytes_ = 0;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2200      	movs	r2, #0
 800aeae:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
    index_ = 0;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
    topic_ = 0;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2200      	movs	r2, #0
 800aebe:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
  };
 800aec2:	bf00      	nop
 800aec4:	3708      	adds	r7, #8
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}

0800aeca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  /********************************************************************
   * Topic Management
   */

  /* Register a new publisher */
  bool advertise(Publisher & p)
 800aeca:	b480      	push	{r7}
 800aecc:	b085      	sub	sp, #20
 800aece:	af00      	add	r7, sp, #0
 800aed0:	6078      	str	r0, [r7, #4]
 800aed2:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 800aed4:	2300      	movs	r3, #0
 800aed6:	60fb      	str	r3, [r7, #12]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2b18      	cmp	r3, #24
 800aedc:	dc1e      	bgt.n	800af1c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x52>
    {
      if (publishers[i] == 0) // empty slot
 800aede:	687a      	ldr	r2, [r7, #4]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800aee6:	009b      	lsls	r3, r3, #2
 800aee8:	4413      	add	r3, r2
 800aeea:	685b      	ldr	r3, [r3, #4]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d111      	bne.n	800af14 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4a>
      {
        publishers[i] = &p;
 800aef0:	687a      	ldr	r2, [r7, #4]
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	4413      	add	r3, r2
 800aefc:	683a      	ldr	r2, [r7, #0]
 800aefe:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 800af06:	683b      	ldr	r3, [r7, #0]
 800af08:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	60da      	str	r2, [r3, #12]
        return true;
 800af10:	2301      	movs	r3, #1
 800af12:	e004      	b.n	800af1e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	3301      	adds	r3, #1
 800af18:	60fb      	str	r3, [r7, #12]
 800af1a:	e7dd      	b.n	800aed8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
      }
    }
    return false;
 800af1c:	2300      	movs	r3, #0
  }
 800af1e:	4618      	mov	r0, r3
 800af20:	3714      	adds	r7, #20
 800af22:	46bd      	mov	sp, r7
 800af24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af28:	4770      	bx	lr

0800af2a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs6Pose2DEvEEEEbRT_>:

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 800af2a:	b480      	push	{r7}
 800af2c:	b085      	sub	sp, #20
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
 800af32:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800af34:	2300      	movs	r3, #0
 800af36:	60fb      	str	r3, [r7, #12]
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	2b18      	cmp	r3, #24
 800af3c:	dc19      	bgt.n	800af72 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs6Pose2DEvEEEEbRT_+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	68fa      	ldr	r2, [r7, #12]
 800af42:	f202 2222 	addw	r2, r2, #546	; 0x222
 800af46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d10d      	bne.n	800af6a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs6Pose2DEvEEEEbRT_+0x40>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 800af4e:	6839      	ldr	r1, [r7, #0]
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	68fa      	ldr	r2, [r7, #12]
 800af54:	f202 2222 	addw	r2, r2, #546	; 0x222
 800af58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	605a      	str	r2, [r3, #4]
        return true;
 800af66:	2301      	movs	r3, #1
 800af68:	e004      	b.n	800af74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs6Pose2DEvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	3301      	adds	r3, #1
 800af6e:	60fb      	str	r3, [r7, #12]
 800af70:	e7e2      	b.n	800af38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN13geometry_msgs6Pose2DEvEEEEbRT_+0xe>
      }
    }
    return false;
 800af72:	2300      	movs	r3, #0
  }
 800af74:	4618      	mov	r0, r3
 800af76:	3714      	adds	r7, #20
 800af78:	46bd      	mov	sp, r7
 800af7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7e:	4770      	bx	lr

0800af80 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 800af80:	b480      	push	{r7}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
    return configured_;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 800af8e:	4618      	mov	r0, r3
 800af90:	370c      	adds	r7, #12
 800af92:	46bd      	mov	sp, r7
 800af94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af98:	4770      	bx	lr

0800af9a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 800af9a:	b580      	push	{r7, lr}
 800af9c:	b084      	sub	sp, #16
 800af9e:	af00      	add	r7, sp, #0
 800afa0:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	3304      	adds	r3, #4
 800afa6:	4618      	mov	r0, r3
 800afa8:	f7fe fa64 	bl	8009474 <_ZN13STM32Hardware4timeEv>
 800afac:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 800afb4:	68fa      	ldr	r2, [r7, #12]
 800afb6:	1ad3      	subs	r3, r2, r3
 800afb8:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d903      	bls.n	800afc8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2200      	movs	r2, #0
 800afc4:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    if (mode_ != MODE_FIRST_FF)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d009      	beq.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 800afd8:	68fa      	ldr	r2, [r7, #12]
 800afda:	429a      	cmp	r2, r3
 800afdc:	d903      	bls.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
      if (spin_timeout_ > 0)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 800afec:	2b00      	cmp	r3, #0
 800afee:	d014      	beq.n	800b01a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	3304      	adds	r3, #4
 800aff4:	4618      	mov	r0, r3
 800aff6:	f7fe fa3d 	bl	8009474 <_ZN13STM32Hardware4timeEv>
 800affa:	4602      	mov	r2, r0
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	1ad2      	subs	r2, r2, r3
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 800b006:	429a      	cmp	r2, r3
 800b008:	bf8c      	ite	hi
 800b00a:	2301      	movhi	r3, #1
 800b00c:	2300      	movls	r3, #0
 800b00e:	b2db      	uxtb	r3, r3
 800b010:	2b00      	cmp	r3, #0
 800b012:	d002      	beq.n	800b01a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 800b014:	f06f 0301 	mvn.w	r3, #1
 800b018:	e194      	b.n	800b344 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      int data = hardware_.read();
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	3304      	adds	r3, #4
 800b01e:	4618      	mov	r0, r3
 800b020:	f7fe f93c 	bl	800929c <_ZN13STM32Hardware4readEv>
 800b024:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	f2c0 8174 	blt.w	800b316 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x37c>
      checksum_ += data;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	441a      	add	r2, r3
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b044:	2b07      	cmp	r3, #7
 800b046:	d11e      	bne.n	800b086 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800b04e:	1c59      	adds	r1, r3, #1
 800b050:	687a      	ldr	r2, [r7, #4]
 800b052:	f8c2 18f8 	str.w	r1, [r2, #2296]	; 0x8f8
 800b056:	68ba      	ldr	r2, [r7, #8]
 800b058:	b2d1      	uxtb	r1, r2
 800b05a:	687a      	ldr	r2, [r7, #4]
 800b05c:	4413      	add	r3, r2
 800b05e:	460a      	mov	r2, r1
 800b060:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
        bytes_--;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800b06a:	1e5a      	subs	r2, r3, #1
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d1b4      	bne.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2208      	movs	r2, #8
 800b080:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800b084:	e7af      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d128      	bne.n	800b0e2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	2bff      	cmp	r3, #255	; 0xff
 800b094:	d10d      	bne.n	800b0b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b09c:	1c5a      	adds	r2, r3, #1
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	f103 0214 	add.w	r2, r3, #20
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 800b0b0:	e799      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	3304      	adds	r3, #4
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fe f9dc 	bl	8009474 <_ZN13STM32Hardware4timeEv>
 800b0bc:	4602      	mov	r2, r0
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	1ad3      	subs	r3, r2, r3
 800b0c2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	bf8c      	ite	hi
 800b0ca:	2301      	movhi	r3, #1
 800b0cc:	2300      	movls	r3, #0
 800b0ce:	b2db      	uxtb	r3, r3
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d088      	beq.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 800b0dc:	f06f 0301 	mvn.w	r3, #1
 800b0e0:	e130      	b.n	800b344 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      else if (mode_ == MODE_PROTOCOL_VER)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b0e8:	2b01      	cmp	r3, #1
 800b0ea:	d118      	bne.n	800b11e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	2bfe      	cmp	r3, #254	; 0xfe
 800b0f0:	d107      	bne.n	800b102 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b0f8:	1c5a      	adds	r2, r3, #1
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800b100:	e771      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2200      	movs	r2, #0
 800b106:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          if (configured_ == false)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 800b110:	2b00      	cmp	r3, #0
 800b112:	f47f af68 	bne.w	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 f918 	bl	800b34c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 800b11c:	e763      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b124:	2b02      	cmp	r3, #2
 800b126:	d113      	bne.n	800b150 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	68ba      	ldr	r2, [r7, #8]
 800b12c:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        index_ = 0;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2200      	movs	r2, #0
 800b134:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
        mode_++;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b13e:	1c5a      	adds	r2, r3, #1
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	68ba      	ldr	r2, [r7, #8]
 800b14a:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 800b14e:	e74a      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b156:	2b03      	cmp	r3, #3
 800b158:	d110      	bne.n	800b17c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	021b      	lsls	r3, r3, #8
 800b164:	441a      	add	r2, r3
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b172:	1c5a      	adds	r2, r3, #1
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800b17a:	e734      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b182:	2b04      	cmp	r3, #4
 800b184:	d116      	bne.n	800b1b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 800b18c:	425a      	negs	r2, r3
 800b18e:	b2db      	uxtb	r3, r3
 800b190:	b2d2      	uxtb	r2, r2
 800b192:	bf58      	it	pl
 800b194:	4253      	negpl	r3, r2
 800b196:	2bff      	cmp	r3, #255	; 0xff
 800b198:	d107      	bne.n	800b1aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b1a0:	1c5a      	adds	r2, r3, #1
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800b1a8:	e71d      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800b1b2:	e718      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b1ba:	2b05      	cmp	r3, #5
 800b1bc:	d10f      	bne.n	800b1de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	68ba      	ldr	r2, [r7, #8]
 800b1c2:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_++;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b1cc:	1c5a      	adds	r2, r3, #1
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	68ba      	ldr	r2, [r7, #8]
 800b1d8:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 800b1dc:	e703      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b1e4:	2b06      	cmp	r3, #6
 800b1e6:	d117      	bne.n	800b218 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	021b      	lsls	r3, r3, #8
 800b1f2:	441a      	add	r2, r3
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2207      	movs	r2, #7
 800b1fe:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if (bytes_ == 0)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800b208:	2b00      	cmp	r3, #0
 800b20a:	f47f aeec 	bne.w	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2208      	movs	r2, #8
 800b212:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800b216:	e6e6      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800b21e:	2b08      	cmp	r3, #8
 800b220:	f47f aee1 	bne.w	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2200      	movs	r2, #0
 800b228:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 800b232:	425a      	negs	r2, r3
 800b234:	b2db      	uxtb	r3, r3
 800b236:	b2d2      	uxtb	r2, r2
 800b238:	bf58      	it	pl
 800b23a:	4253      	negpl	r3, r2
 800b23c:	2bff      	cmp	r3, #255	; 0xff
 800b23e:	f47f aed2 	bne.w	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d110      	bne.n	800b26e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 f87d 	bl	800b34c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f000 f898 	bl	800b388 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	68fa      	ldr	r2, [r7, #12]
 800b25c:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            last_sync_receive_time = c_time;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	68fa      	ldr	r2, [r7, #12]
 800b264:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
            return SPIN_ERR;
 800b268:	f04f 33ff 	mov.w	r3, #4294967295
 800b26c:	e06a      	b.n	800b344 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
          else if (topic_ == TopicInfo::ID_TIME)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800b274:	2b0a      	cmp	r3, #10
 800b276:	d107      	bne.n	800b288 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ee>
            syncTime(message_in);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f203 4324 	addw	r3, r3, #1060	; 0x424
 800b27e:	4619      	mov	r1, r3
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 f961 	bl	800b548 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 800b286:	e6ae      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800b28e:	2b06      	cmp	r3, #6
 800b290:	d10e      	bne.n	800b2b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x316>
            req_param_resp.deserialize(message_in);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f603 1214 	addw	r2, r3, #2324	; 0x914
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f203 4324 	addw	r3, r3, #1060	; 0x424
 800b29e:	4619      	mov	r1, r3
 800b2a0:	4610      	mov	r0, r2
 800b2a2:	f7fd fdec 	bl	8008e7e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2201      	movs	r2, #1
 800b2aa:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 800b2ae:	e69a      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800b2b6:	2b0b      	cmp	r3, #11
 800b2b8:	d104      	bne.n	800b2c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x32a>
            configured_ = false;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 800b2c2:	e690      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800b2ca:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b2d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	f43f ae84 	beq.w	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800b2e4:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b2ee:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800b2f8:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b302:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	687a      	ldr	r2, [r7, #4]
 800b30c:	f202 4224 	addw	r2, r2, #1060	; 0x424
 800b310:	4611      	mov	r1, r2
 800b312:	4798      	blx	r3
    while (true)
 800b314:	e667      	b.n	800afe6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 800b316:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d00f      	beq.n	800b342 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 800b328:	68fa      	ldr	r2, [r7, #12]
 800b32a:	1ad3      	subs	r3, r2, r3
 800b32c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800b330:	4293      	cmp	r3, r2
 800b332:	d906      	bls.n	800b342 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
      requestSyncTime();
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f000 f809 	bl	800b34c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	68fa      	ldr	r2, [r7, #12]
 800b33e:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    return SPIN_OK;
 800b342:	2300      	movs	r3, #0
  }
 800b344:	4618      	mov	r0, r3
 800b346:	3710      	adds	r7, #16
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b086      	sub	sp, #24
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 800b354:	f107 030c 	add.w	r3, r7, #12
 800b358:	4618      	mov	r0, r3
 800b35a:	f7fd f8f7 	bl	800854c <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	f107 020c 	add.w	r2, r7, #12
 800b368:	210a      	movs	r1, #10
 800b36a:	6878      	ldr	r0, [r7, #4]
 800b36c:	4798      	blx	r3
    rt_time = hardware_.time();
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	3304      	adds	r3, #4
 800b372:	4618      	mov	r0, r3
 800b374:	f7fe f87e 	bl	8009474 <_ZN13STM32Hardware4timeEv>
 800b378:	4602      	mov	r2, r0
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  }
 800b380:	bf00      	nop
 800b382:	3718      	adds	r7, #24
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}

0800b388 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 800b388:	b590      	push	{r4, r7, lr}
 800b38a:	b08b      	sub	sp, #44	; 0x2c
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 800b390:	f107 030c 	add.w	r3, r7, #12
 800b394:	4618      	mov	r0, r3
 800b396:	f7fd f9c9 	bl	800872c <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800b39a:	2300      	movs	r3, #0
 800b39c:	627b      	str	r3, [r7, #36]	; 0x24
 800b39e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3a0:	2b18      	cmp	r3, #24
 800b3a2:	dc63      	bgt.n	800b46c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 800b3a4:	687a      	ldr	r2, [r7, #4]
 800b3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3a8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b3ac:	009b      	lsls	r3, r3, #2
 800b3ae:	4413      	add	r3, r2
 800b3b0:	685b      	ldr	r3, [r3, #4]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d056      	beq.n	800b464 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 800b3b6:	687a      	ldr	r2, [r7, #4]
 800b3b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ba:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b3be:	009b      	lsls	r3, r3, #2
 800b3c0:	4413      	add	r3, r2
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	689b      	ldr	r3, [r3, #8]
 800b3c6:	b29b      	uxth	r3, r3
 800b3c8:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 800b3ca:	687a      	ldr	r2, [r7, #4]
 800b3cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3ce:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b3d2:	009b      	lsls	r3, r3, #2
 800b3d4:	4413      	add	r3, r2
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 800b3dc:	687a      	ldr	r2, [r7, #4]
 800b3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b3e4:	009b      	lsls	r3, r3, #2
 800b3e6:	4413      	add	r3, r2
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	6859      	ldr	r1, [r3, #4]
 800b3ec:	687a      	ldr	r2, [r7, #4]
 800b3ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3f0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b3f4:	009b      	lsls	r3, r3, #2
 800b3f6:	4413      	add	r3, r2
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	685b      	ldr	r3, [r3, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	3308      	adds	r3, #8
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	4608      	mov	r0, r1
 800b404:	4798      	blx	r3
 800b406:	4603      	mov	r3, r0
 800b408:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b40e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	4413      	add	r3, r2
 800b416:	685b      	ldr	r3, [r3, #4]
 800b418:	6859      	ldr	r1, [r3, #4]
 800b41a:	687a      	ldr	r2, [r7, #4]
 800b41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	4413      	add	r3, r2
 800b426:	685b      	ldr	r3, [r3, #4]
 800b428:	685b      	ldr	r3, [r3, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	330c      	adds	r3, #12
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4608      	mov	r0, r1
 800b432:	4798      	blx	r3
 800b434:	4603      	mov	r3, r0
 800b436:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 800b438:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b43c:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	681c      	ldr	r4, [r3, #0]
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b448:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b44c:	009b      	lsls	r3, r3, #2
 800b44e:	4413      	add	r3, r2
 800b450:	685b      	ldr	r3, [r3, #4]
 800b452:	4618      	mov	r0, r3
 800b454:	f7fd fecb 	bl	80091ee <_ZN3ros9Publisher15getEndpointTypeEv>
 800b458:	4601      	mov	r1, r0
 800b45a:	f107 030c 	add.w	r3, r7, #12
 800b45e:	461a      	mov	r2, r3
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 800b464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b466:	3301      	adds	r3, #1
 800b468:	627b      	str	r3, [r7, #36]	; 0x24
 800b46a:	e798      	b.n	800b39e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 800b46c:	2300      	movs	r3, #0
 800b46e:	627b      	str	r3, [r7, #36]	; 0x24
 800b470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b472:	2b18      	cmp	r3, #24
 800b474:	dc5f      	bgt.n	800b536 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b47a:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b47e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d053      	beq.n	800b52e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b48a:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b48e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b492:	685b      	ldr	r3, [r3, #4]
 800b494:	b29b      	uxth	r3, r3
 800b496:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b49c:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b4a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4a4:	689b      	ldr	r3, [r3, #8]
 800b4a6:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4ac:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b4b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4b8:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b4bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	3308      	adds	r3, #8
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	4608      	mov	r0, r1
 800b4c8:	4798      	blx	r3
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4d2:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b4d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4de:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b4e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	330c      	adds	r3, #12
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	4608      	mov	r0, r1
 800b4ee:	4798      	blx	r3
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 800b4f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b4f8:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	681c      	ldr	r4, [r3, #0]
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b504:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b510:	f202 2222 	addw	r2, r2, #546	; 0x222
 800b514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	3304      	adds	r3, #4
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	4608      	mov	r0, r1
 800b520:	4798      	blx	r3
 800b522:	4601      	mov	r1, r0
 800b524:	f107 030c 	add.w	r3, r7, #12
 800b528:	461a      	mov	r2, r3
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 800b52e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b530:	3301      	adds	r3, #1
 800b532:	627b      	str	r3, [r7, #36]	; 0x24
 800b534:	e79c      	b.n	800b470 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2201      	movs	r2, #1
 800b53a:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 800b53e:	bf00      	nop
 800b540:	372c      	adds	r7, #44	; 0x2c
 800b542:	46bd      	mov	sp, r7
 800b544:	bd90      	pop	{r4, r7, pc}
	...

0800b548 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 800b548:	b580      	push	{r7, lr}
 800b54a:	b086      	sub	sp, #24
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 800b552:	f107 0308 	add.w	r3, r7, #8
 800b556:	4618      	mov	r0, r3
 800b558:	f7fc fff8 	bl	800854c <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	3304      	adds	r3, #4
 800b560:	4618      	mov	r0, r3
 800b562:	f7fd ff87 	bl	8009474 <_ZN13STM32Hardware4timeEv>
 800b566:	4602      	mov	r2, r0
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 800b56e:	1ad3      	subs	r3, r2, r3
 800b570:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 800b572:	f107 0308 	add.w	r3, r7, #8
 800b576:	6839      	ldr	r1, [r7, #0]
 800b578:	4618      	mov	r0, r3
 800b57a:	f7fd f857 	bl	800862c <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 800b57e:	68fa      	ldr	r2, [r7, #12]
 800b580:	697b      	ldr	r3, [r7, #20]
 800b582:	4915      	ldr	r1, [pc, #84]	; (800b5d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 800b584:	fba1 1303 	umull	r1, r3, r1, r3
 800b588:	099b      	lsrs	r3, r3, #6
 800b58a:	4413      	add	r3, r2
 800b58c:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 800b58e:	6939      	ldr	r1, [r7, #16]
 800b590:	697a      	ldr	r2, [r7, #20]
 800b592:	4b11      	ldr	r3, [pc, #68]	; (800b5d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 800b594:	fba3 0302 	umull	r0, r3, r3, r2
 800b598:	099b      	lsrs	r3, r3, #6
 800b59a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b59e:	fb00 f303 	mul.w	r3, r0, r3
 800b5a2:	1ad3      	subs	r3, r2, r3
 800b5a4:	4a0d      	ldr	r2, [pc, #52]	; (800b5dc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 800b5a6:	fb02 f303 	mul.w	r3, r2, r3
 800b5aa:	440b      	add	r3, r1
 800b5ac:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 800b5ae:	f107 0308 	add.w	r3, r7, #8
 800b5b2:	3304      	adds	r3, #4
 800b5b4:	4619      	mov	r1, r3
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f000 f8a6 	bl	800b708 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	3304      	adds	r3, #4
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	f7fd ff57 	bl	8009474 <_ZN13STM32Hardware4timeEv>
 800b5c6:	4602      	mov	r2, r0
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 800b5ce:	bf00      	nop
 800b5d0:	3718      	adds	r7, #24
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	bf00      	nop
 800b5d8:	10624dd3 	.word	0x10624dd3
 800b5dc:	000f4240 	.word	0x000f4240

0800b5e0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b088      	sub	sp, #32
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	60f8      	str	r0, [r7, #12]
 800b5e8:	60b9      	str	r1, [r7, #8]
 800b5ea:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	2b63      	cmp	r3, #99	; 0x63
 800b5f0:	dd09      	ble.n	800b606 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 800b5f8:	f083 0301 	eor.w	r3, r3, #1
 800b5fc:	b2db      	uxtb	r3, r3
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d001      	beq.n	800b606 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 800b602:	2300      	movs	r3, #0
 800b604:	e079      	b.n	800b6fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	68fa      	ldr	r2, [r7, #12]
 800b60e:	f202 6224 	addw	r2, r2, #1572	; 0x624
 800b612:	3207      	adds	r2, #7
 800b614:	4611      	mov	r1, r2
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	4798      	blx	r3
 800b61a:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	22ff      	movs	r2, #255	; 0xff
 800b620:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    message_out[1] = PROTOCOL_VER;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	22fe      	movs	r2, #254	; 0xfe
 800b628:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 800b62c:	697b      	ldr	r3, [r7, #20]
 800b62e:	b2da      	uxtb	r2, r3
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	b29b      	uxth	r3, r3
 800b63a:	0a1b      	lsrs	r3, r3, #8
 800b63c:	b29b      	uxth	r3, r3
 800b63e:	b2da      	uxtb	r2, r3
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	f893 2626 	ldrb.w	r2, [r3, #1574]	; 0x626
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f893 3627 	ldrb.w	r3, [r3, #1575]	; 0x627
 800b652:	4413      	add	r3, r2
 800b654:	b2db      	uxtb	r3, r3
 800b656:	43db      	mvns	r3, r3
 800b658:	b2da      	uxtb	r2, r3
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	b2da      	uxtb	r2, r3
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	b21b      	sxth	r3, r3
 800b66e:	121b      	asrs	r3, r3, #8
 800b670:	b21b      	sxth	r3, r3
 800b672:	b2da      	uxtb	r2, r3
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a

    /* calculate checksum */
    int chk = 0;
 800b67a:	2300      	movs	r3, #0
 800b67c:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800b67e:	2305      	movs	r3, #5
 800b680:	61bb      	str	r3, [r7, #24]
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	3306      	adds	r3, #6
 800b686:	69ba      	ldr	r2, [r7, #24]
 800b688:	429a      	cmp	r2, r3
 800b68a:	dc0d      	bgt.n	800b6a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc8>
      chk += message_out[i];
 800b68c:	68fa      	ldr	r2, [r7, #12]
 800b68e:	69bb      	ldr	r3, [r7, #24]
 800b690:	4413      	add	r3, r2
 800b692:	f203 6324 	addw	r3, r3, #1572	; 0x624
 800b696:	781b      	ldrb	r3, [r3, #0]
 800b698:	461a      	mov	r2, r3
 800b69a:	69fb      	ldr	r3, [r7, #28]
 800b69c:	4413      	add	r3, r2
 800b69e:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800b6a0:	69bb      	ldr	r3, [r7, #24]
 800b6a2:	3301      	adds	r3, #1
 800b6a4:	61bb      	str	r3, [r7, #24]
 800b6a6:	e7ec      	b.n	800b682 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa2>
    l += 7;
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	3307      	adds	r3, #7
 800b6ac:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 800b6ae:	69fb      	ldr	r3, [r7, #28]
 800b6b0:	425a      	negs	r2, r3
 800b6b2:	b2db      	uxtb	r3, r3
 800b6b4:	b2d2      	uxtb	r2, r2
 800b6b6:	bf58      	it	pl
 800b6b8:	4253      	negpl	r3, r2
 800b6ba:	b2da      	uxtb	r2, r3
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	1c59      	adds	r1, r3, #1
 800b6c0:	6179      	str	r1, [r7, #20]
 800b6c2:	43d2      	mvns	r2, r2
 800b6c4:	b2d1      	uxtb	r1, r2
 800b6c6:	68fa      	ldr	r2, [r7, #12]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	460a      	mov	r2, r1
 800b6cc:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624

    if (l <= OUTPUT_SIZE)
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b6d6:	dc0a      	bgt.n	800b6ee <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	1d18      	adds	r0, r3, #4
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	f203 6324 	addw	r3, r3, #1572	; 0x624
 800b6e2:	697a      	ldr	r2, [r7, #20]
 800b6e4:	4619      	mov	r1, r3
 800b6e6:	f7fd fe7f 	bl	80093e8 <_ZN13STM32Hardware5writeEPhi>
      return l;
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	e005      	b.n	800b6fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 800b6ee:	4905      	ldr	r1, [pc, #20]	; (800b704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	f000 f849 	bl	800b788 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 800b6f6:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3720      	adds	r7, #32
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}
 800b702:	bf00      	nop
 800b704:	08018284 	.word	0x08018284

0800b708 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
 800b710:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	3304      	adds	r3, #4
 800b716:	4618      	mov	r0, r3
 800b718:	f7fd feac 	bl	8009474 <_ZN13STM32Hardware4timeEv>
 800b71c:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	681a      	ldr	r2, [r3, #0]
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	4915      	ldr	r1, [pc, #84]	; (800b77c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 800b726:	fba1 1303 	umull	r1, r3, r1, r3
 800b72a:	099b      	lsrs	r3, r3, #6
 800b72c:	1ad3      	subs	r3, r2, r3
 800b72e:	1e5a      	subs	r2, r3, #1
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	6859      	ldr	r1, [r3, #4]
 800b73a:	68fa      	ldr	r2, [r7, #12]
 800b73c:	4b0f      	ldr	r3, [pc, #60]	; (800b77c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 800b73e:	fba3 0302 	umull	r0, r3, r3, r2
 800b742:	099b      	lsrs	r3, r3, #6
 800b744:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b748:	fb00 f303 	mul.w	r3, r0, r3
 800b74c:	1ad3      	subs	r3, r2, r3
 800b74e:	4a0c      	ldr	r2, [pc, #48]	; (800b780 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 800b750:	fb02 f303 	mul.w	r3, r2, r3
 800b754:	1aca      	subs	r2, r1, r3
 800b756:	4b0b      	ldr	r3, [pc, #44]	; (800b784 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 800b758:	4413      	add	r3, r2
 800b75a:	687a      	ldr	r2, [r7, #4]
 800b75c:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 800b76c:	4619      	mov	r1, r3
 800b76e:	4610      	mov	r0, r2
 800b770:	f7f5 fc2c 	bl	8000fcc <_ZN3ros16normalizeSecNSecERmS0_>
  }
 800b774:	bf00      	nop
 800b776:	3710      	adds	r7, #16
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}
 800b77c:	10624dd3 	.word	0x10624dd3
 800b780:	000f4240 	.word	0x000f4240
 800b784:	3b9aca00 	.word	0x3b9aca00

0800b788 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 800b788:	b580      	push	{r7, lr}
 800b78a:	b082      	sub	sp, #8
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
 800b790:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 800b792:	683a      	ldr	r2, [r7, #0]
 800b794:	2103      	movs	r1, #3
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f000 f804 	bl	800b7a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 800b79c:	bf00      	nop
 800b79e:	3708      	adds	r7, #8
 800b7a0:	46bd      	mov	sp, r7
 800b7a2:	bd80      	pop	{r7, pc}

0800b7a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b088      	sub	sp, #32
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	60f8      	str	r0, [r7, #12]
 800b7ac:	460b      	mov	r3, r1
 800b7ae:	607a      	str	r2, [r7, #4]
 800b7b0:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 800b7b2:	f107 0314 	add.w	r3, r7, #20
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	f7fd f97c 	bl	8008ab4 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 800b7bc:	7afb      	ldrb	r3, [r7, #11]
 800b7be:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f107 0214 	add.w	r2, r7, #20
 800b7ce:	2107      	movs	r1, #7
 800b7d0:	68f8      	ldr	r0, [r7, #12]
 800b7d2:	4798      	blx	r3
  }
 800b7d4:	bf00      	nop
 800b7d6:	3720      	adds	r7, #32
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}

0800b7dc <_Z41__static_initialization_and_destruction_0ii>:
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b082      	sub	sp, #8
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]
 800b7e4:	6039      	str	r1, [r7, #0]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d122      	bne.n	800b832 <_Z41__static_initialization_and_destruction_0ii+0x56>
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b7f2:	4293      	cmp	r3, r2
 800b7f4:	d11d      	bne.n	800b832 <_Z41__static_initialization_and_destruction_0ii+0x56>
ros::NodeHandle nh;
 800b7f6:	4811      	ldr	r0, [pc, #68]	; (800b83c <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800b7f8:	f7ff fa8a 	bl	800ad10 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
geometry_msgs::Pose2D initial_pose;
 800b7fc:	4810      	ldr	r0, [pc, #64]	; (800b840 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 800b7fe:	f7fe fc7b 	bl	800a0f8 <_ZN13geometry_msgs6Pose2DC1Ev>
std_msgs::String str_msg;
 800b802:	4810      	ldr	r0, [pc, #64]	; (800b844 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 800b804:	f7fd fe42 	bl	800948c <_ZN8std_msgs6StringC1Ev>
geometry_msgs::Twist pose;
 800b808:	480f      	ldr	r0, [pc, #60]	; (800b848 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800b80a:	f7fe fbf1 	bl	8009ff0 <_ZN13geometry_msgs5TwistC1Ev>
ros::Publisher chatter("chatter", &str_msg);
 800b80e:	2300      	movs	r3, #0
 800b810:	4a0c      	ldr	r2, [pc, #48]	; (800b844 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 800b812:	490e      	ldr	r1, [pc, #56]	; (800b84c <_Z41__static_initialization_and_destruction_0ii+0x70>)
 800b814:	480e      	ldr	r0, [pc, #56]	; (800b850 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800b816:	f7fd fcbf 	bl	8009198 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher output("output", &pose);
 800b81a:	2300      	movs	r3, #0
 800b81c:	4a0a      	ldr	r2, [pc, #40]	; (800b848 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 800b81e:	490d      	ldr	r1, [pc, #52]	; (800b854 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800b820:	480d      	ldr	r0, [pc, #52]	; (800b858 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800b822:	f7fd fcb9 	bl	8009198 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<geometry_msgs::Pose2D> initial_pose_sub("/initial_pos", &initial_pose_cb);
 800b826:	2301      	movs	r3, #1
 800b828:	4a0c      	ldr	r2, [pc, #48]	; (800b85c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 800b82a:	490d      	ldr	r1, [pc, #52]	; (800b860 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800b82c:	480d      	ldr	r0, [pc, #52]	; (800b864 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800b82e:	f7ff faff 	bl	800ae30 <_ZN3ros10SubscriberIN13geometry_msgs6Pose2DEvEC1EPKcPFvRKS2_Ei>
}
 800b832:	bf00      	nop
 800b834:	3708      	adds	r7, #8
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}
 800b83a:	bf00      	nop
 800b83c:	200003b8 	.word	0x200003b8
 800b840:	20000cf8 	.word	0x20000cf8
 800b844:	20000d18 	.word	0x20000d18
 800b848:	20000d20 	.word	0x20000d20
 800b84c:	080182c0 	.word	0x080182c0
 800b850:	20000d68 	.word	0x20000d68
 800b854:	080182c8 	.word	0x080182c8
 800b858:	20000d7c 	.word	0x20000d7c
 800b85c:	0800ab81 	.word	0x0800ab81
 800b860:	080182d0 	.word	0x080182d0
 800b864:	20000d90 	.word	0x20000d90

0800b868 <_ZN3ros10SubscriberIN13geometry_msgs6Pose2DEvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 800b868:	b580      	push	{r7, lr}
 800b86a:	b082      	sub	sp, #8
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
 800b870:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	3310      	adds	r3, #16
 800b876:	6839      	ldr	r1, [r7, #0]
 800b878:	4618      	mov	r0, r3
 800b87a:	f7fe fdd8 	bl	800a42e <_ZN13geometry_msgs6Pose2D11deserializeEPh>
    this->cb_(msg);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b882:	687a      	ldr	r2, [r7, #4]
 800b884:	3210      	adds	r2, #16
 800b886:	4610      	mov	r0, r2
 800b888:	4798      	blx	r3
  }
 800b88a:	bf00      	nop
 800b88c:	3708      	adds	r7, #8
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}

0800b892 <_ZN3ros10SubscriberIN13geometry_msgs6Pose2DEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 800b892:	b480      	push	{r7}
 800b894:	b083      	sub	sp, #12
 800b896:	af00      	add	r7, sp, #0
 800b898:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  }
 800b89e:	4618      	mov	r0, r3
 800b8a0:	370c      	adds	r7, #12
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a8:	4770      	bx	lr

0800b8aa <_ZN3ros10SubscriberIN13geometry_msgs6Pose2DEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 800b8aa:	b580      	push	{r7, lr}
 800b8ac:	b082      	sub	sp, #8
 800b8ae:	af00      	add	r7, sp, #0
 800b8b0:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	3310      	adds	r3, #16
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	f7ff f918 	bl	800aaec <_ZN13geometry_msgs6Pose2D7getTypeEv>
 800b8bc:	4603      	mov	r3, r0
  }
 800b8be:	4618      	mov	r0, r3
 800b8c0:	3708      	adds	r7, #8
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}

0800b8c6 <_ZN3ros10SubscriberIN13geometry_msgs6Pose2DEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 800b8c6:	b580      	push	{r7, lr}
 800b8c8:	b082      	sub	sp, #8
 800b8ca:	af00      	add	r7, sp, #0
 800b8cc:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	3310      	adds	r3, #16
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	f7ff f918 	bl	800ab08 <_ZN13geometry_msgs6Pose2D6getMD5Ev>
 800b8d8:	4603      	mov	r3, r0
  }
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3708      	adds	r7, #8
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}

0800b8e2 <_GLOBAL__sub_I_nh>:
 800b8e2:	b580      	push	{r7, lr}
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b8ea:	2001      	movs	r0, #1
 800b8ec:	f7ff ff76 	bl	800b7dc <_Z41__static_initialization_and_destruction_0ii>
 800b8f0:	bd80      	pop	{r7, pc}
	...

0800b8f4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800b8f8:	4b18      	ldr	r3, [pc, #96]	; (800b95c <MX_SPI2_Init+0x68>)
 800b8fa:	4a19      	ldr	r2, [pc, #100]	; (800b960 <MX_SPI2_Init+0x6c>)
 800b8fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800b8fe:	4b17      	ldr	r3, [pc, #92]	; (800b95c <MX_SPI2_Init+0x68>)
 800b900:	f44f 7282 	mov.w	r2, #260	; 0x104
 800b904:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800b906:	4b15      	ldr	r3, [pc, #84]	; (800b95c <MX_SPI2_Init+0x68>)
 800b908:	2200      	movs	r2, #0
 800b90a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800b90c:	4b13      	ldr	r3, [pc, #76]	; (800b95c <MX_SPI2_Init+0x68>)
 800b90e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b912:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800b914:	4b11      	ldr	r3, [pc, #68]	; (800b95c <MX_SPI2_Init+0x68>)
 800b916:	2202      	movs	r2, #2
 800b918:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800b91a:	4b10      	ldr	r3, [pc, #64]	; (800b95c <MX_SPI2_Init+0x68>)
 800b91c:	2201      	movs	r2, #1
 800b91e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800b920:	4b0e      	ldr	r3, [pc, #56]	; (800b95c <MX_SPI2_Init+0x68>)
 800b922:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b926:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800b928:	4b0c      	ldr	r3, [pc, #48]	; (800b95c <MX_SPI2_Init+0x68>)
 800b92a:	2230      	movs	r2, #48	; 0x30
 800b92c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b92e:	4b0b      	ldr	r3, [pc, #44]	; (800b95c <MX_SPI2_Init+0x68>)
 800b930:	2200      	movs	r2, #0
 800b932:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800b934:	4b09      	ldr	r3, [pc, #36]	; (800b95c <MX_SPI2_Init+0x68>)
 800b936:	2200      	movs	r2, #0
 800b938:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b93a:	4b08      	ldr	r3, [pc, #32]	; (800b95c <MX_SPI2_Init+0x68>)
 800b93c:	2200      	movs	r2, #0
 800b93e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800b940:	4b06      	ldr	r3, [pc, #24]	; (800b95c <MX_SPI2_Init+0x68>)
 800b942:	220a      	movs	r2, #10
 800b944:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800b946:	4805      	ldr	r0, [pc, #20]	; (800b95c <MX_SPI2_Init+0x68>)
 800b948:	f003 fb66 	bl	800f018 <HAL_SPI_Init>
 800b94c:	4603      	mov	r3, r0
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d001      	beq.n	800b956 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800b952:	f7fc fdd5 	bl	8008500 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800b956:	bf00      	nop
 800b958:	bd80      	pop	{r7, pc}
 800b95a:	bf00      	nop
 800b95c:	20000dc8 	.word	0x20000dc8
 800b960:	40003800 	.word	0x40003800

0800b964 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b08a      	sub	sp, #40	; 0x28
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b96c:	f107 0314 	add.w	r3, r7, #20
 800b970:	2200      	movs	r2, #0
 800b972:	601a      	str	r2, [r3, #0]
 800b974:	605a      	str	r2, [r3, #4]
 800b976:	609a      	str	r2, [r3, #8]
 800b978:	60da      	str	r2, [r3, #12]
 800b97a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	4a19      	ldr	r2, [pc, #100]	; (800b9e8 <HAL_SPI_MspInit+0x84>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d12c      	bne.n	800b9e0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800b986:	2300      	movs	r3, #0
 800b988:	613b      	str	r3, [r7, #16]
 800b98a:	4b18      	ldr	r3, [pc, #96]	; (800b9ec <HAL_SPI_MspInit+0x88>)
 800b98c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b98e:	4a17      	ldr	r2, [pc, #92]	; (800b9ec <HAL_SPI_MspInit+0x88>)
 800b990:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b994:	6413      	str	r3, [r2, #64]	; 0x40
 800b996:	4b15      	ldr	r3, [pc, #84]	; (800b9ec <HAL_SPI_MspInit+0x88>)
 800b998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b99a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b99e:	613b      	str	r3, [r7, #16]
 800b9a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	60fb      	str	r3, [r7, #12]
 800b9a6:	4b11      	ldr	r3, [pc, #68]	; (800b9ec <HAL_SPI_MspInit+0x88>)
 800b9a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9aa:	4a10      	ldr	r2, [pc, #64]	; (800b9ec <HAL_SPI_MspInit+0x88>)
 800b9ac:	f043 0302 	orr.w	r3, r3, #2
 800b9b0:	6313      	str	r3, [r2, #48]	; 0x30
 800b9b2:	4b0e      	ldr	r3, [pc, #56]	; (800b9ec <HAL_SPI_MspInit+0x88>)
 800b9b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9b6:	f003 0302 	and.w	r3, r3, #2
 800b9ba:	60fb      	str	r3, [r7, #12]
 800b9bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800b9be:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800b9c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9c4:	2302      	movs	r3, #2
 800b9c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800b9d0:	2305      	movs	r3, #5
 800b9d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b9d4:	f107 0314 	add.w	r3, r7, #20
 800b9d8:	4619      	mov	r1, r3
 800b9da:	4805      	ldr	r0, [pc, #20]	; (800b9f0 <HAL_SPI_MspInit+0x8c>)
 800b9dc:	f003 f920 	bl	800ec20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800b9e0:	bf00      	nop
 800b9e2:	3728      	adds	r7, #40	; 0x28
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}
 800b9e8:	40003800 	.word	0x40003800
 800b9ec:	40023800 	.word	0x40023800
 800b9f0:	40020400 	.word	0x40020400

0800b9f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b082      	sub	sp, #8
 800b9f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	607b      	str	r3, [r7, #4]
 800b9fe:	4b10      	ldr	r3, [pc, #64]	; (800ba40 <HAL_MspInit+0x4c>)
 800ba00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba02:	4a0f      	ldr	r2, [pc, #60]	; (800ba40 <HAL_MspInit+0x4c>)
 800ba04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ba08:	6453      	str	r3, [r2, #68]	; 0x44
 800ba0a:	4b0d      	ldr	r3, [pc, #52]	; (800ba40 <HAL_MspInit+0x4c>)
 800ba0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ba12:	607b      	str	r3, [r7, #4]
 800ba14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800ba16:	2300      	movs	r3, #0
 800ba18:	603b      	str	r3, [r7, #0]
 800ba1a:	4b09      	ldr	r3, [pc, #36]	; (800ba40 <HAL_MspInit+0x4c>)
 800ba1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba1e:	4a08      	ldr	r2, [pc, #32]	; (800ba40 <HAL_MspInit+0x4c>)
 800ba20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ba24:	6413      	str	r3, [r2, #64]	; 0x40
 800ba26:	4b06      	ldr	r3, [pc, #24]	; (800ba40 <HAL_MspInit+0x4c>)
 800ba28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba2e:	603b      	str	r3, [r7, #0]
 800ba30:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800ba32:	2007      	movs	r0, #7
 800ba34:	f002 fcb0 	bl	800e398 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ba38:	bf00      	nop
 800ba3a:	3708      	adds	r7, #8
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}
 800ba40:	40023800 	.word	0x40023800

0800ba44 <LL_DMA_EnableStream>:
{
 800ba44:	b480      	push	{r7}
 800ba46:	b083      	sub	sp, #12
 800ba48:	af00      	add	r7, sp, #0
 800ba4a:	6078      	str	r0, [r7, #4]
 800ba4c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800ba4e:	4a0c      	ldr	r2, [pc, #48]	; (800ba80 <LL_DMA_EnableStream+0x3c>)
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	4413      	add	r3, r2
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	461a      	mov	r2, r3
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	4413      	add	r3, r2
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	4908      	ldr	r1, [pc, #32]	; (800ba80 <LL_DMA_EnableStream+0x3c>)
 800ba60:	683a      	ldr	r2, [r7, #0]
 800ba62:	440a      	add	r2, r1
 800ba64:	7812      	ldrb	r2, [r2, #0]
 800ba66:	4611      	mov	r1, r2
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	440a      	add	r2, r1
 800ba6c:	f043 0301 	orr.w	r3, r3, #1
 800ba70:	6013      	str	r3, [r2, #0]
}
 800ba72:	bf00      	nop
 800ba74:	370c      	adds	r7, #12
 800ba76:	46bd      	mov	sp, r7
 800ba78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop
 800ba80:	08018434 	.word	0x08018434

0800ba84 <LL_DMA_DisableStream>:
{
 800ba84:	b480      	push	{r7}
 800ba86:	b083      	sub	sp, #12
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
 800ba8c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800ba8e:	4a0c      	ldr	r2, [pc, #48]	; (800bac0 <LL_DMA_DisableStream+0x3c>)
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	4413      	add	r3, r2
 800ba94:	781b      	ldrb	r3, [r3, #0]
 800ba96:	461a      	mov	r2, r3
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	4413      	add	r3, r2
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	4908      	ldr	r1, [pc, #32]	; (800bac0 <LL_DMA_DisableStream+0x3c>)
 800baa0:	683a      	ldr	r2, [r7, #0]
 800baa2:	440a      	add	r2, r1
 800baa4:	7812      	ldrb	r2, [r2, #0]
 800baa6:	4611      	mov	r1, r2
 800baa8:	687a      	ldr	r2, [r7, #4]
 800baaa:	440a      	add	r2, r1
 800baac:	f023 0301 	bic.w	r3, r3, #1
 800bab0:	6013      	str	r3, [r2, #0]
}
 800bab2:	bf00      	nop
 800bab4:	370c      	adds	r7, #12
 800bab6:	46bd      	mov	sp, r7
 800bab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800babc:	4770      	bx	lr
 800babe:	bf00      	nop
 800bac0:	08018434 	.word	0x08018434

0800bac4 <LL_DMA_IsActiveFlag_TC3>:
  * @rmtoll LISR  TCIF3    LL_DMA_IsActiveFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
{
 800bac4:	b480      	push	{r7}
 800bac6:	b083      	sub	sp, #12
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3));
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bad4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bad8:	bf0c      	ite	eq
 800bada:	2301      	moveq	r3, #1
 800badc:	2300      	movne	r3, #0
 800bade:	b2db      	uxtb	r3, r3
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	370c      	adds	r7, #12
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <LL_DMA_ClearFlag_TC3>:
  * @rmtoll LIFCR  CTCIF3    LL_DMA_ClearFlag_TC3
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
{
 800baec:	b480      	push	{r7}
 800baee:	b083      	sub	sp, #12
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF3);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bafa:	609a      	str	r2, [r3, #8]
}
 800bafc:	bf00      	nop
 800bafe:	370c      	adds	r7, #12
 800bb00:	46bd      	mov	sp, r7
 800bb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb06:	4770      	bx	lr

0800bb08 <LL_TIM_ClearFlag_CC1>:
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f06f 0202 	mvn.w	r2, #2
 800bb16:	611a      	str	r2, [r3, #16]
}
 800bb18:	bf00      	nop
 800bb1a:	370c      	adds	r7, #12
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb22:	4770      	bx	lr

0800bb24 <LL_TIM_IsActiveFlag_CC1>:
{
 800bb24:	b480      	push	{r7}
 800bb26:	b083      	sub	sp, #12
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	691b      	ldr	r3, [r3, #16]
 800bb30:	f003 0302 	and.w	r3, r3, #2
 800bb34:	2b02      	cmp	r3, #2
 800bb36:	d101      	bne.n	800bb3c <LL_TIM_IsActiveFlag_CC1+0x18>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	e000      	b.n	800bb3e <LL_TIM_IsActiveFlag_CC1+0x1a>
 800bb3c:	2300      	movs	r3, #0
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	370c      	adds	r7, #12
 800bb42:	46bd      	mov	sp, r7
 800bb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb48:	4770      	bx	lr

0800bb4a <LL_USART_IsActiveFlag_RXNE>:
{
 800bb4a:	b480      	push	{r7}
 800bb4c:	b083      	sub	sp, #12
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f003 0320 	and.w	r3, r3, #32
 800bb5a:	2b20      	cmp	r3, #32
 800bb5c:	bf0c      	ite	eq
 800bb5e:	2301      	moveq	r3, #1
 800bb60:	2300      	movne	r3, #0
 800bb62:	b2db      	uxtb	r3, r3
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	370c      	adds	r7, #12
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <LL_USART_ClearFlag_RXNE>:
{
 800bb70:	b480      	push	{r7}
 800bb72:	b083      	sub	sp, #12
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f06f 0220 	mvn.w	r2, #32
 800bb7e:	601a      	str	r2, [r3, #0]
}
 800bb80:	bf00      	nop
 800bb82:	370c      	adds	r7, #12
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr

0800bb8c <LL_USART_EnableDMAReq_RX>:
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	b089      	sub	sp, #36	; 0x24
 800bb90:	af00      	add	r7, sp, #0
 800bb92:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	3314      	adds	r3, #20
 800bb98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	e853 3f00 	ldrex	r3, [r3]
 800bba0:	60bb      	str	r3, [r7, #8]
   return(result);
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bba8:	61fb      	str	r3, [r7, #28]
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	3314      	adds	r3, #20
 800bbae:	69fa      	ldr	r2, [r7, #28]
 800bbb0:	61ba      	str	r2, [r7, #24]
 800bbb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbb4:	6979      	ldr	r1, [r7, #20]
 800bbb6:	69ba      	ldr	r2, [r7, #24]
 800bbb8:	e841 2300 	strex	r3, r2, [r1]
 800bbbc:	613b      	str	r3, [r7, #16]
   return(result);
 800bbbe:	693b      	ldr	r3, [r7, #16]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d1e7      	bne.n	800bb94 <LL_USART_EnableDMAReq_RX+0x8>
}
 800bbc4:	bf00      	nop
 800bbc6:	bf00      	nop
 800bbc8:	3724      	adds	r7, #36	; 0x24
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd0:	4770      	bx	lr

0800bbd2 <LL_USART_DisableDMAReq_RX>:
{
 800bbd2:	b480      	push	{r7}
 800bbd4:	b089      	sub	sp, #36	; 0x24
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	3314      	adds	r3, #20
 800bbde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	e853 3f00 	ldrex	r3, [r3]
 800bbe6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bbee:	61fb      	str	r3, [r7, #28]
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	3314      	adds	r3, #20
 800bbf4:	69fa      	ldr	r2, [r7, #28]
 800bbf6:	61ba      	str	r2, [r7, #24]
 800bbf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbfa:	6979      	ldr	r1, [r7, #20]
 800bbfc:	69ba      	ldr	r2, [r7, #24]
 800bbfe:	e841 2300 	strex	r3, r2, [r1]
 800bc02:	613b      	str	r3, [r7, #16]
   return(result);
 800bc04:	693b      	ldr	r3, [r7, #16]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d1e7      	bne.n	800bbda <LL_USART_DisableDMAReq_RX+0x8>
}
 800bc0a:	bf00      	nop
 800bc0c:	bf00      	nop
 800bc0e:	3724      	adds	r7, #36	; 0x24
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr

0800bc18 <LL_GPIO_TogglePin>:
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	695b      	ldr	r3, [r3, #20]
 800bc26:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800bc28:	68fa      	ldr	r2, [r7, #12]
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	4013      	ands	r3, r2
 800bc2e:	041a      	lsls	r2, r3, #16
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	43d9      	mvns	r1, r3
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	400b      	ands	r3, r1
 800bc38:	431a      	orrs	r2, r3
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	619a      	str	r2, [r3, #24]
}
 800bc3e:	bf00      	nop
 800bc40:	3714      	adds	r7, #20
 800bc42:	46bd      	mov	sp, r7
 800bc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc48:	4770      	bx	lr

0800bc4a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800bc4a:	b480      	push	{r7}
 800bc4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800bc4e:	e7fe      	b.n	800bc4e <NMI_Handler+0x4>

0800bc50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800bc50:	b480      	push	{r7}
 800bc52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800bc54:	e7fe      	b.n	800bc54 <HardFault_Handler+0x4>

0800bc56 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800bc56:	b480      	push	{r7}
 800bc58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800bc5a:	e7fe      	b.n	800bc5a <MemManage_Handler+0x4>

0800bc5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800bc5c:	b480      	push	{r7}
 800bc5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800bc60:	e7fe      	b.n	800bc60 <BusFault_Handler+0x4>

0800bc62 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800bc62:	b480      	push	{r7}
 800bc64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800bc66:	e7fe      	b.n	800bc66 <UsageFault_Handler+0x4>

0800bc68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800bc68:	b480      	push	{r7}
 800bc6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800bc6c:	bf00      	nop
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc74:	4770      	bx	lr

0800bc76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800bc76:	b480      	push	{r7}
 800bc78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800bc7a:	bf00      	nop
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc82:	4770      	bx	lr

0800bc84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800bc84:	b480      	push	{r7}
 800bc86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800bc88:	bf00      	nop
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc90:	4770      	bx	lr

0800bc92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800bc92:	b580      	push	{r7, lr}
 800bc94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800bc96:	f001 fbc9 	bl	800d42c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800bc9a:	bf00      	nop
 800bc9c:	bd80      	pop	{r7, pc}

0800bc9e <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800bc9e:	b480      	push	{r7}
 800bca0:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Stream1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800bca2:	bf00      	nop
 800bca4:	46bd      	mov	sp, r7
 800bca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcaa:	4770      	bx	lr

0800bcac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC3(DMA1)) {
 800bcb0:	4807      	ldr	r0, [pc, #28]	; (800bcd0 <DMA1_Stream3_IRQHandler+0x24>)
 800bcb2:	f7ff ff07 	bl	800bac4 <LL_DMA_IsActiveFlag_TC3>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d006      	beq.n	800bcca <DMA1_Stream3_IRQHandler+0x1e>
		LL_DMA_ClearFlag_TC3(DMA1);
 800bcbc:	4804      	ldr	r0, [pc, #16]	; (800bcd0 <DMA1_Stream3_IRQHandler+0x24>)
 800bcbe:	f7ff ff15 	bl	800baec <LL_DMA_ClearFlag_TC3>
		LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_3);
 800bcc2:	2103      	movs	r1, #3
 800bcc4:	4802      	ldr	r0, [pc, #8]	; (800bcd0 <DMA1_Stream3_IRQHandler+0x24>)
 800bcc6:	f7ff fedd 	bl	800ba84 <LL_DMA_DisableStream>
  /* USER CODE END DMA1_Stream3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800bcca:	bf00      	nop
 800bccc:	bd80      	pop	{r7, pc}
 800bcce:	bf00      	nop
 800bcd0:	40026000 	.word	0x40026000

0800bcd4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800bcd8:	4802      	ldr	r0, [pc, #8]	; (800bce4 <DMA1_Stream5_IRQHandler+0x10>)
 800bcda:	f002 fd37 	bl	800e74c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800bcde:	bf00      	nop
 800bce0:	bd80      	pop	{r7, pc}
 800bce2:	bf00      	nop
 800bce4:	20000f40 	.word	0x20000f40

0800bce8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800bcec:	4802      	ldr	r0, [pc, #8]	; (800bcf8 <DMA1_Stream6_IRQHandler+0x10>)
 800bcee:	f002 fd2d 	bl	800e74c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800bcf2:	bf00      	nop
 800bcf4:	bd80      	pop	{r7, pc}
 800bcf6:	bf00      	nop
 800bcf8:	20000fa0 	.word	0x20000fa0

0800bcfc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b082      	sub	sp, #8
 800bd00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */
	if((READ_REG(hcan1.Instance->RF0R) & CAN_RF0R_FMP0) != RESET){
 800bd02:	4b17      	ldr	r3, [pc, #92]	; (800bd60 <CAN1_RX0_IRQHandler+0x64>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	68db      	ldr	r3, [r3, #12]
 800bd08:	f003 0303 	and.w	r3, r3, #3
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d01f      	beq.n	800bd50 <CAN1_RX0_IRQHandler+0x54>
		HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxMSG, RxData);
 800bd10:	4b14      	ldr	r3, [pc, #80]	; (800bd64 <CAN1_RX0_IRQHandler+0x68>)
 800bd12:	4a15      	ldr	r2, [pc, #84]	; (800bd68 <CAN1_RX0_IRQHandler+0x6c>)
 800bd14:	2100      	movs	r1, #0
 800bd16:	4812      	ldr	r0, [pc, #72]	; (800bd60 <CAN1_RX0_IRQHandler+0x64>)
 800bd18:	f001 fefc 	bl	800db14 <HAL_CAN_GetRxMessage>
		if(RxMSG.StdId == CAN_CURRENT_W_ID){
 800bd1c:	4b12      	ldr	r3, [pc, #72]	; (800bd68 <CAN1_RX0_IRQHandler+0x6c>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b05      	cmp	r3, #5
 800bd22:	d115      	bne.n	800bd50 <CAN1_RX0_IRQHandler+0x54>
			uint16_t velocity_tmp;
			velocity_tmp = RxData[1] << 8 | RxData[0];
 800bd24:	4b0f      	ldr	r3, [pc, #60]	; (800bd64 <CAN1_RX0_IRQHandler+0x68>)
 800bd26:	785b      	ldrb	r3, [r3, #1]
 800bd28:	021b      	lsls	r3, r3, #8
 800bd2a:	b21a      	sxth	r2, r3
 800bd2c:	4b0d      	ldr	r3, [pc, #52]	; (800bd64 <CAN1_RX0_IRQHandler+0x68>)
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	b21b      	sxth	r3, r3
 800bd32:	4313      	orrs	r3, r2
 800bd34:	b21b      	sxth	r3, r3
 800bd36:	80fb      	strh	r3, [r7, #6]
			V_current = velocity_tmp*CAN_RX_GAIN;
 800bd38:	88fb      	ldrh	r3, [r7, #6]
 800bd3a:	ee07 3a90 	vmov	s15, r3
 800bd3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bd42:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800bd6c <CAN1_RX0_IRQHandler+0x70>
 800bd46:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bd4a:	4b09      	ldr	r3, [pc, #36]	; (800bd70 <CAN1_RX0_IRQHandler+0x74>)
 800bd4c:	edc3 7a00 	vstr	s15, [r3]
		}
	}
  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800bd50:	4803      	ldr	r0, [pc, #12]	; (800bd60 <CAN1_RX0_IRQHandler+0x64>)
 800bd52:	f002 f817 	bl	800dd84 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800bd56:	bf00      	nop
 800bd58:	3708      	adds	r7, #8
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}
 800bd5e:	bf00      	nop
 800bd60:	20000214 	.word	0x20000214
 800bd64:	20000380 	.word	0x20000380
 800bd68:	2000035c 	.word	0x2000035c
 800bd6c:	3c23d70a 	.word	0x3c23d70a
 800bd70:	2000038c 	.word	0x2000038c

0800bd74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	TimerInterrupt_1ms();
 800bd78:	f7f8 fb74 	bl	8004464 <TimerInterrupt_1ms>
  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800bd7c:	bf00      	nop
 800bd7e:	bd80      	pop	{r7, pc}

0800bd80 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800bd84:	4802      	ldr	r0, [pc, #8]	; (800bd90 <TIM4_IRQHandler+0x10>)
 800bd86:	f003 fd4c 	bl	800f822 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800bd8a:	bf00      	nop
 800bd8c:	bd80      	pop	{r7, pc}
 800bd8e:	bf00      	nop
 800bd90:	20000e28 	.word	0x20000e28

0800bd94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800bd98:	4802      	ldr	r0, [pc, #8]	; (800bda4 <USART2_IRQHandler+0x10>)
 800bd9a:	f004 fcf3 	bl	8010784 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800bd9e:	bf00      	nop
 800bda0:	bd80      	pop	{r7, pc}
 800bda2:	bf00      	nop
 800bda4:	20000efc 	.word	0x20000efc

0800bda8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */
	if(LL_USART_IsActiveFlag_RXNE(USART3)){
 800bdac:	4817      	ldr	r0, [pc, #92]	; (800be0c <USART3_IRQHandler+0x64>)
 800bdae:	f7ff fecc 	bl	800bb4a <LL_USART_IsActiveFlag_RXNE>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d027      	beq.n	800be08 <USART3_IRQHandler+0x60>
		LL_GPIO_TogglePin(GPIOA, LD2_Pin);			// for initial check the GPS data transmit
 800bdb8:	2120      	movs	r1, #32
 800bdba:	4815      	ldr	r0, [pc, #84]	; (800be10 <USART3_IRQHandler+0x68>)
 800bdbc:	f7ff ff2c 	bl	800bc18 <LL_GPIO_TogglePin>
		LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_1);
 800bdc0:	2101      	movs	r1, #1
 800bdc2:	4814      	ldr	r0, [pc, #80]	; (800be14 <USART3_IRQHandler+0x6c>)
 800bdc4:	f7ff fe3e 	bl	800ba44 <LL_DMA_EnableStream>
		LL_USART_EnableDMAReq_RX(USART3);
 800bdc8:	4810      	ldr	r0, [pc, #64]	; (800be0c <USART3_IRQHandler+0x64>)
 800bdca:	f7ff fedf 	bl	800bb8c <LL_USART_EnableDMAReq_RX>
		LL_USART_ClearFlag_RXNE(USART3);
 800bdce:	480f      	ldr	r0, [pc, #60]	; (800be0c <USART3_IRQHandler+0x64>)
 800bdd0:	f7ff fece 	bl	800bb70 <LL_USART_ClearFlag_RXNE>
		static uint8_t check_dma = 0;
		check_dma++;
 800bdd4:	4b10      	ldr	r3, [pc, #64]	; (800be18 <USART3_IRQHandler+0x70>)
 800bdd6:	781b      	ldrb	r3, [r3, #0]
 800bdd8:	3301      	adds	r3, #1
 800bdda:	b2da      	uxtb	r2, r3
 800bddc:	4b0e      	ldr	r3, [pc, #56]	; (800be18 <USART3_IRQHandler+0x70>)
 800bdde:	701a      	strb	r2, [r3, #0]
		if(check_dma >= sizeof(gpsdata)){
 800bde0:	4b0d      	ldr	r3, [pc, #52]	; (800be18 <USART3_IRQHandler+0x70>)
 800bde2:	781b      	ldrb	r3, [r3, #0]
 800bde4:	2b23      	cmp	r3, #35	; 0x23
 800bde6:	d90c      	bls.n	800be02 <USART3_IRQHandler+0x5a>
			LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_1);
 800bde8:	2101      	movs	r1, #1
 800bdea:	480a      	ldr	r0, [pc, #40]	; (800be14 <USART3_IRQHandler+0x6c>)
 800bdec:	f7ff fe4a 	bl	800ba84 <LL_DMA_DisableStream>
			LL_USART_DisableDMAReq_RX(USART3);
 800bdf0:	4806      	ldr	r0, [pc, #24]	; (800be0c <USART3_IRQHandler+0x64>)
 800bdf2:	f7ff feee 	bl	800bbd2 <LL_USART_DisableDMAReq_RX>
			check_dma = 0;
 800bdf6:	4b08      	ldr	r3, [pc, #32]	; (800be18 <USART3_IRQHandler+0x70>)
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	701a      	strb	r2, [r3, #0]
			update_gps = 1;
 800bdfc:	4b07      	ldr	r3, [pc, #28]	; (800be1c <USART3_IRQHandler+0x74>)
 800bdfe:	2201      	movs	r2, #1
 800be00:	701a      	strb	r2, [r3, #0]
		}
			LL_USART_DisableDMAReq_RX(USART3);
 800be02:	4802      	ldr	r0, [pc, #8]	; (800be0c <USART3_IRQHandler+0x64>)
 800be04:	f7ff fee5 	bl	800bbd2 <LL_USART_DisableDMAReq_RX>
	}
  /* USER CODE END USART3_IRQn 1 */
}
 800be08:	bf00      	nop
 800be0a:	bd80      	pop	{r7, pc}
 800be0c:	40004800 	.word	0x40004800
 800be10:	40020000 	.word	0x40020000
 800be14:	40026000 	.word	0x40026000
 800be18:	20000e20 	.word	0x20000e20
 800be1c:	200003b4 	.word	0x200003b4

0800be20 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800be20:	b580      	push	{r7, lr}
 800be22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */
	if (LL_TIM_IsActiveFlag_CC1(TIM8) != RESET) {
 800be24:	4805      	ldr	r0, [pc, #20]	; (800be3c <TIM8_CC_IRQHandler+0x1c>)
 800be26:	f7ff fe7d 	bl	800bb24 <LL_TIM_IsActiveFlag_CC1>
 800be2a:	4603      	mov	r3, r0
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d002      	beq.n	800be36 <TIM8_CC_IRQHandler+0x16>
		LL_TIM_ClearFlag_CC1(TIM8);
 800be30:	4802      	ldr	r0, [pc, #8]	; (800be3c <TIM8_CC_IRQHandler+0x1c>)
 800be32:	f7ff fe69 	bl	800bb08 <LL_TIM_ClearFlag_CC1>
	}
  /* USER CODE END TIM8_CC_IRQn 0 */
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800be36:	bf00      	nop
 800be38:	bd80      	pop	{r7, pc}
 800be3a:	bf00      	nop
 800be3c:	40010400 	.word	0x40010400

0800be40 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800be44:	4802      	ldr	r0, [pc, #8]	; (800be50 <TIM5_IRQHandler+0x10>)
 800be46:	f003 fcec 	bl	800f822 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800be4a:	bf00      	nop
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	20000e70 	.word	0x20000e70

0800be54 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	RxD0Interrupt();
 800be58:	f7f8 fb36 	bl	80044c8 <RxD0Interrupt>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800be5c:	bf00      	nop
 800be5e:	bd80      	pop	{r7, pc}

0800be60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800be60:	b480      	push	{r7}
 800be62:	af00      	add	r7, sp, #0
	return 1;
 800be64:	2301      	movs	r3, #1
}
 800be66:	4618      	mov	r0, r3
 800be68:	46bd      	mov	sp, r7
 800be6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6e:	4770      	bx	lr

0800be70 <_kill>:

int _kill(int pid, int sig)
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b082      	sub	sp, #8
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
 800be78:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800be7a:	f00a ff33 	bl	8016ce4 <__errno>
 800be7e:	4603      	mov	r3, r0
 800be80:	2216      	movs	r2, #22
 800be82:	601a      	str	r2, [r3, #0]
	return -1;
 800be84:	f04f 33ff 	mov.w	r3, #4294967295
}
 800be88:	4618      	mov	r0, r3
 800be8a:	3708      	adds	r7, #8
 800be8c:	46bd      	mov	sp, r7
 800be8e:	bd80      	pop	{r7, pc}

0800be90 <_exit>:

void _exit (int status)
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b082      	sub	sp, #8
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800be98:	f04f 31ff 	mov.w	r1, #4294967295
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f7ff ffe7 	bl	800be70 <_kill>
	while (1) {}		/* Make sure we hang here */
 800bea2:	e7fe      	b.n	800bea2 <_exit+0x12>

0800bea4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b086      	sub	sp, #24
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	60b9      	str	r1, [r7, #8]
 800beae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800beb0:	2300      	movs	r3, #0
 800beb2:	617b      	str	r3, [r7, #20]
 800beb4:	e00a      	b.n	800becc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800beb6:	f3af 8000 	nop.w
 800beba:	4601      	mov	r1, r0
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	1c5a      	adds	r2, r3, #1
 800bec0:	60ba      	str	r2, [r7, #8]
 800bec2:	b2ca      	uxtb	r2, r1
 800bec4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	3301      	adds	r3, #1
 800beca:	617b      	str	r3, [r7, #20]
 800becc:	697a      	ldr	r2, [r7, #20]
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	429a      	cmp	r2, r3
 800bed2:	dbf0      	blt.n	800beb6 <_read+0x12>
	}

return len;
 800bed4:	687b      	ldr	r3, [r7, #4]
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3718      	adds	r7, #24
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <_close>:
	}
	return len;
}

int _close(int file)
{
 800bede:	b480      	push	{r7}
 800bee0:	b083      	sub	sp, #12
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
	return -1;
 800bee6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800beea:	4618      	mov	r0, r3
 800beec:	370c      	adds	r7, #12
 800beee:	46bd      	mov	sp, r7
 800bef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef4:	4770      	bx	lr

0800bef6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800bef6:	b480      	push	{r7}
 800bef8:	b083      	sub	sp, #12
 800befa:	af00      	add	r7, sp, #0
 800befc:	6078      	str	r0, [r7, #4]
 800befe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800bf06:	605a      	str	r2, [r3, #4]
	return 0;
 800bf08:	2300      	movs	r3, #0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	370c      	adds	r7, #12
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf14:	4770      	bx	lr

0800bf16 <_isatty>:

int _isatty(int file)
{
 800bf16:	b480      	push	{r7}
 800bf18:	b083      	sub	sp, #12
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	6078      	str	r0, [r7, #4]
	return 1;
 800bf1e:	2301      	movs	r3, #1
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr

0800bf2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b085      	sub	sp, #20
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	60f8      	str	r0, [r7, #12]
 800bf34:	60b9      	str	r1, [r7, #8]
 800bf36:	607a      	str	r2, [r7, #4]
	return 0;
 800bf38:	2300      	movs	r3, #0
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3714      	adds	r7, #20
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr
	...

0800bf48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b086      	sub	sp, #24
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800bf50:	4a14      	ldr	r2, [pc, #80]	; (800bfa4 <_sbrk+0x5c>)
 800bf52:	4b15      	ldr	r3, [pc, #84]	; (800bfa8 <_sbrk+0x60>)
 800bf54:	1ad3      	subs	r3, r2, r3
 800bf56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800bf58:	697b      	ldr	r3, [r7, #20]
 800bf5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800bf5c:	4b13      	ldr	r3, [pc, #76]	; (800bfac <_sbrk+0x64>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d102      	bne.n	800bf6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800bf64:	4b11      	ldr	r3, [pc, #68]	; (800bfac <_sbrk+0x64>)
 800bf66:	4a12      	ldr	r2, [pc, #72]	; (800bfb0 <_sbrk+0x68>)
 800bf68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800bf6a:	4b10      	ldr	r3, [pc, #64]	; (800bfac <_sbrk+0x64>)
 800bf6c:	681a      	ldr	r2, [r3, #0]
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	4413      	add	r3, r2
 800bf72:	693a      	ldr	r2, [r7, #16]
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d207      	bcs.n	800bf88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800bf78:	f00a feb4 	bl	8016ce4 <__errno>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	220c      	movs	r2, #12
 800bf80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800bf82:	f04f 33ff 	mov.w	r3, #4294967295
 800bf86:	e009      	b.n	800bf9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800bf88:	4b08      	ldr	r3, [pc, #32]	; (800bfac <_sbrk+0x64>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800bf8e:	4b07      	ldr	r3, [pc, #28]	; (800bfac <_sbrk+0x64>)
 800bf90:	681a      	ldr	r2, [r3, #0]
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	4413      	add	r3, r2
 800bf96:	4a05      	ldr	r2, [pc, #20]	; (800bfac <_sbrk+0x64>)
 800bf98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3718      	adds	r7, #24
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}
 800bfa4:	20020000 	.word	0x20020000
 800bfa8:	00000400 	.word	0x00000400
 800bfac:	20000e24 	.word	0x20000e24
 800bfb0:	20001018 	.word	0x20001018

0800bfb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800bfb8:	4b06      	ldr	r3, [pc, #24]	; (800bfd4 <SystemInit+0x20>)
 800bfba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfbe:	4a05      	ldr	r2, [pc, #20]	; (800bfd4 <SystemInit+0x20>)
 800bfc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bfc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800bfc8:	bf00      	nop
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr
 800bfd2:	bf00      	nop
 800bfd4:	e000ed00 	.word	0xe000ed00

0800bfd8 <__NVIC_GetPriorityGrouping>:
{
 800bfd8:	b480      	push	{r7}
 800bfda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bfdc:	4b04      	ldr	r3, [pc, #16]	; (800bff0 <__NVIC_GetPriorityGrouping+0x18>)
 800bfde:	68db      	ldr	r3, [r3, #12]
 800bfe0:	0a1b      	lsrs	r3, r3, #8
 800bfe2:	f003 0307 	and.w	r3, r3, #7
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfee:	4770      	bx	lr
 800bff0:	e000ed00 	.word	0xe000ed00

0800bff4 <__NVIC_EnableIRQ>:
{
 800bff4:	b480      	push	{r7}
 800bff6:	b083      	sub	sp, #12
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	4603      	mov	r3, r0
 800bffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c002:	2b00      	cmp	r3, #0
 800c004:	db0b      	blt.n	800c01e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c006:	79fb      	ldrb	r3, [r7, #7]
 800c008:	f003 021f 	and.w	r2, r3, #31
 800c00c:	4907      	ldr	r1, [pc, #28]	; (800c02c <__NVIC_EnableIRQ+0x38>)
 800c00e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c012:	095b      	lsrs	r3, r3, #5
 800c014:	2001      	movs	r0, #1
 800c016:	fa00 f202 	lsl.w	r2, r0, r2
 800c01a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800c01e:	bf00      	nop
 800c020:	370c      	adds	r7, #12
 800c022:	46bd      	mov	sp, r7
 800c024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c028:	4770      	bx	lr
 800c02a:	bf00      	nop
 800c02c:	e000e100 	.word	0xe000e100

0800c030 <__NVIC_SetPriority>:
{
 800c030:	b480      	push	{r7}
 800c032:	b083      	sub	sp, #12
 800c034:	af00      	add	r7, sp, #0
 800c036:	4603      	mov	r3, r0
 800c038:	6039      	str	r1, [r7, #0]
 800c03a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c03c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c040:	2b00      	cmp	r3, #0
 800c042:	db0a      	blt.n	800c05a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	b2da      	uxtb	r2, r3
 800c048:	490c      	ldr	r1, [pc, #48]	; (800c07c <__NVIC_SetPriority+0x4c>)
 800c04a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c04e:	0112      	lsls	r2, r2, #4
 800c050:	b2d2      	uxtb	r2, r2
 800c052:	440b      	add	r3, r1
 800c054:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800c058:	e00a      	b.n	800c070 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	b2da      	uxtb	r2, r3
 800c05e:	4908      	ldr	r1, [pc, #32]	; (800c080 <__NVIC_SetPriority+0x50>)
 800c060:	79fb      	ldrb	r3, [r7, #7]
 800c062:	f003 030f 	and.w	r3, r3, #15
 800c066:	3b04      	subs	r3, #4
 800c068:	0112      	lsls	r2, r2, #4
 800c06a:	b2d2      	uxtb	r2, r2
 800c06c:	440b      	add	r3, r1
 800c06e:	761a      	strb	r2, [r3, #24]
}
 800c070:	bf00      	nop
 800c072:	370c      	adds	r7, #12
 800c074:	46bd      	mov	sp, r7
 800c076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07a:	4770      	bx	lr
 800c07c:	e000e100 	.word	0xe000e100
 800c080:	e000ed00 	.word	0xe000ed00

0800c084 <NVIC_EncodePriority>:
{
 800c084:	b480      	push	{r7}
 800c086:	b089      	sub	sp, #36	; 0x24
 800c088:	af00      	add	r7, sp, #0
 800c08a:	60f8      	str	r0, [r7, #12]
 800c08c:	60b9      	str	r1, [r7, #8]
 800c08e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f003 0307 	and.w	r3, r3, #7
 800c096:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c098:	69fb      	ldr	r3, [r7, #28]
 800c09a:	f1c3 0307 	rsb	r3, r3, #7
 800c09e:	2b04      	cmp	r3, #4
 800c0a0:	bf28      	it	cs
 800c0a2:	2304      	movcs	r3, #4
 800c0a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c0a6:	69fb      	ldr	r3, [r7, #28]
 800c0a8:	3304      	adds	r3, #4
 800c0aa:	2b06      	cmp	r3, #6
 800c0ac:	d902      	bls.n	800c0b4 <NVIC_EncodePriority+0x30>
 800c0ae:	69fb      	ldr	r3, [r7, #28]
 800c0b0:	3b03      	subs	r3, #3
 800c0b2:	e000      	b.n	800c0b6 <NVIC_EncodePriority+0x32>
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c0b8:	f04f 32ff 	mov.w	r2, #4294967295
 800c0bc:	69bb      	ldr	r3, [r7, #24]
 800c0be:	fa02 f303 	lsl.w	r3, r2, r3
 800c0c2:	43da      	mvns	r2, r3
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	401a      	ands	r2, r3
 800c0c8:	697b      	ldr	r3, [r7, #20]
 800c0ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c0cc:	f04f 31ff 	mov.w	r1, #4294967295
 800c0d0:	697b      	ldr	r3, [r7, #20]
 800c0d2:	fa01 f303 	lsl.w	r3, r1, r3
 800c0d6:	43d9      	mvns	r1, r3
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c0dc:	4313      	orrs	r3, r2
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3724      	adds	r7, #36	; 0x24
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e8:	4770      	bx	lr
	...

0800c0ec <LL_AHB1_GRP1_EnableClock>:
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b085      	sub	sp, #20
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800c0f4:	4b08      	ldr	r3, [pc, #32]	; (800c118 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800c0f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c0f8:	4907      	ldr	r1, [pc, #28]	; (800c118 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	4313      	orrs	r3, r2
 800c0fe:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800c100:	4b05      	ldr	r3, [pc, #20]	; (800c118 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800c102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	4013      	ands	r3, r2
 800c108:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c10a:	68fb      	ldr	r3, [r7, #12]
}
 800c10c:	bf00      	nop
 800c10e:	3714      	adds	r7, #20
 800c110:	46bd      	mov	sp, r7
 800c112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c116:	4770      	bx	lr
 800c118:	40023800 	.word	0x40023800

0800c11c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b085      	sub	sp, #20
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800c124:	4b08      	ldr	r3, [pc, #32]	; (800c148 <LL_APB1_GRP1_EnableClock+0x2c>)
 800c126:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c128:	4907      	ldr	r1, [pc, #28]	; (800c148 <LL_APB1_GRP1_EnableClock+0x2c>)
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	4313      	orrs	r3, r2
 800c12e:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800c130:	4b05      	ldr	r3, [pc, #20]	; (800c148 <LL_APB1_GRP1_EnableClock+0x2c>)
 800c132:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	4013      	ands	r3, r2
 800c138:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c13a:	68fb      	ldr	r3, [r7, #12]
}
 800c13c:	bf00      	nop
 800c13e:	3714      	adds	r7, #20
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr
 800c148:	40023800 	.word	0x40023800

0800c14c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800c14c:	b480      	push	{r7}
 800c14e:	b085      	sub	sp, #20
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800c154:	4b08      	ldr	r3, [pc, #32]	; (800c178 <LL_APB2_GRP1_EnableClock+0x2c>)
 800c156:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c158:	4907      	ldr	r1, [pc, #28]	; (800c178 <LL_APB2_GRP1_EnableClock+0x2c>)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	4313      	orrs	r3, r2
 800c15e:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800c160:	4b05      	ldr	r3, [pc, #20]	; (800c178 <LL_APB2_GRP1_EnableClock+0x2c>)
 800c162:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	4013      	ands	r3, r2
 800c168:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800c16a:	68fb      	ldr	r3, [r7, #12]
}
 800c16c:	bf00      	nop
 800c16e:	3714      	adds	r7, #20
 800c170:	46bd      	mov	sp, r7
 800c172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c176:	4770      	bx	lr
 800c178:	40023800 	.word	0x40023800

0800c17c <LL_TIM_DisableARRPreload>:
{
 800c17c:	b480      	push	{r7}
 800c17e:	b083      	sub	sp, #12
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	601a      	str	r2, [r3, #0]
}
 800c190:	bf00      	nop
 800c192:	370c      	adds	r7, #12
 800c194:	46bd      	mov	sp, r7
 800c196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c19a:	4770      	bx	lr

0800c19c <LL_TIM_CC_DisableChannel>:
{
 800c19c:	b480      	push	{r7}
 800c19e:	b083      	sub	sp, #12
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
 800c1a4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	6a1a      	ldr	r2, [r3, #32]
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	43db      	mvns	r3, r3
 800c1ae:	401a      	ands	r2, r3
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	621a      	str	r2, [r3, #32]
}
 800c1b4:	bf00      	nop
 800c1b6:	370c      	adds	r7, #12
 800c1b8:	46bd      	mov	sp, r7
 800c1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1be:	4770      	bx	lr

0800c1c0 <LL_TIM_OC_DisableFast>:
{
 800c1c0:	b480      	push	{r7}
 800c1c2:	b085      	sub	sp, #20
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
 800c1c8:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800c1ca:	683b      	ldr	r3, [r7, #0]
 800c1cc:	2b01      	cmp	r3, #1
 800c1ce:	d01c      	beq.n	800c20a <LL_TIM_OC_DisableFast+0x4a>
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	2b04      	cmp	r3, #4
 800c1d4:	d017      	beq.n	800c206 <LL_TIM_OC_DisableFast+0x46>
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	2b10      	cmp	r3, #16
 800c1da:	d012      	beq.n	800c202 <LL_TIM_OC_DisableFast+0x42>
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	2b40      	cmp	r3, #64	; 0x40
 800c1e0:	d00d      	beq.n	800c1fe <LL_TIM_OC_DisableFast+0x3e>
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1e8:	d007      	beq.n	800c1fa <LL_TIM_OC_DisableFast+0x3a>
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c1f0:	d101      	bne.n	800c1f6 <LL_TIM_OC_DisableFast+0x36>
 800c1f2:	2305      	movs	r3, #5
 800c1f4:	e00a      	b.n	800c20c <LL_TIM_OC_DisableFast+0x4c>
 800c1f6:	2306      	movs	r3, #6
 800c1f8:	e008      	b.n	800c20c <LL_TIM_OC_DisableFast+0x4c>
 800c1fa:	2304      	movs	r3, #4
 800c1fc:	e006      	b.n	800c20c <LL_TIM_OC_DisableFast+0x4c>
 800c1fe:	2303      	movs	r3, #3
 800c200:	e004      	b.n	800c20c <LL_TIM_OC_DisableFast+0x4c>
 800c202:	2302      	movs	r3, #2
 800c204:	e002      	b.n	800c20c <LL_TIM_OC_DisableFast+0x4c>
 800c206:	2301      	movs	r3, #1
 800c208:	e000      	b.n	800c20c <LL_TIM_OC_DisableFast+0x4c>
 800c20a:	2300      	movs	r3, #0
 800c20c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	3318      	adds	r3, #24
 800c212:	4619      	mov	r1, r3
 800c214:	7bfb      	ldrb	r3, [r7, #15]
 800c216:	4a0b      	ldr	r2, [pc, #44]	; (800c244 <LL_TIM_OC_DisableFast+0x84>)
 800c218:	5cd3      	ldrb	r3, [r2, r3]
 800c21a:	440b      	add	r3, r1
 800c21c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800c21e:	68bb      	ldr	r3, [r7, #8]
 800c220:	681a      	ldr	r2, [r3, #0]
 800c222:	7bfb      	ldrb	r3, [r7, #15]
 800c224:	4908      	ldr	r1, [pc, #32]	; (800c248 <LL_TIM_OC_DisableFast+0x88>)
 800c226:	5ccb      	ldrb	r3, [r1, r3]
 800c228:	4619      	mov	r1, r3
 800c22a:	2304      	movs	r3, #4
 800c22c:	408b      	lsls	r3, r1
 800c22e:	43db      	mvns	r3, r3
 800c230:	401a      	ands	r2, r3
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	601a      	str	r2, [r3, #0]
}
 800c236:	bf00      	nop
 800c238:	3714      	adds	r7, #20
 800c23a:	46bd      	mov	sp, r7
 800c23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c240:	4770      	bx	lr
 800c242:	bf00      	nop
 800c244:	08018454 	.word	0x08018454
 800c248:	0801845c 	.word	0x0801845c

0800c24c <LL_TIM_IC_SetActiveInput>:
{
 800c24c:	b480      	push	{r7}
 800c24e:	b087      	sub	sp, #28
 800c250:	af00      	add	r7, sp, #0
 800c252:	60f8      	str	r0, [r7, #12]
 800c254:	60b9      	str	r1, [r7, #8]
 800c256:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800c258:	68bb      	ldr	r3, [r7, #8]
 800c25a:	2b01      	cmp	r3, #1
 800c25c:	d01c      	beq.n	800c298 <LL_TIM_IC_SetActiveInput+0x4c>
 800c25e:	68bb      	ldr	r3, [r7, #8]
 800c260:	2b04      	cmp	r3, #4
 800c262:	d017      	beq.n	800c294 <LL_TIM_IC_SetActiveInput+0x48>
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	2b10      	cmp	r3, #16
 800c268:	d012      	beq.n	800c290 <LL_TIM_IC_SetActiveInput+0x44>
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	2b40      	cmp	r3, #64	; 0x40
 800c26e:	d00d      	beq.n	800c28c <LL_TIM_IC_SetActiveInput+0x40>
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c276:	d007      	beq.n	800c288 <LL_TIM_IC_SetActiveInput+0x3c>
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c27e:	d101      	bne.n	800c284 <LL_TIM_IC_SetActiveInput+0x38>
 800c280:	2305      	movs	r3, #5
 800c282:	e00a      	b.n	800c29a <LL_TIM_IC_SetActiveInput+0x4e>
 800c284:	2306      	movs	r3, #6
 800c286:	e008      	b.n	800c29a <LL_TIM_IC_SetActiveInput+0x4e>
 800c288:	2304      	movs	r3, #4
 800c28a:	e006      	b.n	800c29a <LL_TIM_IC_SetActiveInput+0x4e>
 800c28c:	2303      	movs	r3, #3
 800c28e:	e004      	b.n	800c29a <LL_TIM_IC_SetActiveInput+0x4e>
 800c290:	2302      	movs	r3, #2
 800c292:	e002      	b.n	800c29a <LL_TIM_IC_SetActiveInput+0x4e>
 800c294:	2301      	movs	r3, #1
 800c296:	e000      	b.n	800c29a <LL_TIM_IC_SetActiveInput+0x4e>
 800c298:	2300      	movs	r3, #0
 800c29a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	3318      	adds	r3, #24
 800c2a0:	4619      	mov	r1, r3
 800c2a2:	7dfb      	ldrb	r3, [r7, #23]
 800c2a4:	4a0e      	ldr	r2, [pc, #56]	; (800c2e0 <LL_TIM_IC_SetActiveInput+0x94>)
 800c2a6:	5cd3      	ldrb	r3, [r2, r3]
 800c2a8:	440b      	add	r3, r1
 800c2aa:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	681a      	ldr	r2, [r3, #0]
 800c2b0:	7dfb      	ldrb	r3, [r7, #23]
 800c2b2:	490c      	ldr	r1, [pc, #48]	; (800c2e4 <LL_TIM_IC_SetActiveInput+0x98>)
 800c2b4:	5ccb      	ldrb	r3, [r1, r3]
 800c2b6:	4619      	mov	r1, r3
 800c2b8:	2303      	movs	r3, #3
 800c2ba:	408b      	lsls	r3, r1
 800c2bc:	43db      	mvns	r3, r3
 800c2be:	401a      	ands	r2, r3
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	0c1b      	lsrs	r3, r3, #16
 800c2c4:	7df9      	ldrb	r1, [r7, #23]
 800c2c6:	4807      	ldr	r0, [pc, #28]	; (800c2e4 <LL_TIM_IC_SetActiveInput+0x98>)
 800c2c8:	5c41      	ldrb	r1, [r0, r1]
 800c2ca:	408b      	lsls	r3, r1
 800c2cc:	431a      	orrs	r2, r3
 800c2ce:	693b      	ldr	r3, [r7, #16]
 800c2d0:	601a      	str	r2, [r3, #0]
}
 800c2d2:	bf00      	nop
 800c2d4:	371c      	adds	r7, #28
 800c2d6:	46bd      	mov	sp, r7
 800c2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2dc:	4770      	bx	lr
 800c2de:	bf00      	nop
 800c2e0:	08018454 	.word	0x08018454
 800c2e4:	08018464 	.word	0x08018464

0800c2e8 <LL_TIM_IC_SetPrescaler>:
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b087      	sub	sp, #28
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	60f8      	str	r0, [r7, #12]
 800c2f0:	60b9      	str	r1, [r7, #8]
 800c2f2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	2b01      	cmp	r3, #1
 800c2f8:	d01c      	beq.n	800c334 <LL_TIM_IC_SetPrescaler+0x4c>
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	2b04      	cmp	r3, #4
 800c2fe:	d017      	beq.n	800c330 <LL_TIM_IC_SetPrescaler+0x48>
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	2b10      	cmp	r3, #16
 800c304:	d012      	beq.n	800c32c <LL_TIM_IC_SetPrescaler+0x44>
 800c306:	68bb      	ldr	r3, [r7, #8]
 800c308:	2b40      	cmp	r3, #64	; 0x40
 800c30a:	d00d      	beq.n	800c328 <LL_TIM_IC_SetPrescaler+0x40>
 800c30c:	68bb      	ldr	r3, [r7, #8]
 800c30e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c312:	d007      	beq.n	800c324 <LL_TIM_IC_SetPrescaler+0x3c>
 800c314:	68bb      	ldr	r3, [r7, #8]
 800c316:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c31a:	d101      	bne.n	800c320 <LL_TIM_IC_SetPrescaler+0x38>
 800c31c:	2305      	movs	r3, #5
 800c31e:	e00a      	b.n	800c336 <LL_TIM_IC_SetPrescaler+0x4e>
 800c320:	2306      	movs	r3, #6
 800c322:	e008      	b.n	800c336 <LL_TIM_IC_SetPrescaler+0x4e>
 800c324:	2304      	movs	r3, #4
 800c326:	e006      	b.n	800c336 <LL_TIM_IC_SetPrescaler+0x4e>
 800c328:	2303      	movs	r3, #3
 800c32a:	e004      	b.n	800c336 <LL_TIM_IC_SetPrescaler+0x4e>
 800c32c:	2302      	movs	r3, #2
 800c32e:	e002      	b.n	800c336 <LL_TIM_IC_SetPrescaler+0x4e>
 800c330:	2301      	movs	r3, #1
 800c332:	e000      	b.n	800c336 <LL_TIM_IC_SetPrescaler+0x4e>
 800c334:	2300      	movs	r3, #0
 800c336:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	3318      	adds	r3, #24
 800c33c:	4619      	mov	r1, r3
 800c33e:	7dfb      	ldrb	r3, [r7, #23]
 800c340:	4a0e      	ldr	r2, [pc, #56]	; (800c37c <LL_TIM_IC_SetPrescaler+0x94>)
 800c342:	5cd3      	ldrb	r3, [r2, r3]
 800c344:	440b      	add	r3, r1
 800c346:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	681a      	ldr	r2, [r3, #0]
 800c34c:	7dfb      	ldrb	r3, [r7, #23]
 800c34e:	490c      	ldr	r1, [pc, #48]	; (800c380 <LL_TIM_IC_SetPrescaler+0x98>)
 800c350:	5ccb      	ldrb	r3, [r1, r3]
 800c352:	4619      	mov	r1, r3
 800c354:	230c      	movs	r3, #12
 800c356:	408b      	lsls	r3, r1
 800c358:	43db      	mvns	r3, r3
 800c35a:	401a      	ands	r2, r3
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	0c1b      	lsrs	r3, r3, #16
 800c360:	7df9      	ldrb	r1, [r7, #23]
 800c362:	4807      	ldr	r0, [pc, #28]	; (800c380 <LL_TIM_IC_SetPrescaler+0x98>)
 800c364:	5c41      	ldrb	r1, [r0, r1]
 800c366:	408b      	lsls	r3, r1
 800c368:	431a      	orrs	r2, r3
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	601a      	str	r2, [r3, #0]
}
 800c36e:	bf00      	nop
 800c370:	371c      	adds	r7, #28
 800c372:	46bd      	mov	sp, r7
 800c374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c378:	4770      	bx	lr
 800c37a:	bf00      	nop
 800c37c:	08018454 	.word	0x08018454
 800c380:	08018464 	.word	0x08018464

0800c384 <LL_TIM_IC_SetFilter>:
{
 800c384:	b480      	push	{r7}
 800c386:	b087      	sub	sp, #28
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	2b01      	cmp	r3, #1
 800c394:	d01c      	beq.n	800c3d0 <LL_TIM_IC_SetFilter+0x4c>
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	2b04      	cmp	r3, #4
 800c39a:	d017      	beq.n	800c3cc <LL_TIM_IC_SetFilter+0x48>
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	2b10      	cmp	r3, #16
 800c3a0:	d012      	beq.n	800c3c8 <LL_TIM_IC_SetFilter+0x44>
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	2b40      	cmp	r3, #64	; 0x40
 800c3a6:	d00d      	beq.n	800c3c4 <LL_TIM_IC_SetFilter+0x40>
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3ae:	d007      	beq.n	800c3c0 <LL_TIM_IC_SetFilter+0x3c>
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3b6:	d101      	bne.n	800c3bc <LL_TIM_IC_SetFilter+0x38>
 800c3b8:	2305      	movs	r3, #5
 800c3ba:	e00a      	b.n	800c3d2 <LL_TIM_IC_SetFilter+0x4e>
 800c3bc:	2306      	movs	r3, #6
 800c3be:	e008      	b.n	800c3d2 <LL_TIM_IC_SetFilter+0x4e>
 800c3c0:	2304      	movs	r3, #4
 800c3c2:	e006      	b.n	800c3d2 <LL_TIM_IC_SetFilter+0x4e>
 800c3c4:	2303      	movs	r3, #3
 800c3c6:	e004      	b.n	800c3d2 <LL_TIM_IC_SetFilter+0x4e>
 800c3c8:	2302      	movs	r3, #2
 800c3ca:	e002      	b.n	800c3d2 <LL_TIM_IC_SetFilter+0x4e>
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	e000      	b.n	800c3d2 <LL_TIM_IC_SetFilter+0x4e>
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	3318      	adds	r3, #24
 800c3d8:	4619      	mov	r1, r3
 800c3da:	7dfb      	ldrb	r3, [r7, #23]
 800c3dc:	4a0e      	ldr	r2, [pc, #56]	; (800c418 <LL_TIM_IC_SetFilter+0x94>)
 800c3de:	5cd3      	ldrb	r3, [r2, r3]
 800c3e0:	440b      	add	r3, r1
 800c3e2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800c3e4:	693b      	ldr	r3, [r7, #16]
 800c3e6:	681a      	ldr	r2, [r3, #0]
 800c3e8:	7dfb      	ldrb	r3, [r7, #23]
 800c3ea:	490c      	ldr	r1, [pc, #48]	; (800c41c <LL_TIM_IC_SetFilter+0x98>)
 800c3ec:	5ccb      	ldrb	r3, [r1, r3]
 800c3ee:	4619      	mov	r1, r3
 800c3f0:	23f0      	movs	r3, #240	; 0xf0
 800c3f2:	408b      	lsls	r3, r1
 800c3f4:	43db      	mvns	r3, r3
 800c3f6:	401a      	ands	r2, r3
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	0c1b      	lsrs	r3, r3, #16
 800c3fc:	7df9      	ldrb	r1, [r7, #23]
 800c3fe:	4807      	ldr	r0, [pc, #28]	; (800c41c <LL_TIM_IC_SetFilter+0x98>)
 800c400:	5c41      	ldrb	r1, [r0, r1]
 800c402:	408b      	lsls	r3, r1
 800c404:	431a      	orrs	r2, r3
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	601a      	str	r2, [r3, #0]
}
 800c40a:	bf00      	nop
 800c40c:	371c      	adds	r7, #28
 800c40e:	46bd      	mov	sp, r7
 800c410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c414:	4770      	bx	lr
 800c416:	bf00      	nop
 800c418:	08018454 	.word	0x08018454
 800c41c:	08018464 	.word	0x08018464

0800c420 <LL_TIM_IC_SetPolarity>:
{
 800c420:	b480      	push	{r7}
 800c422:	b087      	sub	sp, #28
 800c424:	af00      	add	r7, sp, #0
 800c426:	60f8      	str	r0, [r7, #12]
 800c428:	60b9      	str	r1, [r7, #8]
 800c42a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	2b01      	cmp	r3, #1
 800c430:	d01c      	beq.n	800c46c <LL_TIM_IC_SetPolarity+0x4c>
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	2b04      	cmp	r3, #4
 800c436:	d017      	beq.n	800c468 <LL_TIM_IC_SetPolarity+0x48>
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	2b10      	cmp	r3, #16
 800c43c:	d012      	beq.n	800c464 <LL_TIM_IC_SetPolarity+0x44>
 800c43e:	68bb      	ldr	r3, [r7, #8]
 800c440:	2b40      	cmp	r3, #64	; 0x40
 800c442:	d00d      	beq.n	800c460 <LL_TIM_IC_SetPolarity+0x40>
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c44a:	d007      	beq.n	800c45c <LL_TIM_IC_SetPolarity+0x3c>
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c452:	d101      	bne.n	800c458 <LL_TIM_IC_SetPolarity+0x38>
 800c454:	2305      	movs	r3, #5
 800c456:	e00a      	b.n	800c46e <LL_TIM_IC_SetPolarity+0x4e>
 800c458:	2306      	movs	r3, #6
 800c45a:	e008      	b.n	800c46e <LL_TIM_IC_SetPolarity+0x4e>
 800c45c:	2304      	movs	r3, #4
 800c45e:	e006      	b.n	800c46e <LL_TIM_IC_SetPolarity+0x4e>
 800c460:	2303      	movs	r3, #3
 800c462:	e004      	b.n	800c46e <LL_TIM_IC_SetPolarity+0x4e>
 800c464:	2302      	movs	r3, #2
 800c466:	e002      	b.n	800c46e <LL_TIM_IC_SetPolarity+0x4e>
 800c468:	2301      	movs	r3, #1
 800c46a:	e000      	b.n	800c46e <LL_TIM_IC_SetPolarity+0x4e>
 800c46c:	2300      	movs	r3, #0
 800c46e:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	6a1a      	ldr	r2, [r3, #32]
 800c474:	7dfb      	ldrb	r3, [r7, #23]
 800c476:	490b      	ldr	r1, [pc, #44]	; (800c4a4 <LL_TIM_IC_SetPolarity+0x84>)
 800c478:	5ccb      	ldrb	r3, [r1, r3]
 800c47a:	4619      	mov	r1, r3
 800c47c:	230a      	movs	r3, #10
 800c47e:	408b      	lsls	r3, r1
 800c480:	43db      	mvns	r3, r3
 800c482:	401a      	ands	r2, r3
 800c484:	7dfb      	ldrb	r3, [r7, #23]
 800c486:	4907      	ldr	r1, [pc, #28]	; (800c4a4 <LL_TIM_IC_SetPolarity+0x84>)
 800c488:	5ccb      	ldrb	r3, [r1, r3]
 800c48a:	4619      	mov	r1, r3
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	408b      	lsls	r3, r1
 800c490:	431a      	orrs	r2, r3
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	621a      	str	r2, [r3, #32]
}
 800c496:	bf00      	nop
 800c498:	371c      	adds	r7, #28
 800c49a:	46bd      	mov	sp, r7
 800c49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a0:	4770      	bx	lr
 800c4a2:	bf00      	nop
 800c4a4:	0801846c 	.word	0x0801846c

0800c4a8 <LL_TIM_SetClockSource>:
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	689b      	ldr	r3, [r3, #8]
 800c4b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c4ba:	f023 0307 	bic.w	r3, r3, #7
 800c4be:	683a      	ldr	r2, [r7, #0]
 800c4c0:	431a      	orrs	r2, r3
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	609a      	str	r2, [r3, #8]
}
 800c4c6:	bf00      	nop
 800c4c8:	370c      	adds	r7, #12
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d0:	4770      	bx	lr

0800c4d2 <LL_TIM_SetTriggerOutput>:
{
 800c4d2:	b480      	push	{r7}
 800c4d4:	b083      	sub	sp, #12
 800c4d6:	af00      	add	r7, sp, #0
 800c4d8:	6078      	str	r0, [r7, #4]
 800c4da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	685b      	ldr	r3, [r3, #4]
 800c4e0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	431a      	orrs	r2, r3
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	605a      	str	r2, [r3, #4]
}
 800c4ec:	bf00      	nop
 800c4ee:	370c      	adds	r7, #12
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr

0800c4f8 <LL_TIM_SetSlaveMode>:
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b083      	sub	sp, #12
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
 800c500:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	689b      	ldr	r3, [r3, #8]
 800c506:	f023 0207 	bic.w	r2, r3, #7
 800c50a:	683b      	ldr	r3, [r7, #0]
 800c50c:	431a      	orrs	r2, r3
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	609a      	str	r2, [r3, #8]
}
 800c512:	bf00      	nop
 800c514:	370c      	adds	r7, #12
 800c516:	46bd      	mov	sp, r7
 800c518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51c:	4770      	bx	lr

0800c51e <LL_TIM_SetTriggerInput>:
{
 800c51e:	b480      	push	{r7}
 800c520:	b083      	sub	sp, #12
 800c522:	af00      	add	r7, sp, #0
 800c524:	6078      	str	r0, [r7, #4]
 800c526:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	689b      	ldr	r3, [r3, #8]
 800c52c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	431a      	orrs	r2, r3
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	609a      	str	r2, [r3, #8]
}
 800c538:	bf00      	nop
 800c53a:	370c      	adds	r7, #12
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr

0800c544 <LL_TIM_DisableMasterSlaveMode>:
{
 800c544:	b480      	push	{r7}
 800c546:	b083      	sub	sp, #12
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	689b      	ldr	r3, [r3, #8]
 800c550:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	609a      	str	r2, [r3, #8]
}
 800c558:	bf00      	nop
 800c55a:	370c      	adds	r7, #12
 800c55c:	46bd      	mov	sp, r7
 800c55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c562:	4770      	bx	lr

0800c564 <LL_TIM_DisableIT_TRIG>:
  * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
{
 800c564:	b480      	push	{r7}
 800c566:	b083      	sub	sp, #12
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	68db      	ldr	r3, [r3, #12]
 800c570:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	60da      	str	r2, [r3, #12]
}
 800c578:	bf00      	nop
 800c57a:	370c      	adds	r7, #12
 800c57c:	46bd      	mov	sp, r7
 800c57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c582:	4770      	bx	lr

0800c584 <LL_TIM_DisableDMAReq_TRIG>:
  * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
{
 800c584:	b480      	push	{r7}
 800c586:	b083      	sub	sp, #12
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	68db      	ldr	r3, [r3, #12]
 800c590:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	60da      	str	r2, [r3, #12]
}
 800c598:	bf00      	nop
 800c59a:	370c      	adds	r7, #12
 800c59c:	46bd      	mov	sp, r7
 800c59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a2:	4770      	bx	lr

0800c5a4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	b094      	sub	sp, #80	; 0x50
 800c5a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800c5aa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	601a      	str	r2, [r3, #0]
 800c5b2:	605a      	str	r2, [r3, #4]
 800c5b4:	609a      	str	r2, [r3, #8]
 800c5b6:	60da      	str	r2, [r3, #12]
 800c5b8:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800c5ba:	f107 031c 	add.w	r3, r7, #28
 800c5be:	2220      	movs	r2, #32
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f00a fbc6 	bl	8016d54 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c5c8:	1d3b      	adds	r3, r7, #4
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	601a      	str	r2, [r3, #0]
 800c5ce:	605a      	str	r2, [r3, #4]
 800c5d0:	609a      	str	r2, [r3, #8]
 800c5d2:	60da      	str	r2, [r3, #12]
 800c5d4:	611a      	str	r2, [r3, #16]
 800c5d6:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 800c5d8:	2001      	movs	r0, #1
 800c5da:	f7ff fd9f 	bl	800c11c <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800c5de:	f7ff fcfb 	bl	800bfd8 <__NVIC_GetPriorityGrouping>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	2100      	movs	r1, #0
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	f7ff fd4b 	bl	800c084 <NVIC_EncodePriority>
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	201c      	movs	r0, #28
 800c5f4:	f7ff fd1c 	bl	800c030 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 800c5f8:	201c      	movs	r0, #28
 800c5fa:	f7ff fcfb 	bl	800bff4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800c5fe:	2300      	movs	r3, #0
 800c600:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800c602:	2300      	movs	r3, #0
 800c604:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4294967295;
 800c606:	f04f 33ff 	mov.w	r3, #4294967295
 800c60a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800c60c:	2300      	movs	r3, #0
 800c60e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800c610:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c614:	4619      	mov	r1, r3
 800c616:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800c61a:	f005 feb1 	bl	8012380 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 800c61e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800c622:	f7ff fdab 	bl	800c17c <LL_TIM_DisableARRPreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 800c626:	2300      	movs	r3, #0
 800c628:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800c62a:	2300      	movs	r3, #0
 800c62c:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800c62e:	2300      	movs	r3, #0
 800c630:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 800c632:	2300      	movs	r3, #0
 800c634:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800c636:	2300      	movs	r3, #0
 800c638:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800c63a:	f107 031c 	add.w	r3, r7, #28
 800c63e:	461a      	mov	r2, r3
 800c640:	2101      	movs	r1, #1
 800c642:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800c646:	f005 ff35 	bl	80124b4 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 800c64a:	2101      	movs	r1, #1
 800c64c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800c650:	f7ff fdb6 	bl	800c1c0 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800c654:	2100      	movs	r1, #0
 800c656:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800c65a:	f7ff ff3a 	bl	800c4d2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800c65e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800c662:	f7ff ff6f 	bl	800c544 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800c666:	2001      	movs	r0, #1
 800c668:	f7ff fd40 	bl	800c0ec <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800c66c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c670:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800c672:	2302      	movs	r3, #2
 800c674:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800c676:	2300      	movs	r3, #0
 800c678:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800c67a:	2300      	movs	r3, #0
 800c67c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800c67e:	2300      	movs	r3, #0
 800c680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800c682:	2301      	movs	r3, #1
 800c684:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c686:	1d3b      	adds	r3, r7, #4
 800c688:	4619      	mov	r1, r3
 800c68a:	4803      	ldr	r0, [pc, #12]	; (800c698 <MX_TIM2_Init+0xf4>)
 800c68c:	f005 fc1a 	bl	8011ec4 <LL_GPIO_Init>

}
 800c690:	bf00      	nop
 800c692:	3750      	adds	r7, #80	; 0x50
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}
 800c698:	40020000 	.word	0x40020000

0800c69c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b086      	sub	sp, #24
 800c6a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c6a2:	f107 0308 	add.w	r3, r7, #8
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	601a      	str	r2, [r3, #0]
 800c6aa:	605a      	str	r2, [r3, #4]
 800c6ac:	609a      	str	r2, [r3, #8]
 800c6ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c6b0:	463b      	mov	r3, r7
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	601a      	str	r2, [r3, #0]
 800c6b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800c6b8:	4b1d      	ldr	r3, [pc, #116]	; (800c730 <MX_TIM4_Init+0x94>)
 800c6ba:	4a1e      	ldr	r2, [pc, #120]	; (800c734 <MX_TIM4_Init+0x98>)
 800c6bc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 13;
 800c6be:	4b1c      	ldr	r3, [pc, #112]	; (800c730 <MX_TIM4_Init+0x94>)
 800c6c0:	220d      	movs	r2, #13
 800c6c2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c6c4:	4b1a      	ldr	r3, [pc, #104]	; (800c730 <MX_TIM4_Init+0x94>)
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000;
 800c6ca:	4b19      	ldr	r3, [pc, #100]	; (800c730 <MX_TIM4_Init+0x94>)
 800c6cc:	f64e 2260 	movw	r2, #60000	; 0xea60
 800c6d0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c6d2:	4b17      	ldr	r3, [pc, #92]	; (800c730 <MX_TIM4_Init+0x94>)
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c6d8:	4b15      	ldr	r3, [pc, #84]	; (800c730 <MX_TIM4_Init+0x94>)
 800c6da:	2200      	movs	r2, #0
 800c6dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800c6de:	4814      	ldr	r0, [pc, #80]	; (800c730 <MX_TIM4_Init+0x94>)
 800c6e0:	f002 ff90 	bl	800f604 <HAL_TIM_Base_Init>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d001      	beq.n	800c6ee <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800c6ea:	f7fb ff09 	bl	8008500 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c6ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c6f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800c6f4:	f107 0308 	add.w	r3, r7, #8
 800c6f8:	4619      	mov	r1, r3
 800c6fa:	480d      	ldr	r0, [pc, #52]	; (800c730 <MX_TIM4_Init+0x94>)
 800c6fc:	f003 f9f6 	bl	800faec <HAL_TIM_ConfigClockSource>
 800c700:	4603      	mov	r3, r0
 800c702:	2b00      	cmp	r3, #0
 800c704:	d001      	beq.n	800c70a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800c706:	f7fb fefb 	bl	8008500 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c70a:	2300      	movs	r3, #0
 800c70c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c70e:	2300      	movs	r3, #0
 800c710:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c712:	463b      	mov	r3, r7
 800c714:	4619      	mov	r1, r3
 800c716:	4806      	ldr	r0, [pc, #24]	; (800c730 <MX_TIM4_Init+0x94>)
 800c718:	f003 fdc2 	bl	80102a0 <HAL_TIMEx_MasterConfigSynchronization>
 800c71c:	4603      	mov	r3, r0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d001      	beq.n	800c726 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800c722:	f7fb feed 	bl	8008500 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800c726:	bf00      	nop
 800c728:	3718      	adds	r7, #24
 800c72a:	46bd      	mov	sp, r7
 800c72c:	bd80      	pop	{r7, pc}
 800c72e:	bf00      	nop
 800c730:	20000e28 	.word	0x20000e28
 800c734:	40000800 	.word	0x40000800

0800c738 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b08a      	sub	sp, #40	; 0x28
 800c73c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c73e:	f107 0320 	add.w	r3, r7, #32
 800c742:	2200      	movs	r2, #0
 800c744:	601a      	str	r2, [r3, #0]
 800c746:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c748:	1d3b      	adds	r3, r7, #4
 800c74a:	2200      	movs	r2, #0
 800c74c:	601a      	str	r2, [r3, #0]
 800c74e:	605a      	str	r2, [r3, #4]
 800c750:	609a      	str	r2, [r3, #8]
 800c752:	60da      	str	r2, [r3, #12]
 800c754:	611a      	str	r2, [r3, #16]
 800c756:	615a      	str	r2, [r3, #20]
 800c758:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800c75a:	4b20      	ldr	r3, [pc, #128]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c75c:	4a20      	ldr	r2, [pc, #128]	; (800c7e0 <MX_TIM5_Init+0xa8>)
 800c75e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800c760:	4b1e      	ldr	r3, [pc, #120]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c762:	2200      	movs	r2, #0
 800c764:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c766:	4b1d      	ldr	r3, [pc, #116]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c768:	2200      	movs	r2, #0
 800c76a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800c76c:	4b1b      	ldr	r3, [pc, #108]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c76e:	f04f 32ff 	mov.w	r2, #4294967295
 800c772:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c774:	4b19      	ldr	r3, [pc, #100]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c776:	2200      	movs	r2, #0
 800c778:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c77a:	4b18      	ldr	r3, [pc, #96]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c77c:	2200      	movs	r2, #0
 800c77e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800c780:	4816      	ldr	r0, [pc, #88]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c782:	f002 ffff 	bl	800f784 <HAL_TIM_OC_Init>
 800c786:	4603      	mov	r3, r0
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d001      	beq.n	800c790 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 800c78c:	f7fb feb8 	bl	8008500 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c790:	2300      	movs	r3, #0
 800c792:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c794:	2300      	movs	r3, #0
 800c796:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c798:	f107 0320 	add.w	r3, r7, #32
 800c79c:	4619      	mov	r1, r3
 800c79e:	480f      	ldr	r0, [pc, #60]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c7a0:	f003 fd7e 	bl	80102a0 <HAL_TIMEx_MasterConfigSynchronization>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d001      	beq.n	800c7ae <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800c7aa:	f7fb fea9 	bl	8008500 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c7be:	1d3b      	adds	r3, r7, #4
 800c7c0:	2200      	movs	r2, #0
 800c7c2:	4619      	mov	r1, r3
 800c7c4:	4805      	ldr	r0, [pc, #20]	; (800c7dc <MX_TIM5_Init+0xa4>)
 800c7c6:	f003 f935 	bl	800fa34 <HAL_TIM_OC_ConfigChannel>
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d001      	beq.n	800c7d4 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 800c7d0:	f7fb fe96 	bl	8008500 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800c7d4:	bf00      	nop
 800c7d6:	3728      	adds	r7, #40	; 0x28
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}
 800c7dc:	20000e70 	.word	0x20000e70
 800c7e0:	40000c00 	.word	0x40000c00

0800c7e4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b08c      	sub	sp, #48	; 0x30
 800c7e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800c7ea:	f107 031c 	add.w	r3, r7, #28
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	601a      	str	r2, [r3, #0]
 800c7f2:	605a      	str	r2, [r3, #4]
 800c7f4:	609a      	str	r2, [r3, #8]
 800c7f6:	60da      	str	r2, [r3, #12]
 800c7f8:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c7fa:	1d3b      	adds	r3, r7, #4
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	601a      	str	r2, [r3, #0]
 800c800:	605a      	str	r2, [r3, #4]
 800c802:	609a      	str	r2, [r3, #8]
 800c804:	60da      	str	r2, [r3, #12]
 800c806:	611a      	str	r2, [r3, #16]
 800c808:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 800c80a:	2002      	movs	r0, #2
 800c80c:	f7ff fc9e 	bl	800c14c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800c810:	2004      	movs	r0, #4
 800c812:	f7ff fc6b 	bl	800c0ec <LL_AHB1_GRP1_EnableClock>
  /**TIM8 GPIO Configuration
  PC7   ------> TIM8_CH2
  PC8   ------> TIM8_CH3
  PC9   ------> TIM8_CH4
  */
  GPIO_InitStruct.Pin = RX_1_Pin|RX_2_Pin|RX_3_Pin;
 800c816:	f44f 7360 	mov.w	r3, #896	; 0x380
 800c81a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800c81c:	2302      	movs	r3, #2
 800c81e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800c820:	2300      	movs	r3, #0
 800c822:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800c824:	2300      	movs	r3, #0
 800c826:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800c828:	2301      	movs	r3, #1
 800c82a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 800c82c:	2303      	movs	r3, #3
 800c82e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c830:	1d3b      	adds	r3, r7, #4
 800c832:	4619      	mov	r1, r3
 800c834:	4853      	ldr	r0, [pc, #332]	; (800c984 <MX_TIM8_Init+0x1a0>)
 800c836:	f005 fb45 	bl	8011ec4 <LL_GPIO_Init>

  /* TIM8 interrupt Init */
  NVIC_SetPriority(TIM8_CC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800c83a:	f7ff fbcd 	bl	800bfd8 <__NVIC_GetPriorityGrouping>
 800c83e:	4603      	mov	r3, r0
 800c840:	2200      	movs	r2, #0
 800c842:	2100      	movs	r1, #0
 800c844:	4618      	mov	r0, r3
 800c846:	f7ff fc1d 	bl	800c084 <NVIC_EncodePriority>
 800c84a:	4603      	mov	r3, r0
 800c84c:	4619      	mov	r1, r3
 800c84e:	202e      	movs	r0, #46	; 0x2e
 800c850:	f7ff fbee 	bl	800c030 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_CC_IRQn);
 800c854:	202e      	movs	r0, #46	; 0x2e
 800c856:	f7ff fbcd 	bl	800bff4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  TIM_InitStruct.Prescaler = 179;
 800c85a:	23b3      	movs	r3, #179	; 0xb3
 800c85c:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800c85e:	2300      	movs	r3, #0
 800c860:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 0xFFFF;
 800c862:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c866:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800c868:	2300      	movs	r3, #0
 800c86a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.RepetitionCounter = 0;
 800c86c:	2300      	movs	r3, #0
 800c86e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 800c870:	f107 031c 	add.w	r3, r7, #28
 800c874:	4619      	mov	r1, r3
 800c876:	4844      	ldr	r0, [pc, #272]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c878:	f005 fd82 	bl	8012380 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 800c87c:	4842      	ldr	r0, [pc, #264]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c87e:	f7ff fc7d 	bl	800c17c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM8, LL_TIM_CLOCKSOURCE_INTERNAL);
 800c882:	2100      	movs	r1, #0
 800c884:	4840      	ldr	r0, [pc, #256]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c886:	f7ff fe0f 	bl	800c4a8 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerInput(TIM8, LL_TIM_TS_TI2FP2);
 800c88a:	2160      	movs	r1, #96	; 0x60
 800c88c:	483e      	ldr	r0, [pc, #248]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c88e:	f7ff fe46 	bl	800c51e <LL_TIM_SetTriggerInput>
  LL_TIM_SetSlaveMode(TIM8, LL_TIM_SLAVEMODE_RESET);
 800c892:	2104      	movs	r1, #4
 800c894:	483c      	ldr	r0, [pc, #240]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c896:	f7ff fe2f 	bl	800c4f8 <LL_TIM_SetSlaveMode>
  LL_TIM_CC_DisableChannel(TIM8, LL_TIM_CHANNEL_CH2);
 800c89a:	2110      	movs	r1, #16
 800c89c:	483a      	ldr	r0, [pc, #232]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c89e:	f7ff fc7d 	bl	800c19c <LL_TIM_CC_DisableChannel>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1_N4);
 800c8a2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c8a6:	2110      	movs	r1, #16
 800c8a8:	4837      	ldr	r0, [pc, #220]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8aa:	f7ff fd6b 	bl	800c384 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	2110      	movs	r1, #16
 800c8b2:	4835      	ldr	r0, [pc, #212]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8b4:	f7ff fdb4 	bl	800c420 <LL_TIM_IC_SetPolarity>
  LL_TIM_DisableIT_TRIG(TIM8);
 800c8b8:	4833      	ldr	r0, [pc, #204]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8ba:	f7ff fe53 	bl	800c564 <LL_TIM_DisableIT_TRIG>
  LL_TIM_DisableDMAReq_TRIG(TIM8);
 800c8be:	4832      	ldr	r0, [pc, #200]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8c0:	f7ff fe60 	bl	800c584 <LL_TIM_DisableDMAReq_TRIG>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_INDIRECTTI);
 800c8c4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c8c8:	2101      	movs	r1, #1
 800c8ca:	482f      	ldr	r0, [pc, #188]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8cc:	f7ff fcbe 	bl	800c24c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	2101      	movs	r1, #1
 800c8d4:	482c      	ldr	r0, [pc, #176]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8d6:	f7ff fd07 	bl	800c2e8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1_N4);
 800c8da:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c8de:	2101      	movs	r1, #1
 800c8e0:	4829      	ldr	r0, [pc, #164]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8e2:	f7ff fd4f 	bl	800c384 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_FALLING);
 800c8e6:	2202      	movs	r2, #2
 800c8e8:	2101      	movs	r1, #1
 800c8ea:	4827      	ldr	r0, [pc, #156]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8ec:	f7ff fd98 	bl	800c420 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800c8f0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c8f4:	2110      	movs	r1, #16
 800c8f6:	4824      	ldr	r0, [pc, #144]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c8f8:	f7ff fca8 	bl	800c24c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	2110      	movs	r1, #16
 800c900:	4821      	ldr	r0, [pc, #132]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c902:	f7ff fcf1 	bl	800c2e8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 800c906:	2100      	movs	r1, #0
 800c908:	481f      	ldr	r0, [pc, #124]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c90a:	f7ff fde2 	bl	800c4d2 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 800c90e:	481e      	ldr	r0, [pc, #120]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c910:	f7ff fe18 	bl	800c544 <LL_TIM_DisableMasterSlaveMode>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800c914:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c918:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c91c:	481a      	ldr	r0, [pc, #104]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c91e:	f7ff fc95 	bl	800c24c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_ICPSC_DIV1);
 800c922:	2200      	movs	r2, #0
 800c924:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c928:	4817      	ldr	r0, [pc, #92]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c92a:	f7ff fcdd 	bl	800c2e8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_IC_FILTER_FDIV1_N4);
 800c92e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c932:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c936:	4814      	ldr	r0, [pc, #80]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c938:	f7ff fd24 	bl	800c384 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH3, LL_TIM_IC_POLARITY_FALLING);
 800c93c:	2202      	movs	r2, #2
 800c93e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800c942:	4811      	ldr	r0, [pc, #68]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c944:	f7ff fd6c 	bl	800c420 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800c948:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800c94c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c950:	480d      	ldr	r0, [pc, #52]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c952:	f7ff fc7b 	bl	800c24c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_ICPSC_DIV1);
 800c956:	2200      	movs	r2, #0
 800c958:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c95c:	480a      	ldr	r0, [pc, #40]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c95e:	f7ff fcc3 	bl	800c2e8 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_IC_FILTER_FDIV1_N4);
 800c962:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c966:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c96a:	4807      	ldr	r0, [pc, #28]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c96c:	f7ff fd0a 	bl	800c384 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH4, LL_TIM_IC_POLARITY_FALLING);
 800c970:	2202      	movs	r2, #2
 800c972:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800c976:	4804      	ldr	r0, [pc, #16]	; (800c988 <MX_TIM8_Init+0x1a4>)
 800c978:	f7ff fd52 	bl	800c420 <LL_TIM_IC_SetPolarity>
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800c97c:	bf00      	nop
 800c97e:	3730      	adds	r7, #48	; 0x30
 800c980:	46bd      	mov	sp, r7
 800c982:	bd80      	pop	{r7, pc}
 800c984:	40020800 	.word	0x40020800
 800c988:	40010400 	.word	0x40010400

0800c98c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b084      	sub	sp, #16
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	4a0e      	ldr	r2, [pc, #56]	; (800c9d4 <HAL_TIM_Base_MspInit+0x48>)
 800c99a:	4293      	cmp	r3, r2
 800c99c:	d115      	bne.n	800c9ca <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800c99e:	2300      	movs	r3, #0
 800c9a0:	60fb      	str	r3, [r7, #12]
 800c9a2:	4b0d      	ldr	r3, [pc, #52]	; (800c9d8 <HAL_TIM_Base_MspInit+0x4c>)
 800c9a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9a6:	4a0c      	ldr	r2, [pc, #48]	; (800c9d8 <HAL_TIM_Base_MspInit+0x4c>)
 800c9a8:	f043 0304 	orr.w	r3, r3, #4
 800c9ac:	6413      	str	r3, [r2, #64]	; 0x40
 800c9ae:	4b0a      	ldr	r3, [pc, #40]	; (800c9d8 <HAL_TIM_Base_MspInit+0x4c>)
 800c9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9b2:	f003 0304 	and.w	r3, r3, #4
 800c9b6:	60fb      	str	r3, [r7, #12]
 800c9b8:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	2100      	movs	r1, #0
 800c9be:	201e      	movs	r0, #30
 800c9c0:	f001 fcf5 	bl	800e3ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800c9c4:	201e      	movs	r0, #30
 800c9c6:	f001 fd0e 	bl	800e3e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800c9ca:	bf00      	nop
 800c9cc:	3710      	adds	r7, #16
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}
 800c9d2:	bf00      	nop
 800c9d4:	40000800 	.word	0x40000800
 800c9d8:	40023800 	.word	0x40023800

0800c9dc <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b084      	sub	sp, #16
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM5)
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	4a0e      	ldr	r2, [pc, #56]	; (800ca24 <HAL_TIM_OC_MspInit+0x48>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d115      	bne.n	800ca1a <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	60fb      	str	r3, [r7, #12]
 800c9f2:	4b0d      	ldr	r3, [pc, #52]	; (800ca28 <HAL_TIM_OC_MspInit+0x4c>)
 800c9f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9f6:	4a0c      	ldr	r2, [pc, #48]	; (800ca28 <HAL_TIM_OC_MspInit+0x4c>)
 800c9f8:	f043 0308 	orr.w	r3, r3, #8
 800c9fc:	6413      	str	r3, [r2, #64]	; 0x40
 800c9fe:	4b0a      	ldr	r3, [pc, #40]	; (800ca28 <HAL_TIM_OC_MspInit+0x4c>)
 800ca00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca02:	f003 0308 	and.w	r3, r3, #8
 800ca06:	60fb      	str	r3, [r7, #12]
 800ca08:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	2100      	movs	r1, #0
 800ca0e:	2032      	movs	r0, #50	; 0x32
 800ca10:	f001 fccd 	bl	800e3ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800ca14:	2032      	movs	r0, #50	; 0x32
 800ca16:	f001 fce6 	bl	800e3e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800ca1a:	bf00      	nop
 800ca1c:	3710      	adds	r7, #16
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop
 800ca24:	40000c00 	.word	0x40000c00
 800ca28:	40023800 	.word	0x40023800

0800ca2c <__NVIC_GetPriorityGrouping>:
{
 800ca2c:	b480      	push	{r7}
 800ca2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ca30:	4b04      	ldr	r3, [pc, #16]	; (800ca44 <__NVIC_GetPriorityGrouping+0x18>)
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	0a1b      	lsrs	r3, r3, #8
 800ca36:	f003 0307 	and.w	r3, r3, #7
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	46bd      	mov	sp, r7
 800ca3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca42:	4770      	bx	lr
 800ca44:	e000ed00 	.word	0xe000ed00

0800ca48 <__NVIC_EnableIRQ>:
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b083      	sub	sp, #12
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	4603      	mov	r3, r0
 800ca50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ca52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	db0b      	blt.n	800ca72 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ca5a:	79fb      	ldrb	r3, [r7, #7]
 800ca5c:	f003 021f 	and.w	r2, r3, #31
 800ca60:	4907      	ldr	r1, [pc, #28]	; (800ca80 <__NVIC_EnableIRQ+0x38>)
 800ca62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca66:	095b      	lsrs	r3, r3, #5
 800ca68:	2001      	movs	r0, #1
 800ca6a:	fa00 f202 	lsl.w	r2, r0, r2
 800ca6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800ca72:	bf00      	nop
 800ca74:	370c      	adds	r7, #12
 800ca76:	46bd      	mov	sp, r7
 800ca78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7c:	4770      	bx	lr
 800ca7e:	bf00      	nop
 800ca80:	e000e100 	.word	0xe000e100

0800ca84 <__NVIC_SetPriority>:
{
 800ca84:	b480      	push	{r7}
 800ca86:	b083      	sub	sp, #12
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	6039      	str	r1, [r7, #0]
 800ca8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ca90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	db0a      	blt.n	800caae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	b2da      	uxtb	r2, r3
 800ca9c:	490c      	ldr	r1, [pc, #48]	; (800cad0 <__NVIC_SetPriority+0x4c>)
 800ca9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800caa2:	0112      	lsls	r2, r2, #4
 800caa4:	b2d2      	uxtb	r2, r2
 800caa6:	440b      	add	r3, r1
 800caa8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800caac:	e00a      	b.n	800cac4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800caae:	683b      	ldr	r3, [r7, #0]
 800cab0:	b2da      	uxtb	r2, r3
 800cab2:	4908      	ldr	r1, [pc, #32]	; (800cad4 <__NVIC_SetPriority+0x50>)
 800cab4:	79fb      	ldrb	r3, [r7, #7]
 800cab6:	f003 030f 	and.w	r3, r3, #15
 800caba:	3b04      	subs	r3, #4
 800cabc:	0112      	lsls	r2, r2, #4
 800cabe:	b2d2      	uxtb	r2, r2
 800cac0:	440b      	add	r3, r1
 800cac2:	761a      	strb	r2, [r3, #24]
}
 800cac4:	bf00      	nop
 800cac6:	370c      	adds	r7, #12
 800cac8:	46bd      	mov	sp, r7
 800caca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cace:	4770      	bx	lr
 800cad0:	e000e100 	.word	0xe000e100
 800cad4:	e000ed00 	.word	0xe000ed00

0800cad8 <NVIC_EncodePriority>:
{
 800cad8:	b480      	push	{r7}
 800cada:	b089      	sub	sp, #36	; 0x24
 800cadc:	af00      	add	r7, sp, #0
 800cade:	60f8      	str	r0, [r7, #12]
 800cae0:	60b9      	str	r1, [r7, #8]
 800cae2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	f003 0307 	and.w	r3, r3, #7
 800caea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800caec:	69fb      	ldr	r3, [r7, #28]
 800caee:	f1c3 0307 	rsb	r3, r3, #7
 800caf2:	2b04      	cmp	r3, #4
 800caf4:	bf28      	it	cs
 800caf6:	2304      	movcs	r3, #4
 800caf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800cafa:	69fb      	ldr	r3, [r7, #28]
 800cafc:	3304      	adds	r3, #4
 800cafe:	2b06      	cmp	r3, #6
 800cb00:	d902      	bls.n	800cb08 <NVIC_EncodePriority+0x30>
 800cb02:	69fb      	ldr	r3, [r7, #28]
 800cb04:	3b03      	subs	r3, #3
 800cb06:	e000      	b.n	800cb0a <NVIC_EncodePriority+0x32>
 800cb08:	2300      	movs	r3, #0
 800cb0a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800cb0c:	f04f 32ff 	mov.w	r2, #4294967295
 800cb10:	69bb      	ldr	r3, [r7, #24]
 800cb12:	fa02 f303 	lsl.w	r3, r2, r3
 800cb16:	43da      	mvns	r2, r3
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	401a      	ands	r2, r3
 800cb1c:	697b      	ldr	r3, [r7, #20]
 800cb1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800cb20:	f04f 31ff 	mov.w	r1, #4294967295
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	fa01 f303 	lsl.w	r3, r1, r3
 800cb2a:	43d9      	mvns	r1, r3
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800cb30:	4313      	orrs	r3, r2
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3724      	adds	r7, #36	; 0x24
 800cb36:	46bd      	mov	sp, r7
 800cb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3c:	4770      	bx	lr
	...

0800cb40 <LL_DMA_SetDataTransferDirection>:
{
 800cb40:	b480      	push	{r7}
 800cb42:	b085      	sub	sp, #20
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	60f8      	str	r0, [r7, #12]
 800cb48:	60b9      	str	r1, [r7, #8]
 800cb4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 800cb4c:	4a0d      	ldr	r2, [pc, #52]	; (800cb84 <LL_DMA_SetDataTransferDirection+0x44>)
 800cb4e:	68bb      	ldr	r3, [r7, #8]
 800cb50:	4413      	add	r3, r2
 800cb52:	781b      	ldrb	r3, [r3, #0]
 800cb54:	461a      	mov	r2, r3
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	4413      	add	r3, r2
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800cb60:	4908      	ldr	r1, [pc, #32]	; (800cb84 <LL_DMA_SetDataTransferDirection+0x44>)
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	440b      	add	r3, r1
 800cb66:	781b      	ldrb	r3, [r3, #0]
 800cb68:	4619      	mov	r1, r3
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	440b      	add	r3, r1
 800cb6e:	4619      	mov	r1, r3
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	4313      	orrs	r3, r2
 800cb74:	600b      	str	r3, [r1, #0]
}
 800cb76:	bf00      	nop
 800cb78:	3714      	adds	r7, #20
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr
 800cb82:	bf00      	nop
 800cb84:	08018474 	.word	0x08018474

0800cb88 <LL_DMA_SetMode>:
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b085      	sub	sp, #20
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	60f8      	str	r0, [r7, #12]
 800cb90:	60b9      	str	r1, [r7, #8]
 800cb92:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 800cb94:	4a0d      	ldr	r2, [pc, #52]	; (800cbcc <LL_DMA_SetMode+0x44>)
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	4413      	add	r3, r2
 800cb9a:	781b      	ldrb	r3, [r3, #0]
 800cb9c:	461a      	mov	r2, r3
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	4413      	add	r3, r2
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 800cba8:	4908      	ldr	r1, [pc, #32]	; (800cbcc <LL_DMA_SetMode+0x44>)
 800cbaa:	68bb      	ldr	r3, [r7, #8]
 800cbac:	440b      	add	r3, r1
 800cbae:	781b      	ldrb	r3, [r3, #0]
 800cbb0:	4619      	mov	r1, r3
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	440b      	add	r3, r1
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	4313      	orrs	r3, r2
 800cbbc:	600b      	str	r3, [r1, #0]
}
 800cbbe:	bf00      	nop
 800cbc0:	3714      	adds	r7, #20
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc8:	4770      	bx	lr
 800cbca:	bf00      	nop
 800cbcc:	08018474 	.word	0x08018474

0800cbd0 <LL_DMA_SetPeriphIncMode>:
{
 800cbd0:	b480      	push	{r7}
 800cbd2:	b085      	sub	sp, #20
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	60f8      	str	r0, [r7, #12]
 800cbd8:	60b9      	str	r1, [r7, #8]
 800cbda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 800cbdc:	4a0d      	ldr	r2, [pc, #52]	; (800cc14 <LL_DMA_SetPeriphIncMode+0x44>)
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	4413      	add	r3, r2
 800cbe2:	781b      	ldrb	r3, [r3, #0]
 800cbe4:	461a      	mov	r2, r3
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	4413      	add	r3, r2
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800cbf0:	4908      	ldr	r1, [pc, #32]	; (800cc14 <LL_DMA_SetPeriphIncMode+0x44>)
 800cbf2:	68bb      	ldr	r3, [r7, #8]
 800cbf4:	440b      	add	r3, r1
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	4619      	mov	r1, r3
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	440b      	add	r3, r1
 800cbfe:	4619      	mov	r1, r3
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	4313      	orrs	r3, r2
 800cc04:	600b      	str	r3, [r1, #0]
}
 800cc06:	bf00      	nop
 800cc08:	3714      	adds	r7, #20
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc10:	4770      	bx	lr
 800cc12:	bf00      	nop
 800cc14:	08018474 	.word	0x08018474

0800cc18 <LL_DMA_SetMemoryIncMode>:
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b085      	sub	sp, #20
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	60f8      	str	r0, [r7, #12]
 800cc20:	60b9      	str	r1, [r7, #8]
 800cc22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 800cc24:	4a0d      	ldr	r2, [pc, #52]	; (800cc5c <LL_DMA_SetMemoryIncMode+0x44>)
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	4413      	add	r3, r2
 800cc2a:	781b      	ldrb	r3, [r3, #0]
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	4413      	add	r3, r2
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800cc38:	4908      	ldr	r1, [pc, #32]	; (800cc5c <LL_DMA_SetMemoryIncMode+0x44>)
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	440b      	add	r3, r1
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	4619      	mov	r1, r3
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	440b      	add	r3, r1
 800cc46:	4619      	mov	r1, r3
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	4313      	orrs	r3, r2
 800cc4c:	600b      	str	r3, [r1, #0]
}
 800cc4e:	bf00      	nop
 800cc50:	3714      	adds	r7, #20
 800cc52:	46bd      	mov	sp, r7
 800cc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc58:	4770      	bx	lr
 800cc5a:	bf00      	nop
 800cc5c:	08018474 	.word	0x08018474

0800cc60 <LL_DMA_SetPeriphSize>:
{
 800cc60:	b480      	push	{r7}
 800cc62:	b085      	sub	sp, #20
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	60f8      	str	r0, [r7, #12]
 800cc68:	60b9      	str	r1, [r7, #8]
 800cc6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 800cc6c:	4a0d      	ldr	r2, [pc, #52]	; (800cca4 <LL_DMA_SetPeriphSize+0x44>)
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	4413      	add	r3, r2
 800cc72:	781b      	ldrb	r3, [r3, #0]
 800cc74:	461a      	mov	r2, r3
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	4413      	add	r3, r2
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800cc80:	4908      	ldr	r1, [pc, #32]	; (800cca4 <LL_DMA_SetPeriphSize+0x44>)
 800cc82:	68bb      	ldr	r3, [r7, #8]
 800cc84:	440b      	add	r3, r1
 800cc86:	781b      	ldrb	r3, [r3, #0]
 800cc88:	4619      	mov	r1, r3
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	440b      	add	r3, r1
 800cc8e:	4619      	mov	r1, r3
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	4313      	orrs	r3, r2
 800cc94:	600b      	str	r3, [r1, #0]
}
 800cc96:	bf00      	nop
 800cc98:	3714      	adds	r7, #20
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca0:	4770      	bx	lr
 800cca2:	bf00      	nop
 800cca4:	08018474 	.word	0x08018474

0800cca8 <LL_DMA_SetMemorySize>:
{
 800cca8:	b480      	push	{r7}
 800ccaa:	b085      	sub	sp, #20
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	60b9      	str	r1, [r7, #8]
 800ccb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 800ccb4:	4a0d      	ldr	r2, [pc, #52]	; (800ccec <LL_DMA_SetMemorySize+0x44>)
 800ccb6:	68bb      	ldr	r3, [r7, #8]
 800ccb8:	4413      	add	r3, r2
 800ccba:	781b      	ldrb	r3, [r3, #0]
 800ccbc:	461a      	mov	r2, r3
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	4413      	add	r3, r2
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 800ccc8:	4908      	ldr	r1, [pc, #32]	; (800ccec <LL_DMA_SetMemorySize+0x44>)
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	440b      	add	r3, r1
 800ccce:	781b      	ldrb	r3, [r3, #0]
 800ccd0:	4619      	mov	r1, r3
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	440b      	add	r3, r1
 800ccd6:	4619      	mov	r1, r3
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	4313      	orrs	r3, r2
 800ccdc:	600b      	str	r3, [r1, #0]
}
 800ccde:	bf00      	nop
 800cce0:	3714      	adds	r7, #20
 800cce2:	46bd      	mov	sp, r7
 800cce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce8:	4770      	bx	lr
 800ccea:	bf00      	nop
 800ccec:	08018474 	.word	0x08018474

0800ccf0 <LL_DMA_SetStreamPriorityLevel>:
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b085      	sub	sp, #20
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	60f8      	str	r0, [r7, #12]
 800ccf8:	60b9      	str	r1, [r7, #8]
 800ccfa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 800ccfc:	4a0d      	ldr	r2, [pc, #52]	; (800cd34 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800ccfe:	68bb      	ldr	r3, [r7, #8]
 800cd00:	4413      	add	r3, r2
 800cd02:	781b      	ldrb	r3, [r3, #0]
 800cd04:	461a      	mov	r2, r3
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	4413      	add	r3, r2
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800cd10:	4908      	ldr	r1, [pc, #32]	; (800cd34 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	440b      	add	r3, r1
 800cd16:	781b      	ldrb	r3, [r3, #0]
 800cd18:	4619      	mov	r1, r3
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	440b      	add	r3, r1
 800cd1e:	4619      	mov	r1, r3
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	4313      	orrs	r3, r2
 800cd24:	600b      	str	r3, [r1, #0]
}
 800cd26:	bf00      	nop
 800cd28:	3714      	adds	r7, #20
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd30:	4770      	bx	lr
 800cd32:	bf00      	nop
 800cd34:	08018474 	.word	0x08018474

0800cd38 <LL_DMA_SetChannelSelection>:
{
 800cd38:	b480      	push	{r7}
 800cd3a:	b085      	sub	sp, #20
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 800cd44:	4a0d      	ldr	r2, [pc, #52]	; (800cd7c <LL_DMA_SetChannelSelection+0x44>)
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	4413      	add	r3, r2
 800cd4a:	781b      	ldrb	r3, [r3, #0]
 800cd4c:	461a      	mov	r2, r3
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	4413      	add	r3, r2
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800cd58:	4908      	ldr	r1, [pc, #32]	; (800cd7c <LL_DMA_SetChannelSelection+0x44>)
 800cd5a:	68bb      	ldr	r3, [r7, #8]
 800cd5c:	440b      	add	r3, r1
 800cd5e:	781b      	ldrb	r3, [r3, #0]
 800cd60:	4619      	mov	r1, r3
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	440b      	add	r3, r1
 800cd66:	4619      	mov	r1, r3
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	4313      	orrs	r3, r2
 800cd6c:	600b      	str	r3, [r1, #0]
}
 800cd6e:	bf00      	nop
 800cd70:	3714      	adds	r7, #20
 800cd72:	46bd      	mov	sp, r7
 800cd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd78:	4770      	bx	lr
 800cd7a:	bf00      	nop
 800cd7c:	08018474 	.word	0x08018474

0800cd80 <LL_DMA_DisableFifoMode>:
{
 800cd80:	b480      	push	{r7}
 800cd82:	b083      	sub	sp, #12
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 800cd8a:	4a0c      	ldr	r2, [pc, #48]	; (800cdbc <LL_DMA_DisableFifoMode+0x3c>)
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	4413      	add	r3, r2
 800cd90:	781b      	ldrb	r3, [r3, #0]
 800cd92:	461a      	mov	r2, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	4413      	add	r3, r2
 800cd98:	695b      	ldr	r3, [r3, #20]
 800cd9a:	4908      	ldr	r1, [pc, #32]	; (800cdbc <LL_DMA_DisableFifoMode+0x3c>)
 800cd9c:	683a      	ldr	r2, [r7, #0]
 800cd9e:	440a      	add	r2, r1
 800cda0:	7812      	ldrb	r2, [r2, #0]
 800cda2:	4611      	mov	r1, r2
 800cda4:	687a      	ldr	r2, [r7, #4]
 800cda6:	440a      	add	r2, r1
 800cda8:	f023 0304 	bic.w	r3, r3, #4
 800cdac:	6153      	str	r3, [r2, #20]
}
 800cdae:	bf00      	nop
 800cdb0:	370c      	adds	r7, #12
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb8:	4770      	bx	lr
 800cdba:	bf00      	nop
 800cdbc:	08018474 	.word	0x08018474

0800cdc0 <LL_AHB1_GRP1_EnableClock>:
{
 800cdc0:	b480      	push	{r7}
 800cdc2:	b085      	sub	sp, #20
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800cdc8:	4b08      	ldr	r3, [pc, #32]	; (800cdec <LL_AHB1_GRP1_EnableClock+0x2c>)
 800cdca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cdcc:	4907      	ldr	r1, [pc, #28]	; (800cdec <LL_AHB1_GRP1_EnableClock+0x2c>)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	4313      	orrs	r3, r2
 800cdd2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800cdd4:	4b05      	ldr	r3, [pc, #20]	; (800cdec <LL_AHB1_GRP1_EnableClock+0x2c>)
 800cdd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	4013      	ands	r3, r2
 800cddc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800cdde:	68fb      	ldr	r3, [r7, #12]
}
 800cde0:	bf00      	nop
 800cde2:	3714      	adds	r7, #20
 800cde4:	46bd      	mov	sp, r7
 800cde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdea:	4770      	bx	lr
 800cdec:	40023800 	.word	0x40023800

0800cdf0 <LL_APB1_GRP1_EnableClock>:
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b085      	sub	sp, #20
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800cdf8:	4b08      	ldr	r3, [pc, #32]	; (800ce1c <LL_APB1_GRP1_EnableClock+0x2c>)
 800cdfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cdfc:	4907      	ldr	r1, [pc, #28]	; (800ce1c <LL_APB1_GRP1_EnableClock+0x2c>)
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	4313      	orrs	r3, r2
 800ce02:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800ce04:	4b05      	ldr	r3, [pc, #20]	; (800ce1c <LL_APB1_GRP1_EnableClock+0x2c>)
 800ce06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	4013      	ands	r3, r2
 800ce0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ce0e:	68fb      	ldr	r3, [r7, #12]
}
 800ce10:	bf00      	nop
 800ce12:	3714      	adds	r7, #20
 800ce14:	46bd      	mov	sp, r7
 800ce16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1a:	4770      	bx	lr
 800ce1c:	40023800 	.word	0x40023800

0800ce20 <LL_USART_Enable>:
{
 800ce20:	b480      	push	{r7}
 800ce22:	b083      	sub	sp, #12
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	68db      	ldr	r3, [r3, #12]
 800ce2c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	60da      	str	r2, [r3, #12]
}
 800ce34:	bf00      	nop
 800ce36:	370c      	adds	r7, #12
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3e:	4770      	bx	lr

0800ce40 <LL_USART_ConfigAsyncMode>:
{
 800ce40:	b480      	push	{r7}
 800ce42:	b083      	sub	sp, #12
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	691b      	ldr	r3, [r3, #16]
 800ce4c:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	695b      	ldr	r3, [r3, #20]
 800ce58:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	615a      	str	r2, [r3, #20]
}
 800ce60:	bf00      	nop
 800ce62:	370c      	adds	r7, #12
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr

0800ce6c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart2_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b08e      	sub	sp, #56	; 0x38
 800ce70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800ce72:	f107 031c 	add.w	r3, r7, #28
 800ce76:	2200      	movs	r2, #0
 800ce78:	601a      	str	r2, [r3, #0]
 800ce7a:	605a      	str	r2, [r3, #4]
 800ce7c:	609a      	str	r2, [r3, #8]
 800ce7e:	60da      	str	r2, [r3, #12]
 800ce80:	611a      	str	r2, [r3, #16]
 800ce82:	615a      	str	r2, [r3, #20]
 800ce84:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ce86:	1d3b      	adds	r3, r7, #4
 800ce88:	2200      	movs	r2, #0
 800ce8a:	601a      	str	r2, [r3, #0]
 800ce8c:	605a      	str	r2, [r3, #4]
 800ce8e:	609a      	str	r2, [r3, #8]
 800ce90:	60da      	str	r2, [r3, #12]
 800ce92:	611a      	str	r2, [r3, #16]
 800ce94:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800ce96:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800ce9a:	f7ff ffa9 	bl	800cdf0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800ce9e:	2001      	movs	r0, #1
 800cea0:	f7ff ff8e 	bl	800cdc0 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PA0-WKUP   ------> UART4_TX
  PA1   ------> UART4_RX
  */
  GPIO_InitStruct.Pin = Mx_TX_Pin|LL_GPIO_PIN_1;
 800cea4:	2303      	movs	r3, #3
 800cea6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800cea8:	2302      	movs	r3, #2
 800ceaa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800ceac:	2303      	movs	r3, #3
 800ceae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 800ceb8:	2308      	movs	r3, #8
 800ceba:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cebc:	1d3b      	adds	r3, r7, #4
 800cebe:	4619      	mov	r1, r3
 800cec0:	4818      	ldr	r0, [pc, #96]	; (800cf24 <MX_UART4_Init+0xb8>)
 800cec2:	f004 ffff 	bl	8011ec4 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800cec6:	f7ff fdb1 	bl	800ca2c <__NVIC_GetPriorityGrouping>
 800ceca:	4603      	mov	r3, r0
 800cecc:	2200      	movs	r2, #0
 800cece:	2100      	movs	r1, #0
 800ced0:	4618      	mov	r0, r3
 800ced2:	f7ff fe01 	bl	800cad8 <NVIC_EncodePriority>
 800ced6:	4603      	mov	r3, r0
 800ced8:	4619      	mov	r1, r3
 800ceda:	2034      	movs	r0, #52	; 0x34
 800cedc:	f7ff fdd2 	bl	800ca84 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 800cee0:	2034      	movs	r0, #52	; 0x34
 800cee2:	f7ff fdb1 	bl	800ca48 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  USART_InitStruct.BaudRate = 1000000;
 800cee6:	4b10      	ldr	r3, [pc, #64]	; (800cf28 <MX_UART4_Init+0xbc>)
 800cee8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800ceea:	2300      	movs	r3, #0
 800ceec:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800ceee:	2300      	movs	r3, #0
 800cef0:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800cef2:	2300      	movs	r3, #0
 800cef4:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800cef6:	230c      	movs	r3, #12
 800cef8:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800cefa:	2300      	movs	r3, #0
 800cefc:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800cefe:	2300      	movs	r3, #0
 800cf00:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 800cf02:	f107 031c 	add.w	r3, r7, #28
 800cf06:	4619      	mov	r1, r3
 800cf08:	4808      	ldr	r0, [pc, #32]	; (800cf2c <MX_UART4_Init+0xc0>)
 800cf0a:	f005 ff1f 	bl	8012d4c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 800cf0e:	4807      	ldr	r0, [pc, #28]	; (800cf2c <MX_UART4_Init+0xc0>)
 800cf10:	f7ff ff96 	bl	800ce40 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 800cf14:	4805      	ldr	r0, [pc, #20]	; (800cf2c <MX_UART4_Init+0xc0>)
 800cf16:	f7ff ff83 	bl	800ce20 <LL_USART_Enable>
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800cf1a:	bf00      	nop
 800cf1c:	3738      	adds	r7, #56	; 0x38
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bd80      	pop	{r7, pc}
 800cf22:	bf00      	nop
 800cf24:	40020000 	.word	0x40020000
 800cf28:	000f4240 	.word	0x000f4240
 800cf2c:	40004c00 	.word	0x40004c00

0800cf30 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800cf34:	4b11      	ldr	r3, [pc, #68]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf36:	4a12      	ldr	r2, [pc, #72]	; (800cf80 <MX_UART5_Init+0x50>)
 800cf38:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800cf3a:	4b10      	ldr	r3, [pc, #64]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800cf40:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800cf42:	4b0e      	ldr	r3, [pc, #56]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf44:	2200      	movs	r2, #0
 800cf46:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800cf48:	4b0c      	ldr	r3, [pc, #48]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800cf4e:	4b0b      	ldr	r3, [pc, #44]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf50:	2200      	movs	r2, #0
 800cf52:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800cf54:	4b09      	ldr	r3, [pc, #36]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf56:	220c      	movs	r2, #12
 800cf58:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cf5a:	4b08      	ldr	r3, [pc, #32]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800cf60:	4b06      	ldr	r3, [pc, #24]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf62:	2200      	movs	r2, #0
 800cf64:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart5) != HAL_OK)
 800cf66:	4805      	ldr	r0, [pc, #20]	; (800cf7c <MX_UART5_Init+0x4c>)
 800cf68:	f003 fa77 	bl	801045a <HAL_HalfDuplex_Init>
 800cf6c:	4603      	mov	r3, r0
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d001      	beq.n	800cf76 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800cf72:	f7fb fac5 	bl	8008500 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800cf76:	bf00      	nop
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	20000eb8 	.word	0x20000eb8
 800cf80:	40005000 	.word	0x40005000

0800cf84 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800cf88:	4b11      	ldr	r3, [pc, #68]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cf8a:	4a12      	ldr	r2, [pc, #72]	; (800cfd4 <MX_USART2_UART_Init+0x50>)
 800cf8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800cf8e:	4b10      	ldr	r3, [pc, #64]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cf90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800cf94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800cf96:	4b0e      	ldr	r3, [pc, #56]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cf98:	2200      	movs	r2, #0
 800cf9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800cf9c:	4b0c      	ldr	r3, [pc, #48]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800cfa2:	4b0b      	ldr	r3, [pc, #44]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800cfa8:	4b09      	ldr	r3, [pc, #36]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cfaa:	220c      	movs	r2, #12
 800cfac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cfae:	4b08      	ldr	r3, [pc, #32]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800cfb4:	4b06      	ldr	r3, [pc, #24]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800cfba:	4805      	ldr	r0, [pc, #20]	; (800cfd0 <MX_USART2_UART_Init+0x4c>)
 800cfbc:	f003 fa00 	bl	80103c0 <HAL_UART_Init>
 800cfc0:	4603      	mov	r3, r0
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d001      	beq.n	800cfca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800cfc6:	f7fb fa9b 	bl	8008500 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800cfca:	bf00      	nop
 800cfcc:	bd80      	pop	{r7, pc}
 800cfce:	bf00      	nop
 800cfd0:	20000efc 	.word	0x20000efc
 800cfd4:	40004400 	.word	0x40004400

0800cfd8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b08e      	sub	sp, #56	; 0x38
 800cfdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800cfde:	f107 031c 	add.w	r3, r7, #28
 800cfe2:	2200      	movs	r2, #0
 800cfe4:	601a      	str	r2, [r3, #0]
 800cfe6:	605a      	str	r2, [r3, #4]
 800cfe8:	609a      	str	r2, [r3, #8]
 800cfea:	60da      	str	r2, [r3, #12]
 800cfec:	611a      	str	r2, [r3, #16]
 800cfee:	615a      	str	r2, [r3, #20]
 800cff0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cff2:	1d3b      	adds	r3, r7, #4
 800cff4:	2200      	movs	r2, #0
 800cff6:	601a      	str	r2, [r3, #0]
 800cff8:	605a      	str	r2, [r3, #4]
 800cffa:	609a      	str	r2, [r3, #8]
 800cffc:	60da      	str	r2, [r3, #12]
 800cffe:	611a      	str	r2, [r3, #16]
 800d000:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800d002:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800d006:	f7ff fef3 	bl	800cdf0 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800d00a:	2004      	movs	r0, #4
 800d00c:	f7ff fed8 	bl	800cdc0 <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PC10   ------> USART3_TX
  PC11   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 800d010:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800d014:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800d016:	2302      	movs	r3, #2
 800d018:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800d01a:	2303      	movs	r3, #3
 800d01c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800d01e:	2300      	movs	r3, #0
 800d020:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800d022:	2301      	movs	r3, #1
 800d024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800d026:	2307      	movs	r3, #7
 800d028:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d02a:	1d3b      	adds	r3, r7, #4
 800d02c:	4619      	mov	r1, r3
 800d02e:	4847      	ldr	r0, [pc, #284]	; (800d14c <MX_USART3_UART_Init+0x174>)
 800d030:	f004 ff48 	bl	8011ec4 <LL_GPIO_Init>

  /* USART3 DMA Init */

  /* USART3_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_3, LL_DMA_CHANNEL_4);
 800d034:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d038:	2103      	movs	r1, #3
 800d03a:	4845      	ldr	r0, [pc, #276]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d03c:	f7ff fe7c 	bl	800cd38 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800d040:	2240      	movs	r2, #64	; 0x40
 800d042:	2103      	movs	r1, #3
 800d044:	4842      	ldr	r0, [pc, #264]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d046:	f7ff fd7b 	bl	800cb40 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_3, LL_DMA_PRIORITY_LOW);
 800d04a:	2200      	movs	r2, #0
 800d04c:	2103      	movs	r1, #3
 800d04e:	4840      	ldr	r0, [pc, #256]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d050:	f7ff fe4e 	bl	800ccf0 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_3, LL_DMA_MODE_NORMAL);
 800d054:	2200      	movs	r2, #0
 800d056:	2103      	movs	r1, #3
 800d058:	483d      	ldr	r0, [pc, #244]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d05a:	f7ff fd95 	bl	800cb88 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_3, LL_DMA_PERIPH_NOINCREMENT);
 800d05e:	2200      	movs	r2, #0
 800d060:	2103      	movs	r1, #3
 800d062:	483b      	ldr	r0, [pc, #236]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d064:	f7ff fdb4 	bl	800cbd0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_3, LL_DMA_MEMORY_INCREMENT);
 800d068:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d06c:	2103      	movs	r1, #3
 800d06e:	4838      	ldr	r0, [pc, #224]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d070:	f7ff fdd2 	bl	800cc18 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_3, LL_DMA_PDATAALIGN_BYTE);
 800d074:	2200      	movs	r2, #0
 800d076:	2103      	movs	r1, #3
 800d078:	4835      	ldr	r0, [pc, #212]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d07a:	f7ff fdf1 	bl	800cc60 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_3, LL_DMA_MDATAALIGN_BYTE);
 800d07e:	2200      	movs	r2, #0
 800d080:	2103      	movs	r1, #3
 800d082:	4833      	ldr	r0, [pc, #204]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d084:	f7ff fe10 	bl	800cca8 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_3);
 800d088:	2103      	movs	r1, #3
 800d08a:	4831      	ldr	r0, [pc, #196]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d08c:	f7ff fe78 	bl	800cd80 <LL_DMA_DisableFifoMode>

  /* USART3_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_1, LL_DMA_CHANNEL_4);
 800d090:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d094:	2101      	movs	r1, #1
 800d096:	482e      	ldr	r0, [pc, #184]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d098:	f7ff fe4e 	bl	800cd38 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800d09c:	2200      	movs	r2, #0
 800d09e:	2101      	movs	r1, #1
 800d0a0:	482b      	ldr	r0, [pc, #172]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d0a2:	f7ff fd4d 	bl	800cb40 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_1, LL_DMA_PRIORITY_LOW);
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	2101      	movs	r1, #1
 800d0aa:	4829      	ldr	r0, [pc, #164]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d0ac:	f7ff fe20 	bl	800ccf0 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MODE_CIRCULAR);
 800d0b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d0b4:	2101      	movs	r1, #1
 800d0b6:	4826      	ldr	r0, [pc, #152]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d0b8:	f7ff fd66 	bl	800cb88 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 800d0bc:	2200      	movs	r2, #0
 800d0be:	2101      	movs	r1, #1
 800d0c0:	4823      	ldr	r0, [pc, #140]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d0c2:	f7ff fd85 	bl	800cbd0 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 800d0c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d0ca:	2101      	movs	r1, #1
 800d0cc:	4820      	ldr	r0, [pc, #128]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d0ce:	f7ff fda3 	bl	800cc18 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_BYTE);
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	2101      	movs	r1, #1
 800d0d6:	481e      	ldr	r0, [pc, #120]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d0d8:	f7ff fdc2 	bl	800cc60 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_BYTE);
 800d0dc:	2200      	movs	r2, #0
 800d0de:	2101      	movs	r1, #1
 800d0e0:	481b      	ldr	r0, [pc, #108]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d0e2:	f7ff fde1 	bl	800cca8 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_1);
 800d0e6:	2101      	movs	r1, #1
 800d0e8:	4819      	ldr	r0, [pc, #100]	; (800d150 <MX_USART3_UART_Init+0x178>)
 800d0ea:	f7ff fe49 	bl	800cd80 <LL_DMA_DisableFifoMode>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800d0ee:	f7ff fc9d 	bl	800ca2c <__NVIC_GetPriorityGrouping>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	2100      	movs	r1, #0
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f7ff fced 	bl	800cad8 <NVIC_EncodePriority>
 800d0fe:	4603      	mov	r3, r0
 800d100:	4619      	mov	r1, r3
 800d102:	2027      	movs	r0, #39	; 0x27
 800d104:	f7ff fcbe 	bl	800ca84 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 800d108:	2027      	movs	r0, #39	; 0x27
 800d10a:	f7ff fc9d 	bl	800ca48 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 19200;
 800d10e:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 800d112:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800d114:	2300      	movs	r3, #0
 800d116:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800d118:	2300      	movs	r3, #0
 800d11a:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800d11c:	2300      	movs	r3, #0
 800d11e:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800d120:	230c      	movs	r3, #12
 800d122:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800d124:	2300      	movs	r3, #0
 800d126:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800d128:	2300      	movs	r3, #0
 800d12a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 800d12c:	f107 031c 	add.w	r3, r7, #28
 800d130:	4619      	mov	r1, r3
 800d132:	4808      	ldr	r0, [pc, #32]	; (800d154 <MX_USART3_UART_Init+0x17c>)
 800d134:	f005 fe0a 	bl	8012d4c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 800d138:	4806      	ldr	r0, [pc, #24]	; (800d154 <MX_USART3_UART_Init+0x17c>)
 800d13a:	f7ff fe81 	bl	800ce40 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 800d13e:	4805      	ldr	r0, [pc, #20]	; (800d154 <MX_USART3_UART_Init+0x17c>)
 800d140:	f7ff fe6e 	bl	800ce20 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800d144:	bf00      	nop
 800d146:	3738      	adds	r7, #56	; 0x38
 800d148:	46bd      	mov	sp, r7
 800d14a:	bd80      	pop	{r7, pc}
 800d14c:	40020800 	.word	0x40020800
 800d150:	40026000 	.word	0x40026000
 800d154:	40004800 	.word	0x40004800

0800d158 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b08c      	sub	sp, #48	; 0x30
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d160:	f107 031c 	add.w	r3, r7, #28
 800d164:	2200      	movs	r2, #0
 800d166:	601a      	str	r2, [r3, #0]
 800d168:	605a      	str	r2, [r3, #4]
 800d16a:	609a      	str	r2, [r3, #8]
 800d16c:	60da      	str	r2, [r3, #12]
 800d16e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	4a66      	ldr	r2, [pc, #408]	; (800d310 <HAL_UART_MspInit+0x1b8>)
 800d176:	4293      	cmp	r3, r2
 800d178:	d12d      	bne.n	800d1d6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800d17a:	2300      	movs	r3, #0
 800d17c:	61bb      	str	r3, [r7, #24]
 800d17e:	4b65      	ldr	r3, [pc, #404]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d182:	4a64      	ldr	r2, [pc, #400]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d184:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d188:	6413      	str	r3, [r2, #64]	; 0x40
 800d18a:	4b62      	ldr	r3, [pc, #392]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d18c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d18e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d192:	61bb      	str	r3, [r7, #24]
 800d194:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d196:	2300      	movs	r3, #0
 800d198:	617b      	str	r3, [r7, #20]
 800d19a:	4b5e      	ldr	r3, [pc, #376]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d19c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d19e:	4a5d      	ldr	r2, [pc, #372]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d1a0:	f043 0304 	orr.w	r3, r3, #4
 800d1a4:	6313      	str	r3, [r2, #48]	; 0x30
 800d1a6:	4b5b      	ldr	r3, [pc, #364]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d1a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1aa:	f003 0304 	and.w	r3, r3, #4
 800d1ae:	617b      	str	r3, [r7, #20]
 800d1b0:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800d1b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d1b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d1b8:	2312      	movs	r3, #18
 800d1ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d1bc:	2301      	movs	r3, #1
 800d1be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d1c0:	2303      	movs	r3, #3
 800d1c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800d1c4:	2308      	movs	r3, #8
 800d1c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d1c8:	f107 031c 	add.w	r3, r7, #28
 800d1cc:	4619      	mov	r1, r3
 800d1ce:	4852      	ldr	r0, [pc, #328]	; (800d318 <HAL_UART_MspInit+0x1c0>)
 800d1d0:	f001 fd26 	bl	800ec20 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800d1d4:	e097      	b.n	800d306 <HAL_UART_MspInit+0x1ae>
  else if(uartHandle->Instance==USART2)
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	4a50      	ldr	r2, [pc, #320]	; (800d31c <HAL_UART_MspInit+0x1c4>)
 800d1dc:	4293      	cmp	r3, r2
 800d1de:	f040 8092 	bne.w	800d306 <HAL_UART_MspInit+0x1ae>
    __HAL_RCC_USART2_CLK_ENABLE();
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	613b      	str	r3, [r7, #16]
 800d1e6:	4b4b      	ldr	r3, [pc, #300]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d1e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1ea:	4a4a      	ldr	r2, [pc, #296]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d1ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d1f0:	6413      	str	r3, [r2, #64]	; 0x40
 800d1f2:	4b48      	ldr	r3, [pc, #288]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d1f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d1fa:	613b      	str	r3, [r7, #16]
 800d1fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d1fe:	2300      	movs	r3, #0
 800d200:	60fb      	str	r3, [r7, #12]
 800d202:	4b44      	ldr	r3, [pc, #272]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d206:	4a43      	ldr	r2, [pc, #268]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d208:	f043 0301 	orr.w	r3, r3, #1
 800d20c:	6313      	str	r3, [r2, #48]	; 0x30
 800d20e:	4b41      	ldr	r3, [pc, #260]	; (800d314 <HAL_UART_MspInit+0x1bc>)
 800d210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d212:	f003 0301 	and.w	r3, r3, #1
 800d216:	60fb      	str	r3, [r7, #12]
 800d218:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800d21a:	230c      	movs	r3, #12
 800d21c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d21e:	2302      	movs	r3, #2
 800d220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d222:	2301      	movs	r3, #1
 800d224:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d226:	2303      	movs	r3, #3
 800d228:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800d22a:	2307      	movs	r3, #7
 800d22c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d22e:	f107 031c 	add.w	r3, r7, #28
 800d232:	4619      	mov	r1, r3
 800d234:	483a      	ldr	r0, [pc, #232]	; (800d320 <HAL_UART_MspInit+0x1c8>)
 800d236:	f001 fcf3 	bl	800ec20 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800d23a:	4b3a      	ldr	r3, [pc, #232]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d23c:	4a3a      	ldr	r2, [pc, #232]	; (800d328 <HAL_UART_MspInit+0x1d0>)
 800d23e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800d240:	4b38      	ldr	r3, [pc, #224]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d242:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d246:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d248:	4b36      	ldr	r3, [pc, #216]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d24a:	2200      	movs	r2, #0
 800d24c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d24e:	4b35      	ldr	r3, [pc, #212]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d250:	2200      	movs	r2, #0
 800d252:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800d254:	4b33      	ldr	r3, [pc, #204]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d256:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d25a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d25c:	4b31      	ldr	r3, [pc, #196]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d25e:	2200      	movs	r2, #0
 800d260:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d262:	4b30      	ldr	r3, [pc, #192]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d264:	2200      	movs	r2, #0
 800d266:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800d268:	4b2e      	ldr	r3, [pc, #184]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d26a:	2200      	movs	r2, #0
 800d26c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800d26e:	4b2d      	ldr	r3, [pc, #180]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d270:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d274:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d276:	4b2b      	ldr	r3, [pc, #172]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d278:	2200      	movs	r2, #0
 800d27a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800d27c:	4829      	ldr	r0, [pc, #164]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d27e:	f001 f8cd 	bl	800e41c <HAL_DMA_Init>
 800d282:	4603      	mov	r3, r0
 800d284:	2b00      	cmp	r3, #0
 800d286:	d001      	beq.n	800d28c <HAL_UART_MspInit+0x134>
      Error_Handler();
 800d288:	f7fb f93a 	bl	8008500 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	4a25      	ldr	r2, [pc, #148]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d290:	639a      	str	r2, [r3, #56]	; 0x38
 800d292:	4a24      	ldr	r2, [pc, #144]	; (800d324 <HAL_UART_MspInit+0x1cc>)
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800d298:	4b24      	ldr	r3, [pc, #144]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d29a:	4a25      	ldr	r2, [pc, #148]	; (800d330 <HAL_UART_MspInit+0x1d8>)
 800d29c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800d29e:	4b23      	ldr	r3, [pc, #140]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d2a4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800d2a6:	4b21      	ldr	r3, [pc, #132]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2a8:	2240      	movs	r2, #64	; 0x40
 800d2aa:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d2ac:	4b1f      	ldr	r3, [pc, #124]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800d2b2:	4b1e      	ldr	r3, [pc, #120]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d2b8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d2ba:	4b1c      	ldr	r3, [pc, #112]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2bc:	2200      	movs	r2, #0
 800d2be:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d2c0:	4b1a      	ldr	r3, [pc, #104]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800d2c6:	4b19      	ldr	r3, [pc, #100]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800d2cc:	4b17      	ldr	r3, [pc, #92]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d2d2:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800d2d4:	4b15      	ldr	r3, [pc, #84]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800d2da:	4814      	ldr	r0, [pc, #80]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2dc:	f001 f89e 	bl	800e41c <HAL_DMA_Init>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d001      	beq.n	800d2ea <HAL_UART_MspInit+0x192>
      Error_Handler();
 800d2e6:	f7fb f90b 	bl	8008500 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	4a0f      	ldr	r2, [pc, #60]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2ee:	635a      	str	r2, [r3, #52]	; 0x34
 800d2f0:	4a0e      	ldr	r2, [pc, #56]	; (800d32c <HAL_UART_MspInit+0x1d4>)
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	2100      	movs	r1, #0
 800d2fa:	2026      	movs	r0, #38	; 0x26
 800d2fc:	f001 f857 	bl	800e3ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800d300:	2026      	movs	r0, #38	; 0x26
 800d302:	f001 f870 	bl	800e3e6 <HAL_NVIC_EnableIRQ>
}
 800d306:	bf00      	nop
 800d308:	3730      	adds	r7, #48	; 0x30
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd80      	pop	{r7, pc}
 800d30e:	bf00      	nop
 800d310:	40005000 	.word	0x40005000
 800d314:	40023800 	.word	0x40023800
 800d318:	40020800 	.word	0x40020800
 800d31c:	40004400 	.word	0x40004400
 800d320:	40020000 	.word	0x40020000
 800d324:	20000f40 	.word	0x20000f40
 800d328:	40026088 	.word	0x40026088
 800d32c:	20000fa0 	.word	0x20000fa0
 800d330:	400260a0 	.word	0x400260a0

0800d334 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800d334:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d36c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800d338:	480d      	ldr	r0, [pc, #52]	; (800d370 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800d33a:	490e      	ldr	r1, [pc, #56]	; (800d374 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800d33c:	4a0e      	ldr	r2, [pc, #56]	; (800d378 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800d33e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800d340:	e002      	b.n	800d348 <LoopCopyDataInit>

0800d342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800d342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800d344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800d346:	3304      	adds	r3, #4

0800d348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800d348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800d34a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800d34c:	d3f9      	bcc.n	800d342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800d34e:	4a0b      	ldr	r2, [pc, #44]	; (800d37c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800d350:	4c0b      	ldr	r4, [pc, #44]	; (800d380 <LoopFillZerobss+0x26>)
  movs r3, #0
 800d352:	2300      	movs	r3, #0
  b LoopFillZerobss
 800d354:	e001      	b.n	800d35a <LoopFillZerobss>

0800d356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800d356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800d358:	3204      	adds	r2, #4

0800d35a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800d35a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800d35c:	d3fb      	bcc.n	800d356 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800d35e:	f7fe fe29 	bl	800bfb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d362:	f009 fcc5 	bl	8016cf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d366:	f7fa f867 	bl	8007438 <main>
  bx  lr    
 800d36a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d36c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800d370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800d374:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 800d378:	08018b9c 	.word	0x08018b9c
  ldr r2, =_sbss
 800d37c:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 800d380:	20001014 	.word	0x20001014

0800d384 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d384:	e7fe      	b.n	800d384 <ADC_IRQHandler>
	...

0800d388 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d38c:	4b0e      	ldr	r3, [pc, #56]	; (800d3c8 <HAL_Init+0x40>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	4a0d      	ldr	r2, [pc, #52]	; (800d3c8 <HAL_Init+0x40>)
 800d392:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d396:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800d398:	4b0b      	ldr	r3, [pc, #44]	; (800d3c8 <HAL_Init+0x40>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	4a0a      	ldr	r2, [pc, #40]	; (800d3c8 <HAL_Init+0x40>)
 800d39e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d3a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800d3a4:	4b08      	ldr	r3, [pc, #32]	; (800d3c8 <HAL_Init+0x40>)
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	4a07      	ldr	r2, [pc, #28]	; (800d3c8 <HAL_Init+0x40>)
 800d3aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d3ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d3b0:	2003      	movs	r0, #3
 800d3b2:	f000 fff1 	bl	800e398 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800d3b6:	2000      	movs	r0, #0
 800d3b8:	f000 f808 	bl	800d3cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800d3bc:	f7fe fb1a 	bl	800b9f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800d3c0:	2300      	movs	r3, #0
}
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	bd80      	pop	{r7, pc}
 800d3c6:	bf00      	nop
 800d3c8:	40023c00 	.word	0x40023c00

0800d3cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b082      	sub	sp, #8
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800d3d4:	4b12      	ldr	r3, [pc, #72]	; (800d420 <HAL_InitTick+0x54>)
 800d3d6:	681a      	ldr	r2, [r3, #0]
 800d3d8:	4b12      	ldr	r3, [pc, #72]	; (800d424 <HAL_InitTick+0x58>)
 800d3da:	781b      	ldrb	r3, [r3, #0]
 800d3dc:	4619      	mov	r1, r3
 800d3de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d3e2:	fbb3 f3f1 	udiv	r3, r3, r1
 800d3e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f001 f809 	bl	800e402 <HAL_SYSTICK_Config>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d001      	beq.n	800d3fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	e00e      	b.n	800d418 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2b0f      	cmp	r3, #15
 800d3fe:	d80a      	bhi.n	800d416 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800d400:	2200      	movs	r2, #0
 800d402:	6879      	ldr	r1, [r7, #4]
 800d404:	f04f 30ff 	mov.w	r0, #4294967295
 800d408:	f000 ffd1 	bl	800e3ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800d40c:	4a06      	ldr	r2, [pc, #24]	; (800d428 <HAL_InitTick+0x5c>)
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800d412:	2300      	movs	r3, #0
 800d414:	e000      	b.n	800d418 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800d416:	2301      	movs	r3, #1
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3708      	adds	r7, #8
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	2000005c 	.word	0x2000005c
 800d424:	20000064 	.word	0x20000064
 800d428:	20000060 	.word	0x20000060

0800d42c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800d42c:	b480      	push	{r7}
 800d42e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800d430:	4b06      	ldr	r3, [pc, #24]	; (800d44c <HAL_IncTick+0x20>)
 800d432:	781b      	ldrb	r3, [r3, #0]
 800d434:	461a      	mov	r2, r3
 800d436:	4b06      	ldr	r3, [pc, #24]	; (800d450 <HAL_IncTick+0x24>)
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	4413      	add	r3, r2
 800d43c:	4a04      	ldr	r2, [pc, #16]	; (800d450 <HAL_IncTick+0x24>)
 800d43e:	6013      	str	r3, [r2, #0]
}
 800d440:	bf00      	nop
 800d442:	46bd      	mov	sp, r7
 800d444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d448:	4770      	bx	lr
 800d44a:	bf00      	nop
 800d44c:	20000064 	.word	0x20000064
 800d450:	20001000 	.word	0x20001000

0800d454 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800d454:	b480      	push	{r7}
 800d456:	af00      	add	r7, sp, #0
  return uwTick;
 800d458:	4b03      	ldr	r3, [pc, #12]	; (800d468 <HAL_GetTick+0x14>)
 800d45a:	681b      	ldr	r3, [r3, #0]
}
 800d45c:	4618      	mov	r0, r3
 800d45e:	46bd      	mov	sp, r7
 800d460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d464:	4770      	bx	lr
 800d466:	bf00      	nop
 800d468:	20001000 	.word	0x20001000

0800d46c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b084      	sub	sp, #16
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800d474:	f7ff ffee 	bl	800d454 <HAL_GetTick>
 800d478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d484:	d005      	beq.n	800d492 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800d486:	4b0a      	ldr	r3, [pc, #40]	; (800d4b0 <HAL_Delay+0x44>)
 800d488:	781b      	ldrb	r3, [r3, #0]
 800d48a:	461a      	mov	r2, r3
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	4413      	add	r3, r2
 800d490:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800d492:	bf00      	nop
 800d494:	f7ff ffde 	bl	800d454 <HAL_GetTick>
 800d498:	4602      	mov	r2, r0
 800d49a:	68bb      	ldr	r3, [r7, #8]
 800d49c:	1ad3      	subs	r3, r2, r3
 800d49e:	68fa      	ldr	r2, [r7, #12]
 800d4a0:	429a      	cmp	r2, r3
 800d4a2:	d8f7      	bhi.n	800d494 <HAL_Delay+0x28>
  {
  }
}
 800d4a4:	bf00      	nop
 800d4a6:	bf00      	nop
 800d4a8:	3710      	adds	r7, #16
 800d4aa:	46bd      	mov	sp, r7
 800d4ac:	bd80      	pop	{r7, pc}
 800d4ae:	bf00      	nop
 800d4b0:	20000064 	.word	0x20000064

0800d4b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b084      	sub	sp, #16
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d101      	bne.n	800d4c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	e0ed      	b.n	800d6a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d4cc:	b2db      	uxtb	r3, r3
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d102      	bne.n	800d4d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f7f8 fc10 	bl	8005cf8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	681a      	ldr	r2, [r3, #0]
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f042 0201 	orr.w	r2, r2, #1
 800d4e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d4e8:	f7ff ffb4 	bl	800d454 <HAL_GetTick>
 800d4ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800d4ee:	e012      	b.n	800d516 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800d4f0:	f7ff ffb0 	bl	800d454 <HAL_GetTick>
 800d4f4:	4602      	mov	r2, r0
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	1ad3      	subs	r3, r2, r3
 800d4fa:	2b0a      	cmp	r3, #10
 800d4fc:	d90b      	bls.n	800d516 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d502:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	2205      	movs	r2, #5
 800d50e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800d512:	2301      	movs	r3, #1
 800d514:	e0c5      	b.n	800d6a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	685b      	ldr	r3, [r3, #4]
 800d51c:	f003 0301 	and.w	r3, r3, #1
 800d520:	2b00      	cmp	r3, #0
 800d522:	d0e5      	beq.n	800d4f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	681a      	ldr	r2, [r3, #0]
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	f022 0202 	bic.w	r2, r2, #2
 800d532:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d534:	f7ff ff8e 	bl	800d454 <HAL_GetTick>
 800d538:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800d53a:	e012      	b.n	800d562 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800d53c:	f7ff ff8a 	bl	800d454 <HAL_GetTick>
 800d540:	4602      	mov	r2, r0
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	1ad3      	subs	r3, r2, r3
 800d546:	2b0a      	cmp	r3, #10
 800d548:	d90b      	bls.n	800d562 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d54e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	2205      	movs	r2, #5
 800d55a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800d55e:	2301      	movs	r3, #1
 800d560:	e09f      	b.n	800d6a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	685b      	ldr	r3, [r3, #4]
 800d568:	f003 0302 	and.w	r3, r3, #2
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d1e5      	bne.n	800d53c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	7e1b      	ldrb	r3, [r3, #24]
 800d574:	2b01      	cmp	r3, #1
 800d576:	d108      	bne.n	800d58a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	681a      	ldr	r2, [r3, #0]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d586:	601a      	str	r2, [r3, #0]
 800d588:	e007      	b.n	800d59a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	681a      	ldr	r2, [r3, #0]
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d598:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	7e5b      	ldrb	r3, [r3, #25]
 800d59e:	2b01      	cmp	r3, #1
 800d5a0:	d108      	bne.n	800d5b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	681a      	ldr	r2, [r3, #0]
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d5b0:	601a      	str	r2, [r3, #0]
 800d5b2:	e007      	b.n	800d5c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	681a      	ldr	r2, [r3, #0]
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d5c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	7e9b      	ldrb	r3, [r3, #26]
 800d5c8:	2b01      	cmp	r3, #1
 800d5ca:	d108      	bne.n	800d5de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	681a      	ldr	r2, [r3, #0]
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f042 0220 	orr.w	r2, r2, #32
 800d5da:	601a      	str	r2, [r3, #0]
 800d5dc:	e007      	b.n	800d5ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	681a      	ldr	r2, [r3, #0]
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f022 0220 	bic.w	r2, r2, #32
 800d5ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	7edb      	ldrb	r3, [r3, #27]
 800d5f2:	2b01      	cmp	r3, #1
 800d5f4:	d108      	bne.n	800d608 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	681a      	ldr	r2, [r3, #0]
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	f022 0210 	bic.w	r2, r2, #16
 800d604:	601a      	str	r2, [r3, #0]
 800d606:	e007      	b.n	800d618 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	681a      	ldr	r2, [r3, #0]
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	f042 0210 	orr.w	r2, r2, #16
 800d616:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	7f1b      	ldrb	r3, [r3, #28]
 800d61c:	2b01      	cmp	r3, #1
 800d61e:	d108      	bne.n	800d632 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	681a      	ldr	r2, [r3, #0]
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	f042 0208 	orr.w	r2, r2, #8
 800d62e:	601a      	str	r2, [r3, #0]
 800d630:	e007      	b.n	800d642 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	681a      	ldr	r2, [r3, #0]
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	f022 0208 	bic.w	r2, r2, #8
 800d640:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	7f5b      	ldrb	r3, [r3, #29]
 800d646:	2b01      	cmp	r3, #1
 800d648:	d108      	bne.n	800d65c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	681a      	ldr	r2, [r3, #0]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f042 0204 	orr.w	r2, r2, #4
 800d658:	601a      	str	r2, [r3, #0]
 800d65a:	e007      	b.n	800d66c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	681a      	ldr	r2, [r3, #0]
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	f022 0204 	bic.w	r2, r2, #4
 800d66a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	689a      	ldr	r2, [r3, #8]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	68db      	ldr	r3, [r3, #12]
 800d674:	431a      	orrs	r2, r3
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	691b      	ldr	r3, [r3, #16]
 800d67a:	431a      	orrs	r2, r3
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	695b      	ldr	r3, [r3, #20]
 800d680:	ea42 0103 	orr.w	r1, r2, r3
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	685b      	ldr	r3, [r3, #4]
 800d688:	1e5a      	subs	r2, r3, #1
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	430a      	orrs	r2, r1
 800d690:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2200      	movs	r2, #0
 800d696:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2201      	movs	r2, #1
 800d69c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800d6a0:	2300      	movs	r3, #0
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3710      	adds	r7, #16
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
	...

0800d6ac <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800d6ac:	b480      	push	{r7}
 800d6ae:	b087      	sub	sp, #28
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d6c2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800d6c4:	7cfb      	ldrb	r3, [r7, #19]
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d003      	beq.n	800d6d2 <HAL_CAN_ConfigFilter+0x26>
 800d6ca:	7cfb      	ldrb	r3, [r7, #19]
 800d6cc:	2b02      	cmp	r3, #2
 800d6ce:	f040 80be 	bne.w	800d84e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800d6d2:	4b65      	ldr	r3, [pc, #404]	; (800d868 <HAL_CAN_ConfigFilter+0x1bc>)
 800d6d4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800d6d6:	697b      	ldr	r3, [r7, #20]
 800d6d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800d6dc:	f043 0201 	orr.w	r2, r3, #1
 800d6e0:	697b      	ldr	r3, [r7, #20]
 800d6e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800d6ec:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d700:	021b      	lsls	r3, r3, #8
 800d702:	431a      	orrs	r2, r3
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	695b      	ldr	r3, [r3, #20]
 800d70e:	f003 031f 	and.w	r3, r3, #31
 800d712:	2201      	movs	r2, #1
 800d714:	fa02 f303 	lsl.w	r3, r2, r3
 800d718:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800d71a:	697b      	ldr	r3, [r7, #20]
 800d71c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	43db      	mvns	r3, r3
 800d724:	401a      	ands	r2, r3
 800d726:	697b      	ldr	r3, [r7, #20]
 800d728:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800d72c:	683b      	ldr	r3, [r7, #0]
 800d72e:	69db      	ldr	r3, [r3, #28]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d123      	bne.n	800d77c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800d734:	697b      	ldr	r3, [r7, #20]
 800d736:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	43db      	mvns	r3, r3
 800d73e:	401a      	ands	r2, r3
 800d740:	697b      	ldr	r3, [r7, #20]
 800d742:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800d746:	683b      	ldr	r3, [r7, #0]
 800d748:	68db      	ldr	r3, [r3, #12]
 800d74a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	685b      	ldr	r3, [r3, #4]
 800d750:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800d752:	683a      	ldr	r2, [r7, #0]
 800d754:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800d756:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	3248      	adds	r2, #72	; 0x48
 800d75c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	689b      	ldr	r3, [r3, #8]
 800d764:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800d766:	683b      	ldr	r3, [r7, #0]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800d770:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800d772:	6979      	ldr	r1, [r7, #20]
 800d774:	3348      	adds	r3, #72	; 0x48
 800d776:	00db      	lsls	r3, r3, #3
 800d778:	440b      	add	r3, r1
 800d77a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	69db      	ldr	r3, [r3, #28]
 800d780:	2b01      	cmp	r3, #1
 800d782:	d122      	bne.n	800d7ca <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800d784:	697b      	ldr	r3, [r7, #20]
 800d786:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	431a      	orrs	r2, r3
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	685b      	ldr	r3, [r3, #4]
 800d79e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800d7a0:	683a      	ldr	r2, [r7, #0]
 800d7a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800d7a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800d7a6:	697b      	ldr	r3, [r7, #20]
 800d7a8:	3248      	adds	r2, #72	; 0x48
 800d7aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	689b      	ldr	r3, [r3, #8]
 800d7b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	68db      	ldr	r3, [r3, #12]
 800d7b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800d7be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800d7c0:	6979      	ldr	r1, [r7, #20]
 800d7c2:	3348      	adds	r3, #72	; 0x48
 800d7c4:	00db      	lsls	r3, r3, #3
 800d7c6:	440b      	add	r3, r1
 800d7c8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800d7ca:	683b      	ldr	r3, [r7, #0]
 800d7cc:	699b      	ldr	r3, [r3, #24]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d109      	bne.n	800d7e6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800d7d2:	697b      	ldr	r3, [r7, #20]
 800d7d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	43db      	mvns	r3, r3
 800d7dc:	401a      	ands	r2, r3
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800d7e4:	e007      	b.n	800d7f6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	431a      	orrs	r2, r3
 800d7f0:	697b      	ldr	r3, [r7, #20]
 800d7f2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800d7f6:	683b      	ldr	r3, [r7, #0]
 800d7f8:	691b      	ldr	r3, [r3, #16]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d109      	bne.n	800d812 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	43db      	mvns	r3, r3
 800d808:	401a      	ands	r2, r3
 800d80a:	697b      	ldr	r3, [r7, #20]
 800d80c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800d810:	e007      	b.n	800d822 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	431a      	orrs	r2, r3
 800d81c:	697b      	ldr	r3, [r7, #20]
 800d81e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	6a1b      	ldr	r3, [r3, #32]
 800d826:	2b01      	cmp	r3, #1
 800d828:	d107      	bne.n	800d83a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	431a      	orrs	r2, r3
 800d834:	697b      	ldr	r3, [r7, #20]
 800d836:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800d83a:	697b      	ldr	r3, [r7, #20]
 800d83c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800d840:	f023 0201 	bic.w	r2, r3, #1
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800d84a:	2300      	movs	r3, #0
 800d84c:	e006      	b.n	800d85c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d852:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800d85a:	2301      	movs	r3, #1
  }
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	371c      	adds	r7, #28
 800d860:	46bd      	mov	sp, r7
 800d862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d866:	4770      	bx	lr
 800d868:	40006400 	.word	0x40006400

0800d86c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b084      	sub	sp, #16
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d87a:	b2db      	uxtb	r3, r3
 800d87c:	2b01      	cmp	r3, #1
 800d87e:	d12e      	bne.n	800d8de <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2202      	movs	r2, #2
 800d884:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	681a      	ldr	r2, [r3, #0]
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f022 0201 	bic.w	r2, r2, #1
 800d896:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d898:	f7ff fddc 	bl	800d454 <HAL_GetTick>
 800d89c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800d89e:	e012      	b.n	800d8c6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800d8a0:	f7ff fdd8 	bl	800d454 <HAL_GetTick>
 800d8a4:	4602      	mov	r2, r0
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	1ad3      	subs	r3, r2, r3
 800d8aa:	2b0a      	cmp	r3, #10
 800d8ac:	d90b      	bls.n	800d8c6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8b2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	2205      	movs	r2, #5
 800d8be:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800d8c2:	2301      	movs	r3, #1
 800d8c4:	e012      	b.n	800d8ec <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	685b      	ldr	r3, [r3, #4]
 800d8cc:	f003 0301 	and.w	r3, r3, #1
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d1e5      	bne.n	800d8a0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800d8da:	2300      	movs	r3, #0
 800d8dc:	e006      	b.n	800d8ec <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8e2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800d8ea:	2301      	movs	r3, #1
  }
}
 800d8ec:	4618      	mov	r0, r3
 800d8ee:	3710      	adds	r7, #16
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bd80      	pop	{r7, pc}

0800d8f4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b089      	sub	sp, #36	; 0x24
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	60f8      	str	r0, [r7, #12]
 800d8fc:	60b9      	str	r1, [r7, #8]
 800d8fe:	607a      	str	r2, [r7, #4]
 800d900:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d908:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	689b      	ldr	r3, [r3, #8]
 800d910:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800d912:	7ffb      	ldrb	r3, [r7, #31]
 800d914:	2b01      	cmp	r3, #1
 800d916:	d003      	beq.n	800d920 <HAL_CAN_AddTxMessage+0x2c>
 800d918:	7ffb      	ldrb	r3, [r7, #31]
 800d91a:	2b02      	cmp	r3, #2
 800d91c:	f040 80b8 	bne.w	800da90 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800d920:	69bb      	ldr	r3, [r7, #24]
 800d922:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d926:	2b00      	cmp	r3, #0
 800d928:	d10a      	bne.n	800d940 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800d92a:	69bb      	ldr	r3, [r7, #24]
 800d92c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800d930:	2b00      	cmp	r3, #0
 800d932:	d105      	bne.n	800d940 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800d934:	69bb      	ldr	r3, [r7, #24]
 800d936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	f000 80a0 	beq.w	800da80 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800d940:	69bb      	ldr	r3, [r7, #24]
 800d942:	0e1b      	lsrs	r3, r3, #24
 800d944:	f003 0303 	and.w	r3, r3, #3
 800d948:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	2b02      	cmp	r3, #2
 800d94e:	d907      	bls.n	800d960 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d954:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800d95c:	2301      	movs	r3, #1
 800d95e:	e09e      	b.n	800da9e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800d960:	2201      	movs	r2, #1
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	409a      	lsls	r2, r3
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	689b      	ldr	r3, [r3, #8]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d10d      	bne.n	800d98e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800d972:	68bb      	ldr	r3, [r7, #8]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800d978:	68bb      	ldr	r3, [r7, #8]
 800d97a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800d97c:	68f9      	ldr	r1, [r7, #12]
 800d97e:	6809      	ldr	r1, [r1, #0]
 800d980:	431a      	orrs	r2, r3
 800d982:	697b      	ldr	r3, [r7, #20]
 800d984:	3318      	adds	r3, #24
 800d986:	011b      	lsls	r3, r3, #4
 800d988:	440b      	add	r3, r1
 800d98a:	601a      	str	r2, [r3, #0]
 800d98c:	e00f      	b.n	800d9ae <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	685b      	ldr	r3, [r3, #4]
 800d992:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800d994:	68bb      	ldr	r3, [r7, #8]
 800d996:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800d998:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800d99e:	68f9      	ldr	r1, [r7, #12]
 800d9a0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800d9a2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800d9a4:	697b      	ldr	r3, [r7, #20]
 800d9a6:	3318      	adds	r3, #24
 800d9a8:	011b      	lsls	r3, r3, #4
 800d9aa:	440b      	add	r3, r1
 800d9ac:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	6819      	ldr	r1, [r3, #0]
 800d9b2:	68bb      	ldr	r3, [r7, #8]
 800d9b4:	691a      	ldr	r2, [r3, #16]
 800d9b6:	697b      	ldr	r3, [r7, #20]
 800d9b8:	3318      	adds	r3, #24
 800d9ba:	011b      	lsls	r3, r3, #4
 800d9bc:	440b      	add	r3, r1
 800d9be:	3304      	adds	r3, #4
 800d9c0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	7d1b      	ldrb	r3, [r3, #20]
 800d9c6:	2b01      	cmp	r3, #1
 800d9c8:	d111      	bne.n	800d9ee <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	681a      	ldr	r2, [r3, #0]
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	3318      	adds	r3, #24
 800d9d2:	011b      	lsls	r3, r3, #4
 800d9d4:	4413      	add	r3, r2
 800d9d6:	3304      	adds	r3, #4
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	68fa      	ldr	r2, [r7, #12]
 800d9dc:	6811      	ldr	r1, [r2, #0]
 800d9de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d9e2:	697b      	ldr	r3, [r7, #20]
 800d9e4:	3318      	adds	r3, #24
 800d9e6:	011b      	lsls	r3, r3, #4
 800d9e8:	440b      	add	r3, r1
 800d9ea:	3304      	adds	r3, #4
 800d9ec:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	3307      	adds	r3, #7
 800d9f2:	781b      	ldrb	r3, [r3, #0]
 800d9f4:	061a      	lsls	r2, r3, #24
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	3306      	adds	r3, #6
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	041b      	lsls	r3, r3, #16
 800d9fe:	431a      	orrs	r2, r3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	3305      	adds	r3, #5
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	021b      	lsls	r3, r3, #8
 800da08:	4313      	orrs	r3, r2
 800da0a:	687a      	ldr	r2, [r7, #4]
 800da0c:	3204      	adds	r2, #4
 800da0e:	7812      	ldrb	r2, [r2, #0]
 800da10:	4610      	mov	r0, r2
 800da12:	68fa      	ldr	r2, [r7, #12]
 800da14:	6811      	ldr	r1, [r2, #0]
 800da16:	ea43 0200 	orr.w	r2, r3, r0
 800da1a:	697b      	ldr	r3, [r7, #20]
 800da1c:	011b      	lsls	r3, r3, #4
 800da1e:	440b      	add	r3, r1
 800da20:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800da24:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	3303      	adds	r3, #3
 800da2a:	781b      	ldrb	r3, [r3, #0]
 800da2c:	061a      	lsls	r2, r3, #24
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	3302      	adds	r3, #2
 800da32:	781b      	ldrb	r3, [r3, #0]
 800da34:	041b      	lsls	r3, r3, #16
 800da36:	431a      	orrs	r2, r3
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	3301      	adds	r3, #1
 800da3c:	781b      	ldrb	r3, [r3, #0]
 800da3e:	021b      	lsls	r3, r3, #8
 800da40:	4313      	orrs	r3, r2
 800da42:	687a      	ldr	r2, [r7, #4]
 800da44:	7812      	ldrb	r2, [r2, #0]
 800da46:	4610      	mov	r0, r2
 800da48:	68fa      	ldr	r2, [r7, #12]
 800da4a:	6811      	ldr	r1, [r2, #0]
 800da4c:	ea43 0200 	orr.w	r2, r3, r0
 800da50:	697b      	ldr	r3, [r7, #20]
 800da52:	011b      	lsls	r3, r3, #4
 800da54:	440b      	add	r3, r1
 800da56:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800da5a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	681a      	ldr	r2, [r3, #0]
 800da60:	697b      	ldr	r3, [r7, #20]
 800da62:	3318      	adds	r3, #24
 800da64:	011b      	lsls	r3, r3, #4
 800da66:	4413      	add	r3, r2
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	68fa      	ldr	r2, [r7, #12]
 800da6c:	6811      	ldr	r1, [r2, #0]
 800da6e:	f043 0201 	orr.w	r2, r3, #1
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	3318      	adds	r3, #24
 800da76:	011b      	lsls	r3, r3, #4
 800da78:	440b      	add	r3, r1
 800da7a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800da7c:	2300      	movs	r3, #0
 800da7e:	e00e      	b.n	800da9e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da84:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800da8c:	2301      	movs	r3, #1
 800da8e:	e006      	b.n	800da9e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da94:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800da9c:	2301      	movs	r3, #1
  }
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3724      	adds	r7, #36	; 0x24
 800daa2:	46bd      	mov	sp, r7
 800daa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa8:	4770      	bx	lr

0800daaa <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800daaa:	b480      	push	{r7}
 800daac:	b085      	sub	sp, #20
 800daae:	af00      	add	r7, sp, #0
 800dab0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800dab2:	2300      	movs	r3, #0
 800dab4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800dabc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800dabe:	7afb      	ldrb	r3, [r7, #11]
 800dac0:	2b01      	cmp	r3, #1
 800dac2:	d002      	beq.n	800daca <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800dac4:	7afb      	ldrb	r3, [r7, #11]
 800dac6:	2b02      	cmp	r3, #2
 800dac8:	d11d      	bne.n	800db06 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	689b      	ldr	r3, [r3, #8]
 800dad0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d002      	beq.n	800dade <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	3301      	adds	r3, #1
 800dadc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	689b      	ldr	r3, [r3, #8]
 800dae4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d002      	beq.n	800daf2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	3301      	adds	r3, #1
 800daf0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	689b      	ldr	r3, [r3, #8]
 800daf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d002      	beq.n	800db06 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	3301      	adds	r3, #1
 800db04:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800db06:	68fb      	ldr	r3, [r7, #12]
}
 800db08:	4618      	mov	r0, r3
 800db0a:	3714      	adds	r7, #20
 800db0c:	46bd      	mov	sp, r7
 800db0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db12:	4770      	bx	lr

0800db14 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800db14:	b480      	push	{r7}
 800db16:	b087      	sub	sp, #28
 800db18:	af00      	add	r7, sp, #0
 800db1a:	60f8      	str	r0, [r7, #12]
 800db1c:	60b9      	str	r1, [r7, #8]
 800db1e:	607a      	str	r2, [r7, #4]
 800db20:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	f893 3020 	ldrb.w	r3, [r3, #32]
 800db28:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800db2a:	7dfb      	ldrb	r3, [r7, #23]
 800db2c:	2b01      	cmp	r3, #1
 800db2e:	d003      	beq.n	800db38 <HAL_CAN_GetRxMessage+0x24>
 800db30:	7dfb      	ldrb	r3, [r7, #23]
 800db32:	2b02      	cmp	r3, #2
 800db34:	f040 80f3 	bne.w	800dd1e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d10e      	bne.n	800db5c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	68db      	ldr	r3, [r3, #12]
 800db44:	f003 0303 	and.w	r3, r3, #3
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d116      	bne.n	800db7a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db50:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800db58:	2301      	movs	r3, #1
 800db5a:	e0e7      	b.n	800dd2c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	691b      	ldr	r3, [r3, #16]
 800db62:	f003 0303 	and.w	r3, r3, #3
 800db66:	2b00      	cmp	r3, #0
 800db68:	d107      	bne.n	800db7a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db6e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800db76:	2301      	movs	r3, #1
 800db78:	e0d8      	b.n	800dd2c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	681a      	ldr	r2, [r3, #0]
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	331b      	adds	r3, #27
 800db82:	011b      	lsls	r3, r3, #4
 800db84:	4413      	add	r3, r2
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	f003 0204 	and.w	r2, r3, #4
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	689b      	ldr	r3, [r3, #8]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d10c      	bne.n	800dbb2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	681a      	ldr	r2, [r3, #0]
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	331b      	adds	r3, #27
 800dba0:	011b      	lsls	r3, r3, #4
 800dba2:	4413      	add	r3, r2
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	0d5b      	lsrs	r3, r3, #21
 800dba8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	601a      	str	r2, [r3, #0]
 800dbb0:	e00b      	b.n	800dbca <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	681a      	ldr	r2, [r3, #0]
 800dbb6:	68bb      	ldr	r3, [r7, #8]
 800dbb8:	331b      	adds	r3, #27
 800dbba:	011b      	lsls	r3, r3, #4
 800dbbc:	4413      	add	r3, r2
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	08db      	lsrs	r3, r3, #3
 800dbc2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	681a      	ldr	r2, [r3, #0]
 800dbce:	68bb      	ldr	r3, [r7, #8]
 800dbd0:	331b      	adds	r3, #27
 800dbd2:	011b      	lsls	r3, r3, #4
 800dbd4:	4413      	add	r3, r2
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f003 0202 	and.w	r2, r3, #2
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	681a      	ldr	r2, [r3, #0]
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	331b      	adds	r3, #27
 800dbe8:	011b      	lsls	r3, r3, #4
 800dbea:	4413      	add	r3, r2
 800dbec:	3304      	adds	r3, #4
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f003 020f 	and.w	r2, r3, #15
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	681a      	ldr	r2, [r3, #0]
 800dbfc:	68bb      	ldr	r3, [r7, #8]
 800dbfe:	331b      	adds	r3, #27
 800dc00:	011b      	lsls	r3, r3, #4
 800dc02:	4413      	add	r3, r2
 800dc04:	3304      	adds	r3, #4
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	0a1b      	lsrs	r3, r3, #8
 800dc0a:	b2da      	uxtb	r2, r3
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	681a      	ldr	r2, [r3, #0]
 800dc14:	68bb      	ldr	r3, [r7, #8]
 800dc16:	331b      	adds	r3, #27
 800dc18:	011b      	lsls	r3, r3, #4
 800dc1a:	4413      	add	r3, r2
 800dc1c:	3304      	adds	r3, #4
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	0c1b      	lsrs	r3, r3, #16
 800dc22:	b29a      	uxth	r2, r3
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681a      	ldr	r2, [r3, #0]
 800dc2c:	68bb      	ldr	r3, [r7, #8]
 800dc2e:	011b      	lsls	r3, r3, #4
 800dc30:	4413      	add	r3, r2
 800dc32:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	b2da      	uxtb	r2, r3
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	681a      	ldr	r2, [r3, #0]
 800dc42:	68bb      	ldr	r3, [r7, #8]
 800dc44:	011b      	lsls	r3, r3, #4
 800dc46:	4413      	add	r3, r2
 800dc48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	0a1a      	lsrs	r2, r3, #8
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	3301      	adds	r3, #1
 800dc54:	b2d2      	uxtb	r2, r2
 800dc56:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	681a      	ldr	r2, [r3, #0]
 800dc5c:	68bb      	ldr	r3, [r7, #8]
 800dc5e:	011b      	lsls	r3, r3, #4
 800dc60:	4413      	add	r3, r2
 800dc62:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	0c1a      	lsrs	r2, r3, #16
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	3302      	adds	r3, #2
 800dc6e:	b2d2      	uxtb	r2, r2
 800dc70:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	681a      	ldr	r2, [r3, #0]
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	011b      	lsls	r3, r3, #4
 800dc7a:	4413      	add	r3, r2
 800dc7c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	0e1a      	lsrs	r2, r3, #24
 800dc84:	683b      	ldr	r3, [r7, #0]
 800dc86:	3303      	adds	r3, #3
 800dc88:	b2d2      	uxtb	r2, r2
 800dc8a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	681a      	ldr	r2, [r3, #0]
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	011b      	lsls	r3, r3, #4
 800dc94:	4413      	add	r3, r2
 800dc96:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800dc9a:	681a      	ldr	r2, [r3, #0]
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	3304      	adds	r3, #4
 800dca0:	b2d2      	uxtb	r2, r2
 800dca2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	681a      	ldr	r2, [r3, #0]
 800dca8:	68bb      	ldr	r3, [r7, #8]
 800dcaa:	011b      	lsls	r3, r3, #4
 800dcac:	4413      	add	r3, r2
 800dcae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	0a1a      	lsrs	r2, r3, #8
 800dcb6:	683b      	ldr	r3, [r7, #0]
 800dcb8:	3305      	adds	r3, #5
 800dcba:	b2d2      	uxtb	r2, r2
 800dcbc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	681a      	ldr	r2, [r3, #0]
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	011b      	lsls	r3, r3, #4
 800dcc6:	4413      	add	r3, r2
 800dcc8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	0c1a      	lsrs	r2, r3, #16
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	3306      	adds	r3, #6
 800dcd4:	b2d2      	uxtb	r2, r2
 800dcd6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	681a      	ldr	r2, [r3, #0]
 800dcdc:	68bb      	ldr	r3, [r7, #8]
 800dcde:	011b      	lsls	r3, r3, #4
 800dce0:	4413      	add	r3, r2
 800dce2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	0e1a      	lsrs	r2, r3, #24
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	3307      	adds	r3, #7
 800dcee:	b2d2      	uxtb	r2, r2
 800dcf0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800dcf2:	68bb      	ldr	r3, [r7, #8]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d108      	bne.n	800dd0a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	68da      	ldr	r2, [r3, #12]
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f042 0220 	orr.w	r2, r2, #32
 800dd06:	60da      	str	r2, [r3, #12]
 800dd08:	e007      	b.n	800dd1a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	691a      	ldr	r2, [r3, #16]
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	f042 0220 	orr.w	r2, r2, #32
 800dd18:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	e006      	b.n	800dd2c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd22:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800dd2a:	2301      	movs	r3, #1
  }
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	371c      	adds	r7, #28
 800dd30:	46bd      	mov	sp, r7
 800dd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd36:	4770      	bx	lr

0800dd38 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800dd38:	b480      	push	{r7}
 800dd3a:	b085      	sub	sp, #20
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	6078      	str	r0, [r7, #4]
 800dd40:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	f893 3020 	ldrb.w	r3, [r3, #32]
 800dd48:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800dd4a:	7bfb      	ldrb	r3, [r7, #15]
 800dd4c:	2b01      	cmp	r3, #1
 800dd4e:	d002      	beq.n	800dd56 <HAL_CAN_ActivateNotification+0x1e>
 800dd50:	7bfb      	ldrb	r3, [r7, #15]
 800dd52:	2b02      	cmp	r3, #2
 800dd54:	d109      	bne.n	800dd6a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	6959      	ldr	r1, [r3, #20]
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	683a      	ldr	r2, [r7, #0]
 800dd62:	430a      	orrs	r2, r1
 800dd64:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800dd66:	2300      	movs	r3, #0
 800dd68:	e006      	b.n	800dd78 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd6e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800dd76:	2301      	movs	r3, #1
  }
}
 800dd78:	4618      	mov	r0, r3
 800dd7a:	3714      	adds	r7, #20
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd82:	4770      	bx	lr

0800dd84 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b08a      	sub	sp, #40	; 0x28
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	695b      	ldr	r3, [r3, #20]
 800dd96:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	685b      	ldr	r3, [r3, #4]
 800dd9e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	689b      	ldr	r3, [r3, #8]
 800dda6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	68db      	ldr	r3, [r3, #12]
 800ddae:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	691b      	ldr	r3, [r3, #16]
 800ddb6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	699b      	ldr	r3, [r3, #24]
 800ddbe:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800ddc0:	6a3b      	ldr	r3, [r7, #32]
 800ddc2:	f003 0301 	and.w	r3, r3, #1
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d07c      	beq.n	800dec4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800ddca:	69bb      	ldr	r3, [r7, #24]
 800ddcc:	f003 0301 	and.w	r3, r3, #1
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d023      	beq.n	800de1c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	2201      	movs	r2, #1
 800ddda:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800dddc:	69bb      	ldr	r3, [r7, #24]
 800ddde:	f003 0302 	and.w	r3, r3, #2
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d003      	beq.n	800ddee <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f000 f983 	bl	800e0f2 <HAL_CAN_TxMailbox0CompleteCallback>
 800ddec:	e016      	b.n	800de1c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800ddee:	69bb      	ldr	r3, [r7, #24]
 800ddf0:	f003 0304 	and.w	r3, r3, #4
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d004      	beq.n	800de02 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800ddf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddfa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ddfe:	627b      	str	r3, [r7, #36]	; 0x24
 800de00:	e00c      	b.n	800de1c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800de02:	69bb      	ldr	r3, [r7, #24]
 800de04:	f003 0308 	and.w	r3, r3, #8
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d004      	beq.n	800de16 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800de0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de0e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800de12:	627b      	str	r3, [r7, #36]	; 0x24
 800de14:	e002      	b.n	800de1c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800de16:	6878      	ldr	r0, [r7, #4]
 800de18:	f000 f989 	bl	800e12e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800de1c:	69bb      	ldr	r3, [r7, #24]
 800de1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de22:	2b00      	cmp	r3, #0
 800de24:	d024      	beq.n	800de70 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800de2e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800de30:	69bb      	ldr	r3, [r7, #24]
 800de32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800de36:	2b00      	cmp	r3, #0
 800de38:	d003      	beq.n	800de42 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800de3a:	6878      	ldr	r0, [r7, #4]
 800de3c:	f000 f963 	bl	800e106 <HAL_CAN_TxMailbox1CompleteCallback>
 800de40:	e016      	b.n	800de70 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800de42:	69bb      	ldr	r3, [r7, #24]
 800de44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d004      	beq.n	800de56 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800de4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800de52:	627b      	str	r3, [r7, #36]	; 0x24
 800de54:	e00c      	b.n	800de70 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800de56:	69bb      	ldr	r3, [r7, #24]
 800de58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d004      	beq.n	800de6a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800de60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800de66:	627b      	str	r3, [r7, #36]	; 0x24
 800de68:	e002      	b.n	800de70 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800de6a:	6878      	ldr	r0, [r7, #4]
 800de6c:	f000 f969 	bl	800e142 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800de70:	69bb      	ldr	r3, [r7, #24]
 800de72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800de76:	2b00      	cmp	r3, #0
 800de78:	d024      	beq.n	800dec4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	681b      	ldr	r3, [r3, #0]
 800de7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800de82:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800de84:	69bb      	ldr	r3, [r7, #24]
 800de86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d003      	beq.n	800de96 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800de8e:	6878      	ldr	r0, [r7, #4]
 800de90:	f000 f943 	bl	800e11a <HAL_CAN_TxMailbox2CompleteCallback>
 800de94:	e016      	b.n	800dec4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800de96:	69bb      	ldr	r3, [r7, #24]
 800de98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d004      	beq.n	800deaa <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800dea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dea6:	627b      	str	r3, [r7, #36]	; 0x24
 800dea8:	e00c      	b.n	800dec4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800deaa:	69bb      	ldr	r3, [r7, #24]
 800deac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d004      	beq.n	800debe <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800deb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800deba:	627b      	str	r3, [r7, #36]	; 0x24
 800debc:	e002      	b.n	800dec4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800debe:	6878      	ldr	r0, [r7, #4]
 800dec0:	f000 f949 	bl	800e156 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800dec4:	6a3b      	ldr	r3, [r7, #32]
 800dec6:	f003 0308 	and.w	r3, r3, #8
 800deca:	2b00      	cmp	r3, #0
 800decc:	d00c      	beq.n	800dee8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	f003 0310 	and.w	r3, r3, #16
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d007      	beq.n	800dee8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800ded8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800dede:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	2210      	movs	r2, #16
 800dee6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800dee8:	6a3b      	ldr	r3, [r7, #32]
 800deea:	f003 0304 	and.w	r3, r3, #4
 800deee:	2b00      	cmp	r3, #0
 800def0:	d00b      	beq.n	800df0a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800def2:	697b      	ldr	r3, [r7, #20]
 800def4:	f003 0308 	and.w	r3, r3, #8
 800def8:	2b00      	cmp	r3, #0
 800defa:	d006      	beq.n	800df0a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	2208      	movs	r2, #8
 800df02:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800df04:	6878      	ldr	r0, [r7, #4]
 800df06:	f000 f93a 	bl	800e17e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800df0a:	6a3b      	ldr	r3, [r7, #32]
 800df0c:	f003 0302 	and.w	r3, r3, #2
 800df10:	2b00      	cmp	r3, #0
 800df12:	d009      	beq.n	800df28 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	68db      	ldr	r3, [r3, #12]
 800df1a:	f003 0303 	and.w	r3, r3, #3
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d002      	beq.n	800df28 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f000 f921 	bl	800e16a <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800df28:	6a3b      	ldr	r3, [r7, #32]
 800df2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d00c      	beq.n	800df4c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800df32:	693b      	ldr	r3, [r7, #16]
 800df34:	f003 0310 	and.w	r3, r3, #16
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d007      	beq.n	800df4c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800df3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800df42:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	2210      	movs	r2, #16
 800df4a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800df4c:	6a3b      	ldr	r3, [r7, #32]
 800df4e:	f003 0320 	and.w	r3, r3, #32
 800df52:	2b00      	cmp	r3, #0
 800df54:	d00b      	beq.n	800df6e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800df56:	693b      	ldr	r3, [r7, #16]
 800df58:	f003 0308 	and.w	r3, r3, #8
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d006      	beq.n	800df6e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	2208      	movs	r2, #8
 800df66:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800df68:	6878      	ldr	r0, [r7, #4]
 800df6a:	f000 f91c 	bl	800e1a6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800df6e:	6a3b      	ldr	r3, [r7, #32]
 800df70:	f003 0310 	and.w	r3, r3, #16
 800df74:	2b00      	cmp	r3, #0
 800df76:	d009      	beq.n	800df8c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	691b      	ldr	r3, [r3, #16]
 800df7e:	f003 0303 	and.w	r3, r3, #3
 800df82:	2b00      	cmp	r3, #0
 800df84:	d002      	beq.n	800df8c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800df86:	6878      	ldr	r0, [r7, #4]
 800df88:	f000 f903 	bl	800e192 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800df8c:	6a3b      	ldr	r3, [r7, #32]
 800df8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800df92:	2b00      	cmp	r3, #0
 800df94:	d00b      	beq.n	800dfae <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800df96:	69fb      	ldr	r3, [r7, #28]
 800df98:	f003 0310 	and.w	r3, r3, #16
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d006      	beq.n	800dfae <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	2210      	movs	r2, #16
 800dfa6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800dfa8:	6878      	ldr	r0, [r7, #4]
 800dfaa:	f000 f906 	bl	800e1ba <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800dfae:	6a3b      	ldr	r3, [r7, #32]
 800dfb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d00b      	beq.n	800dfd0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800dfb8:	69fb      	ldr	r3, [r7, #28]
 800dfba:	f003 0308 	and.w	r3, r3, #8
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d006      	beq.n	800dfd0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	2208      	movs	r2, #8
 800dfc8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f000 f8ff 	bl	800e1ce <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800dfd0:	6a3b      	ldr	r3, [r7, #32]
 800dfd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d07b      	beq.n	800e0d2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800dfda:	69fb      	ldr	r3, [r7, #28]
 800dfdc:	f003 0304 	and.w	r3, r3, #4
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d072      	beq.n	800e0ca <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800dfe4:	6a3b      	ldr	r3, [r7, #32]
 800dfe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d008      	beq.n	800e000 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d003      	beq.n	800e000 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800dff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dffa:	f043 0301 	orr.w	r3, r3, #1
 800dffe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800e000:	6a3b      	ldr	r3, [r7, #32]
 800e002:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e006:	2b00      	cmp	r3, #0
 800e008:	d008      	beq.n	800e01c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800e010:	2b00      	cmp	r3, #0
 800e012:	d003      	beq.n	800e01c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800e014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e016:	f043 0302 	orr.w	r3, r3, #2
 800e01a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800e01c:	6a3b      	ldr	r3, [r7, #32]
 800e01e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e022:	2b00      	cmp	r3, #0
 800e024:	d008      	beq.n	800e038 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d003      	beq.n	800e038 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800e030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e032:	f043 0304 	orr.w	r3, r3, #4
 800e036:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800e038:	6a3b      	ldr	r3, [r7, #32]
 800e03a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d043      	beq.n	800e0ca <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d03e      	beq.n	800e0ca <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e052:	2b60      	cmp	r3, #96	; 0x60
 800e054:	d02b      	beq.n	800e0ae <HAL_CAN_IRQHandler+0x32a>
 800e056:	2b60      	cmp	r3, #96	; 0x60
 800e058:	d82e      	bhi.n	800e0b8 <HAL_CAN_IRQHandler+0x334>
 800e05a:	2b50      	cmp	r3, #80	; 0x50
 800e05c:	d022      	beq.n	800e0a4 <HAL_CAN_IRQHandler+0x320>
 800e05e:	2b50      	cmp	r3, #80	; 0x50
 800e060:	d82a      	bhi.n	800e0b8 <HAL_CAN_IRQHandler+0x334>
 800e062:	2b40      	cmp	r3, #64	; 0x40
 800e064:	d019      	beq.n	800e09a <HAL_CAN_IRQHandler+0x316>
 800e066:	2b40      	cmp	r3, #64	; 0x40
 800e068:	d826      	bhi.n	800e0b8 <HAL_CAN_IRQHandler+0x334>
 800e06a:	2b30      	cmp	r3, #48	; 0x30
 800e06c:	d010      	beq.n	800e090 <HAL_CAN_IRQHandler+0x30c>
 800e06e:	2b30      	cmp	r3, #48	; 0x30
 800e070:	d822      	bhi.n	800e0b8 <HAL_CAN_IRQHandler+0x334>
 800e072:	2b10      	cmp	r3, #16
 800e074:	d002      	beq.n	800e07c <HAL_CAN_IRQHandler+0x2f8>
 800e076:	2b20      	cmp	r3, #32
 800e078:	d005      	beq.n	800e086 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800e07a:	e01d      	b.n	800e0b8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800e07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e07e:	f043 0308 	orr.w	r3, r3, #8
 800e082:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800e084:	e019      	b.n	800e0ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800e086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e088:	f043 0310 	orr.w	r3, r3, #16
 800e08c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800e08e:	e014      	b.n	800e0ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800e090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e092:	f043 0320 	orr.w	r3, r3, #32
 800e096:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800e098:	e00f      	b.n	800e0ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800e09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e09c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e0a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800e0a2:	e00a      	b.n	800e0ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800e0a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800e0ac:	e005      	b.n	800e0ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800e0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e0b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800e0b6:	e000      	b.n	800e0ba <HAL_CAN_IRQHandler+0x336>
            break;
 800e0b8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	699a      	ldr	r2, [r3, #24]
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800e0c8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	2204      	movs	r2, #4
 800e0d0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800e0d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d008      	beq.n	800e0ea <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0de:	431a      	orrs	r2, r3
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800e0e4:	6878      	ldr	r0, [r7, #4]
 800e0e6:	f000 f87c 	bl	800e1e2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800e0ea:	bf00      	nop
 800e0ec:	3728      	adds	r7, #40	; 0x28
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}

0800e0f2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800e0f2:	b480      	push	{r7}
 800e0f4:	b083      	sub	sp, #12
 800e0f6:	af00      	add	r7, sp, #0
 800e0f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800e0fa:	bf00      	nop
 800e0fc:	370c      	adds	r7, #12
 800e0fe:	46bd      	mov	sp, r7
 800e100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e104:	4770      	bx	lr

0800e106 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800e106:	b480      	push	{r7}
 800e108:	b083      	sub	sp, #12
 800e10a:	af00      	add	r7, sp, #0
 800e10c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800e10e:	bf00      	nop
 800e110:	370c      	adds	r7, #12
 800e112:	46bd      	mov	sp, r7
 800e114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e118:	4770      	bx	lr

0800e11a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800e11a:	b480      	push	{r7}
 800e11c:	b083      	sub	sp, #12
 800e11e:	af00      	add	r7, sp, #0
 800e120:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800e122:	bf00      	nop
 800e124:	370c      	adds	r7, #12
 800e126:	46bd      	mov	sp, r7
 800e128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12c:	4770      	bx	lr

0800e12e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800e12e:	b480      	push	{r7}
 800e130:	b083      	sub	sp, #12
 800e132:	af00      	add	r7, sp, #0
 800e134:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800e136:	bf00      	nop
 800e138:	370c      	adds	r7, #12
 800e13a:	46bd      	mov	sp, r7
 800e13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e140:	4770      	bx	lr

0800e142 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800e142:	b480      	push	{r7}
 800e144:	b083      	sub	sp, #12
 800e146:	af00      	add	r7, sp, #0
 800e148:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800e14a:	bf00      	nop
 800e14c:	370c      	adds	r7, #12
 800e14e:	46bd      	mov	sp, r7
 800e150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e154:	4770      	bx	lr

0800e156 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800e156:	b480      	push	{r7}
 800e158:	b083      	sub	sp, #12
 800e15a:	af00      	add	r7, sp, #0
 800e15c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800e15e:	bf00      	nop
 800e160:	370c      	adds	r7, #12
 800e162:	46bd      	mov	sp, r7
 800e164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e168:	4770      	bx	lr

0800e16a <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800e16a:	b480      	push	{r7}
 800e16c:	b083      	sub	sp, #12
 800e16e:	af00      	add	r7, sp, #0
 800e170:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800e172:	bf00      	nop
 800e174:	370c      	adds	r7, #12
 800e176:	46bd      	mov	sp, r7
 800e178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17c:	4770      	bx	lr

0800e17e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800e17e:	b480      	push	{r7}
 800e180:	b083      	sub	sp, #12
 800e182:	af00      	add	r7, sp, #0
 800e184:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800e186:	bf00      	nop
 800e188:	370c      	adds	r7, #12
 800e18a:	46bd      	mov	sp, r7
 800e18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e190:	4770      	bx	lr

0800e192 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800e192:	b480      	push	{r7}
 800e194:	b083      	sub	sp, #12
 800e196:	af00      	add	r7, sp, #0
 800e198:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800e19a:	bf00      	nop
 800e19c:	370c      	adds	r7, #12
 800e19e:	46bd      	mov	sp, r7
 800e1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a4:	4770      	bx	lr

0800e1a6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800e1a6:	b480      	push	{r7}
 800e1a8:	b083      	sub	sp, #12
 800e1aa:	af00      	add	r7, sp, #0
 800e1ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800e1ae:	bf00      	nop
 800e1b0:	370c      	adds	r7, #12
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b8:	4770      	bx	lr

0800e1ba <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800e1ba:	b480      	push	{r7}
 800e1bc:	b083      	sub	sp, #12
 800e1be:	af00      	add	r7, sp, #0
 800e1c0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800e1c2:	bf00      	nop
 800e1c4:	370c      	adds	r7, #12
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1cc:	4770      	bx	lr

0800e1ce <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800e1ce:	b480      	push	{r7}
 800e1d0:	b083      	sub	sp, #12
 800e1d2:	af00      	add	r7, sp, #0
 800e1d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800e1d6:	bf00      	nop
 800e1d8:	370c      	adds	r7, #12
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e0:	4770      	bx	lr

0800e1e2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800e1e2:	b480      	push	{r7}
 800e1e4:	b083      	sub	sp, #12
 800e1e6:	af00      	add	r7, sp, #0
 800e1e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800e1ea:	bf00      	nop
 800e1ec:	370c      	adds	r7, #12
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f4:	4770      	bx	lr
	...

0800e1f8 <__NVIC_SetPriorityGrouping>:
{
 800e1f8:	b480      	push	{r7}
 800e1fa:	b085      	sub	sp, #20
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	f003 0307 	and.w	r3, r3, #7
 800e206:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e208:	4b0c      	ldr	r3, [pc, #48]	; (800e23c <__NVIC_SetPriorityGrouping+0x44>)
 800e20a:	68db      	ldr	r3, [r3, #12]
 800e20c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e20e:	68ba      	ldr	r2, [r7, #8]
 800e210:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800e214:	4013      	ands	r3, r2
 800e216:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800e21c:	68bb      	ldr	r3, [r7, #8]
 800e21e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800e220:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800e224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800e22a:	4a04      	ldr	r2, [pc, #16]	; (800e23c <__NVIC_SetPriorityGrouping+0x44>)
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	60d3      	str	r3, [r2, #12]
}
 800e230:	bf00      	nop
 800e232:	3714      	adds	r7, #20
 800e234:	46bd      	mov	sp, r7
 800e236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23a:	4770      	bx	lr
 800e23c:	e000ed00 	.word	0xe000ed00

0800e240 <__NVIC_GetPriorityGrouping>:
{
 800e240:	b480      	push	{r7}
 800e242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e244:	4b04      	ldr	r3, [pc, #16]	; (800e258 <__NVIC_GetPriorityGrouping+0x18>)
 800e246:	68db      	ldr	r3, [r3, #12]
 800e248:	0a1b      	lsrs	r3, r3, #8
 800e24a:	f003 0307 	and.w	r3, r3, #7
}
 800e24e:	4618      	mov	r0, r3
 800e250:	46bd      	mov	sp, r7
 800e252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e256:	4770      	bx	lr
 800e258:	e000ed00 	.word	0xe000ed00

0800e25c <__NVIC_EnableIRQ>:
{
 800e25c:	b480      	push	{r7}
 800e25e:	b083      	sub	sp, #12
 800e260:	af00      	add	r7, sp, #0
 800e262:	4603      	mov	r3, r0
 800e264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	db0b      	blt.n	800e286 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e26e:	79fb      	ldrb	r3, [r7, #7]
 800e270:	f003 021f 	and.w	r2, r3, #31
 800e274:	4907      	ldr	r1, [pc, #28]	; (800e294 <__NVIC_EnableIRQ+0x38>)
 800e276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e27a:	095b      	lsrs	r3, r3, #5
 800e27c:	2001      	movs	r0, #1
 800e27e:	fa00 f202 	lsl.w	r2, r0, r2
 800e282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800e286:	bf00      	nop
 800e288:	370c      	adds	r7, #12
 800e28a:	46bd      	mov	sp, r7
 800e28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e290:	4770      	bx	lr
 800e292:	bf00      	nop
 800e294:	e000e100 	.word	0xe000e100

0800e298 <__NVIC_SetPriority>:
{
 800e298:	b480      	push	{r7}
 800e29a:	b083      	sub	sp, #12
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	4603      	mov	r3, r0
 800e2a0:	6039      	str	r1, [r7, #0]
 800e2a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e2a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	db0a      	blt.n	800e2c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	b2da      	uxtb	r2, r3
 800e2b0:	490c      	ldr	r1, [pc, #48]	; (800e2e4 <__NVIC_SetPriority+0x4c>)
 800e2b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e2b6:	0112      	lsls	r2, r2, #4
 800e2b8:	b2d2      	uxtb	r2, r2
 800e2ba:	440b      	add	r3, r1
 800e2bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800e2c0:	e00a      	b.n	800e2d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e2c2:	683b      	ldr	r3, [r7, #0]
 800e2c4:	b2da      	uxtb	r2, r3
 800e2c6:	4908      	ldr	r1, [pc, #32]	; (800e2e8 <__NVIC_SetPriority+0x50>)
 800e2c8:	79fb      	ldrb	r3, [r7, #7]
 800e2ca:	f003 030f 	and.w	r3, r3, #15
 800e2ce:	3b04      	subs	r3, #4
 800e2d0:	0112      	lsls	r2, r2, #4
 800e2d2:	b2d2      	uxtb	r2, r2
 800e2d4:	440b      	add	r3, r1
 800e2d6:	761a      	strb	r2, [r3, #24]
}
 800e2d8:	bf00      	nop
 800e2da:	370c      	adds	r7, #12
 800e2dc:	46bd      	mov	sp, r7
 800e2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e2:	4770      	bx	lr
 800e2e4:	e000e100 	.word	0xe000e100
 800e2e8:	e000ed00 	.word	0xe000ed00

0800e2ec <NVIC_EncodePriority>:
{
 800e2ec:	b480      	push	{r7}
 800e2ee:	b089      	sub	sp, #36	; 0x24
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	60f8      	str	r0, [r7, #12]
 800e2f4:	60b9      	str	r1, [r7, #8]
 800e2f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	f003 0307 	and.w	r3, r3, #7
 800e2fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e300:	69fb      	ldr	r3, [r7, #28]
 800e302:	f1c3 0307 	rsb	r3, r3, #7
 800e306:	2b04      	cmp	r3, #4
 800e308:	bf28      	it	cs
 800e30a:	2304      	movcs	r3, #4
 800e30c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	3304      	adds	r3, #4
 800e312:	2b06      	cmp	r3, #6
 800e314:	d902      	bls.n	800e31c <NVIC_EncodePriority+0x30>
 800e316:	69fb      	ldr	r3, [r7, #28]
 800e318:	3b03      	subs	r3, #3
 800e31a:	e000      	b.n	800e31e <NVIC_EncodePriority+0x32>
 800e31c:	2300      	movs	r3, #0
 800e31e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e320:	f04f 32ff 	mov.w	r2, #4294967295
 800e324:	69bb      	ldr	r3, [r7, #24]
 800e326:	fa02 f303 	lsl.w	r3, r2, r3
 800e32a:	43da      	mvns	r2, r3
 800e32c:	68bb      	ldr	r3, [r7, #8]
 800e32e:	401a      	ands	r2, r3
 800e330:	697b      	ldr	r3, [r7, #20]
 800e332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800e334:	f04f 31ff 	mov.w	r1, #4294967295
 800e338:	697b      	ldr	r3, [r7, #20]
 800e33a:	fa01 f303 	lsl.w	r3, r1, r3
 800e33e:	43d9      	mvns	r1, r3
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e344:	4313      	orrs	r3, r2
}
 800e346:	4618      	mov	r0, r3
 800e348:	3724      	adds	r7, #36	; 0x24
 800e34a:	46bd      	mov	sp, r7
 800e34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e350:	4770      	bx	lr
	...

0800e354 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b082      	sub	sp, #8
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	3b01      	subs	r3, #1
 800e360:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800e364:	d301      	bcc.n	800e36a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800e366:	2301      	movs	r3, #1
 800e368:	e00f      	b.n	800e38a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e36a:	4a0a      	ldr	r2, [pc, #40]	; (800e394 <SysTick_Config+0x40>)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	3b01      	subs	r3, #1
 800e370:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800e372:	210f      	movs	r1, #15
 800e374:	f04f 30ff 	mov.w	r0, #4294967295
 800e378:	f7ff ff8e 	bl	800e298 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e37c:	4b05      	ldr	r3, [pc, #20]	; (800e394 <SysTick_Config+0x40>)
 800e37e:	2200      	movs	r2, #0
 800e380:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e382:	4b04      	ldr	r3, [pc, #16]	; (800e394 <SysTick_Config+0x40>)
 800e384:	2207      	movs	r2, #7
 800e386:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800e388:	2300      	movs	r3, #0
}
 800e38a:	4618      	mov	r0, r3
 800e38c:	3708      	adds	r7, #8
 800e38e:	46bd      	mov	sp, r7
 800e390:	bd80      	pop	{r7, pc}
 800e392:	bf00      	nop
 800e394:	e000e010 	.word	0xe000e010

0800e398 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b082      	sub	sp, #8
 800e39c:	af00      	add	r7, sp, #0
 800e39e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800e3a0:	6878      	ldr	r0, [r7, #4]
 800e3a2:	f7ff ff29 	bl	800e1f8 <__NVIC_SetPriorityGrouping>
}
 800e3a6:	bf00      	nop
 800e3a8:	3708      	adds	r7, #8
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}

0800e3ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e3ae:	b580      	push	{r7, lr}
 800e3b0:	b086      	sub	sp, #24
 800e3b2:	af00      	add	r7, sp, #0
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	60b9      	str	r1, [r7, #8]
 800e3b8:	607a      	str	r2, [r7, #4]
 800e3ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800e3bc:	2300      	movs	r3, #0
 800e3be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800e3c0:	f7ff ff3e 	bl	800e240 <__NVIC_GetPriorityGrouping>
 800e3c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800e3c6:	687a      	ldr	r2, [r7, #4]
 800e3c8:	68b9      	ldr	r1, [r7, #8]
 800e3ca:	6978      	ldr	r0, [r7, #20]
 800e3cc:	f7ff ff8e 	bl	800e2ec <NVIC_EncodePriority>
 800e3d0:	4602      	mov	r2, r0
 800e3d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e3d6:	4611      	mov	r1, r2
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f7ff ff5d 	bl	800e298 <__NVIC_SetPriority>
}
 800e3de:	bf00      	nop
 800e3e0:	3718      	adds	r7, #24
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}

0800e3e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800e3e6:	b580      	push	{r7, lr}
 800e3e8:	b082      	sub	sp, #8
 800e3ea:	af00      	add	r7, sp, #0
 800e3ec:	4603      	mov	r3, r0
 800e3ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800e3f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	f7ff ff31 	bl	800e25c <__NVIC_EnableIRQ>
}
 800e3fa:	bf00      	nop
 800e3fc:	3708      	adds	r7, #8
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd80      	pop	{r7, pc}

0800e402 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800e402:	b580      	push	{r7, lr}
 800e404:	b082      	sub	sp, #8
 800e406:	af00      	add	r7, sp, #0
 800e408:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800e40a:	6878      	ldr	r0, [r7, #4]
 800e40c:	f7ff ffa2 	bl	800e354 <SysTick_Config>
 800e410:	4603      	mov	r3, r0
}
 800e412:	4618      	mov	r0, r3
 800e414:	3708      	adds	r7, #8
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}
	...

0800e41c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b086      	sub	sp, #24
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800e424:	2300      	movs	r3, #0
 800e426:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800e428:	f7ff f814 	bl	800d454 <HAL_GetTick>
 800e42c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d101      	bne.n	800e438 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800e434:	2301      	movs	r3, #1
 800e436:	e099      	b.n	800e56c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	2202      	movs	r2, #2
 800e43c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2200      	movs	r2, #0
 800e444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	681a      	ldr	r2, [r3, #0]
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	f022 0201 	bic.w	r2, r2, #1
 800e456:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e458:	e00f      	b.n	800e47a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e45a:	f7fe fffb 	bl	800d454 <HAL_GetTick>
 800e45e:	4602      	mov	r2, r0
 800e460:	693b      	ldr	r3, [r7, #16]
 800e462:	1ad3      	subs	r3, r2, r3
 800e464:	2b05      	cmp	r3, #5
 800e466:	d908      	bls.n	800e47a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	2220      	movs	r2, #32
 800e46c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	2203      	movs	r2, #3
 800e472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800e476:	2303      	movs	r3, #3
 800e478:	e078      	b.n	800e56c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	f003 0301 	and.w	r3, r3, #1
 800e484:	2b00      	cmp	r3, #0
 800e486:	d1e8      	bne.n	800e45a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800e490:	697a      	ldr	r2, [r7, #20]
 800e492:	4b38      	ldr	r3, [pc, #224]	; (800e574 <HAL_DMA_Init+0x158>)
 800e494:	4013      	ands	r3, r2
 800e496:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	685a      	ldr	r2, [r3, #4]
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	689b      	ldr	r3, [r3, #8]
 800e4a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e4a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	691b      	ldr	r3, [r3, #16]
 800e4ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800e4b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	699b      	ldr	r3, [r3, #24]
 800e4b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800e4be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6a1b      	ldr	r3, [r3, #32]
 800e4c4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800e4c6:	697a      	ldr	r2, [r7, #20]
 800e4c8:	4313      	orrs	r3, r2
 800e4ca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4d0:	2b04      	cmp	r3, #4
 800e4d2:	d107      	bne.n	800e4e4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4dc:	4313      	orrs	r3, r2
 800e4de:	697a      	ldr	r2, [r7, #20]
 800e4e0:	4313      	orrs	r3, r2
 800e4e2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	697a      	ldr	r2, [r7, #20]
 800e4ea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	695b      	ldr	r3, [r3, #20]
 800e4f2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	f023 0307 	bic.w	r3, r3, #7
 800e4fa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e500:	697a      	ldr	r2, [r7, #20]
 800e502:	4313      	orrs	r3, r2
 800e504:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e50a:	2b04      	cmp	r3, #4
 800e50c:	d117      	bne.n	800e53e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e512:	697a      	ldr	r2, [r7, #20]
 800e514:	4313      	orrs	r3, r2
 800e516:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d00e      	beq.n	800e53e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800e520:	6878      	ldr	r0, [r7, #4]
 800e522:	f000 fb01 	bl	800eb28 <DMA_CheckFifoParam>
 800e526:	4603      	mov	r3, r0
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d008      	beq.n	800e53e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	2240      	movs	r2, #64	; 0x40
 800e530:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2201      	movs	r2, #1
 800e536:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800e53a:	2301      	movs	r3, #1
 800e53c:	e016      	b.n	800e56c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	697a      	ldr	r2, [r7, #20]
 800e544:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 fab8 	bl	800eabc <DMA_CalcBaseAndBitshift>
 800e54c:	4603      	mov	r3, r0
 800e54e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e554:	223f      	movs	r2, #63	; 0x3f
 800e556:	409a      	lsls	r2, r3
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	2200      	movs	r2, #0
 800e560:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	2201      	movs	r2, #1
 800e566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800e56a:	2300      	movs	r3, #0
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	3718      	adds	r7, #24
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}
 800e574:	f010803f 	.word	0xf010803f

0800e578 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b086      	sub	sp, #24
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	60f8      	str	r0, [r7, #12]
 800e580:	60b9      	str	r1, [r7, #8]
 800e582:	607a      	str	r2, [r7, #4]
 800e584:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e586:	2300      	movs	r3, #0
 800e588:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e58e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e596:	2b01      	cmp	r3, #1
 800e598:	d101      	bne.n	800e59e <HAL_DMA_Start_IT+0x26>
 800e59a:	2302      	movs	r3, #2
 800e59c:	e040      	b.n	800e620 <HAL_DMA_Start_IT+0xa8>
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	2201      	movs	r2, #1
 800e5a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800e5ac:	b2db      	uxtb	r3, r3
 800e5ae:	2b01      	cmp	r3, #1
 800e5b0:	d12f      	bne.n	800e612 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	2202      	movs	r2, #2
 800e5b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	2200      	movs	r2, #0
 800e5be:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800e5c0:	683b      	ldr	r3, [r7, #0]
 800e5c2:	687a      	ldr	r2, [r7, #4]
 800e5c4:	68b9      	ldr	r1, [r7, #8]
 800e5c6:	68f8      	ldr	r0, [r7, #12]
 800e5c8:	f000 fa4a 	bl	800ea60 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e5d0:	223f      	movs	r2, #63	; 0x3f
 800e5d2:	409a      	lsls	r2, r3
 800e5d4:	693b      	ldr	r3, [r7, #16]
 800e5d6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	681a      	ldr	r2, [r3, #0]
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	f042 0216 	orr.w	r2, r2, #22
 800e5e6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d007      	beq.n	800e600 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	681a      	ldr	r2, [r3, #0]
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	f042 0208 	orr.w	r2, r2, #8
 800e5fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	681a      	ldr	r2, [r3, #0]
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	f042 0201 	orr.w	r2, r2, #1
 800e60e:	601a      	str	r2, [r3, #0]
 800e610:	e005      	b.n	800e61e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	2200      	movs	r2, #0
 800e616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800e61a:	2302      	movs	r3, #2
 800e61c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800e61e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e620:	4618      	mov	r0, r3
 800e622:	3718      	adds	r7, #24
 800e624:	46bd      	mov	sp, r7
 800e626:	bd80      	pop	{r7, pc}

0800e628 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800e628:	b580      	push	{r7, lr}
 800e62a:	b084      	sub	sp, #16
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e634:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800e636:	f7fe ff0d 	bl	800d454 <HAL_GetTick>
 800e63a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800e642:	b2db      	uxtb	r3, r3
 800e644:	2b02      	cmp	r3, #2
 800e646:	d008      	beq.n	800e65a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	2280      	movs	r2, #128	; 0x80
 800e64c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	2200      	movs	r2, #0
 800e652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800e656:	2301      	movs	r3, #1
 800e658:	e052      	b.n	800e700 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	681a      	ldr	r2, [r3, #0]
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	f022 0216 	bic.w	r2, r2, #22
 800e668:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	695a      	ldr	r2, [r3, #20]
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e678:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d103      	bne.n	800e68a <HAL_DMA_Abort+0x62>
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e686:	2b00      	cmp	r3, #0
 800e688:	d007      	beq.n	800e69a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	681a      	ldr	r2, [r3, #0]
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	f022 0208 	bic.w	r2, r2, #8
 800e698:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	681a      	ldr	r2, [r3, #0]
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	f022 0201 	bic.w	r2, r2, #1
 800e6a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e6aa:	e013      	b.n	800e6d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e6ac:	f7fe fed2 	bl	800d454 <HAL_GetTick>
 800e6b0:	4602      	mov	r2, r0
 800e6b2:	68bb      	ldr	r3, [r7, #8]
 800e6b4:	1ad3      	subs	r3, r2, r3
 800e6b6:	2b05      	cmp	r3, #5
 800e6b8:	d90c      	bls.n	800e6d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	2220      	movs	r2, #32
 800e6be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	2203      	movs	r2, #3
 800e6c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	2200      	movs	r2, #0
 800e6cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800e6d0:	2303      	movs	r3, #3
 800e6d2:	e015      	b.n	800e700 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	f003 0301 	and.w	r3, r3, #1
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d1e4      	bne.n	800e6ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e6e6:	223f      	movs	r2, #63	; 0x3f
 800e6e8:	409a      	lsls	r2, r3
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	2201      	movs	r2, #1
 800e6f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800e6fe:	2300      	movs	r3, #0
}
 800e700:	4618      	mov	r0, r3
 800e702:	3710      	adds	r7, #16
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}

0800e708 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800e708:	b480      	push	{r7}
 800e70a:	b083      	sub	sp, #12
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800e716:	b2db      	uxtb	r3, r3
 800e718:	2b02      	cmp	r3, #2
 800e71a:	d004      	beq.n	800e726 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	2280      	movs	r2, #128	; 0x80
 800e720:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800e722:	2301      	movs	r3, #1
 800e724:	e00c      	b.n	800e740 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	2205      	movs	r2, #5
 800e72a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	681a      	ldr	r2, [r3, #0]
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	f022 0201 	bic.w	r2, r2, #1
 800e73c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800e73e:	2300      	movs	r3, #0
}
 800e740:	4618      	mov	r0, r3
 800e742:	370c      	adds	r7, #12
 800e744:	46bd      	mov	sp, r7
 800e746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74a:	4770      	bx	lr

0800e74c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b086      	sub	sp, #24
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800e754:	2300      	movs	r3, #0
 800e756:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800e758:	4b8e      	ldr	r3, [pc, #568]	; (800e994 <HAL_DMA_IRQHandler+0x248>)
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	4a8e      	ldr	r2, [pc, #568]	; (800e998 <HAL_DMA_IRQHandler+0x24c>)
 800e75e:	fba2 2303 	umull	r2, r3, r2, r3
 800e762:	0a9b      	lsrs	r3, r3, #10
 800e764:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e76a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800e76c:	693b      	ldr	r3, [r7, #16]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e776:	2208      	movs	r2, #8
 800e778:	409a      	lsls	r2, r3
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	4013      	ands	r3, r2
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d01a      	beq.n	800e7b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f003 0304 	and.w	r3, r3, #4
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d013      	beq.n	800e7b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	681a      	ldr	r2, [r3, #0]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	f022 0204 	bic.w	r2, r2, #4
 800e79e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e7a4:	2208      	movs	r2, #8
 800e7a6:	409a      	lsls	r2, r3
 800e7a8:	693b      	ldr	r3, [r7, #16]
 800e7aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7b0:	f043 0201 	orr.w	r2, r3, #1
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e7bc:	2201      	movs	r2, #1
 800e7be:	409a      	lsls	r2, r3
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	4013      	ands	r3, r2
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d012      	beq.n	800e7ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	695b      	ldr	r3, [r3, #20]
 800e7ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d00b      	beq.n	800e7ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e7da:	2201      	movs	r2, #1
 800e7dc:	409a      	lsls	r2, r3
 800e7de:	693b      	ldr	r3, [r7, #16]
 800e7e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e7e6:	f043 0202 	orr.w	r2, r3, #2
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e7f2:	2204      	movs	r2, #4
 800e7f4:	409a      	lsls	r2, r3
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	4013      	ands	r3, r2
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d012      	beq.n	800e824 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	f003 0302 	and.w	r3, r3, #2
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d00b      	beq.n	800e824 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e810:	2204      	movs	r2, #4
 800e812:	409a      	lsls	r2, r3
 800e814:	693b      	ldr	r3, [r7, #16]
 800e816:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e81c:	f043 0204 	orr.w	r2, r3, #4
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e828:	2210      	movs	r2, #16
 800e82a:	409a      	lsls	r2, r3
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	4013      	ands	r3, r2
 800e830:	2b00      	cmp	r3, #0
 800e832:	d043      	beq.n	800e8bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	f003 0308 	and.w	r3, r3, #8
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d03c      	beq.n	800e8bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e846:	2210      	movs	r2, #16
 800e848:	409a      	lsls	r2, r3
 800e84a:	693b      	ldr	r3, [r7, #16]
 800e84c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d018      	beq.n	800e88e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	681b      	ldr	r3, [r3, #0]
 800e862:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e866:	2b00      	cmp	r3, #0
 800e868:	d108      	bne.n	800e87c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d024      	beq.n	800e8bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	4798      	blx	r3
 800e87a:	e01f      	b.n	800e8bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e880:	2b00      	cmp	r3, #0
 800e882:	d01b      	beq.n	800e8bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	4798      	blx	r3
 800e88c:	e016      	b.n	800e8bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d107      	bne.n	800e8ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	681a      	ldr	r2, [r3, #0]
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	f022 0208 	bic.w	r2, r2, #8
 800e8aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d003      	beq.n	800e8bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e8c0:	2220      	movs	r2, #32
 800e8c2:	409a      	lsls	r2, r3
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	4013      	ands	r3, r2
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	f000 808f 	beq.w	800e9ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	f003 0310 	and.w	r3, r3, #16
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	f000 8087 	beq.w	800e9ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e8e2:	2220      	movs	r2, #32
 800e8e4:	409a      	lsls	r2, r3
 800e8e6:	693b      	ldr	r3, [r7, #16]
 800e8e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800e8f0:	b2db      	uxtb	r3, r3
 800e8f2:	2b05      	cmp	r3, #5
 800e8f4:	d136      	bne.n	800e964 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	681a      	ldr	r2, [r3, #0]
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	f022 0216 	bic.w	r2, r2, #22
 800e904:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	695a      	ldr	r2, [r3, #20]
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e914:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d103      	bne.n	800e926 <HAL_DMA_IRQHandler+0x1da>
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e922:	2b00      	cmp	r3, #0
 800e924:	d007      	beq.n	800e936 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	681a      	ldr	r2, [r3, #0]
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	f022 0208 	bic.w	r2, r2, #8
 800e934:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e93a:	223f      	movs	r2, #63	; 0x3f
 800e93c:	409a      	lsls	r2, r3
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	2201      	movs	r2, #1
 800e946:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	2200      	movs	r2, #0
 800e94e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e956:	2b00      	cmp	r3, #0
 800e958:	d07e      	beq.n	800ea58 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e95e:	6878      	ldr	r0, [r7, #4]
 800e960:	4798      	blx	r3
        }
        return;
 800e962:	e079      	b.n	800ea58 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d01d      	beq.n	800e9ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d10d      	bne.n	800e99c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e984:	2b00      	cmp	r3, #0
 800e986:	d031      	beq.n	800e9ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e98c:	6878      	ldr	r0, [r7, #4]
 800e98e:	4798      	blx	r3
 800e990:	e02c      	b.n	800e9ec <HAL_DMA_IRQHandler+0x2a0>
 800e992:	bf00      	nop
 800e994:	2000005c 	.word	0x2000005c
 800e998:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d023      	beq.n	800e9ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9a8:	6878      	ldr	r0, [r7, #4]
 800e9aa:	4798      	blx	r3
 800e9ac:	e01e      	b.n	800e9ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d10f      	bne.n	800e9dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	681a      	ldr	r2, [r3, #0]
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f022 0210 	bic.w	r2, r2, #16
 800e9ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	2201      	movs	r2, #1
 800e9d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d003      	beq.n	800e9ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9e8:	6878      	ldr	r0, [r7, #4]
 800e9ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d032      	beq.n	800ea5a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9f8:	f003 0301 	and.w	r3, r3, #1
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d022      	beq.n	800ea46 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	2205      	movs	r2, #5
 800ea04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	681a      	ldr	r2, [r3, #0]
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	f022 0201 	bic.w	r2, r2, #1
 800ea16:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800ea18:	68bb      	ldr	r3, [r7, #8]
 800ea1a:	3301      	adds	r3, #1
 800ea1c:	60bb      	str	r3, [r7, #8]
 800ea1e:	697a      	ldr	r2, [r7, #20]
 800ea20:	429a      	cmp	r2, r3
 800ea22:	d307      	bcc.n	800ea34 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	f003 0301 	and.w	r3, r3, #1
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d1f2      	bne.n	800ea18 <HAL_DMA_IRQHandler+0x2cc>
 800ea32:	e000      	b.n	800ea36 <HAL_DMA_IRQHandler+0x2ea>
          break;
 800ea34:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	2201      	movs	r2, #1
 800ea3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	2200      	movs	r2, #0
 800ea42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d005      	beq.n	800ea5a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea52:	6878      	ldr	r0, [r7, #4]
 800ea54:	4798      	blx	r3
 800ea56:	e000      	b.n	800ea5a <HAL_DMA_IRQHandler+0x30e>
        return;
 800ea58:	bf00      	nop
    }
  }
}
 800ea5a:	3718      	adds	r7, #24
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	bd80      	pop	{r7, pc}

0800ea60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ea60:	b480      	push	{r7}
 800ea62:	b085      	sub	sp, #20
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	60f8      	str	r0, [r7, #12]
 800ea68:	60b9      	str	r1, [r7, #8]
 800ea6a:	607a      	str	r2, [r7, #4]
 800ea6c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	681a      	ldr	r2, [r3, #0]
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ea7c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	683a      	ldr	r2, [r7, #0]
 800ea84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	689b      	ldr	r3, [r3, #8]
 800ea8a:	2b40      	cmp	r3, #64	; 0x40
 800ea8c:	d108      	bne.n	800eaa0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	687a      	ldr	r2, [r7, #4]
 800ea94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	68ba      	ldr	r2, [r7, #8]
 800ea9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800ea9e:	e007      	b.n	800eab0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	68ba      	ldr	r2, [r7, #8]
 800eaa6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	687a      	ldr	r2, [r7, #4]
 800eaae:	60da      	str	r2, [r3, #12]
}
 800eab0:	bf00      	nop
 800eab2:	3714      	adds	r7, #20
 800eab4:	46bd      	mov	sp, r7
 800eab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaba:	4770      	bx	lr

0800eabc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800eabc:	b480      	push	{r7}
 800eabe:	b085      	sub	sp, #20
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	b2db      	uxtb	r3, r3
 800eaca:	3b10      	subs	r3, #16
 800eacc:	4a14      	ldr	r2, [pc, #80]	; (800eb20 <DMA_CalcBaseAndBitshift+0x64>)
 800eace:	fba2 2303 	umull	r2, r3, r2, r3
 800ead2:	091b      	lsrs	r3, r3, #4
 800ead4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ead6:	4a13      	ldr	r2, [pc, #76]	; (800eb24 <DMA_CalcBaseAndBitshift+0x68>)
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	4413      	add	r3, r2
 800eadc:	781b      	ldrb	r3, [r3, #0]
 800eade:	461a      	mov	r2, r3
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	2b03      	cmp	r3, #3
 800eae8:	d909      	bls.n	800eafe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800eaf2:	f023 0303 	bic.w	r3, r3, #3
 800eaf6:	1d1a      	adds	r2, r3, #4
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	659a      	str	r2, [r3, #88]	; 0x58
 800eafc:	e007      	b.n	800eb0e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800eb06:	f023 0303 	bic.w	r3, r3, #3
 800eb0a:	687a      	ldr	r2, [r7, #4]
 800eb0c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3714      	adds	r7, #20
 800eb16:	46bd      	mov	sp, r7
 800eb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1c:	4770      	bx	lr
 800eb1e:	bf00      	nop
 800eb20:	aaaaaaab 	.word	0xaaaaaaab
 800eb24:	0801847c 	.word	0x0801847c

0800eb28 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800eb28:	b480      	push	{r7}
 800eb2a:	b085      	sub	sp, #20
 800eb2c:	af00      	add	r7, sp, #0
 800eb2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800eb30:	2300      	movs	r3, #0
 800eb32:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb38:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	699b      	ldr	r3, [r3, #24]
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d11f      	bne.n	800eb82 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800eb42:	68bb      	ldr	r3, [r7, #8]
 800eb44:	2b03      	cmp	r3, #3
 800eb46:	d856      	bhi.n	800ebf6 <DMA_CheckFifoParam+0xce>
 800eb48:	a201      	add	r2, pc, #4	; (adr r2, 800eb50 <DMA_CheckFifoParam+0x28>)
 800eb4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb4e:	bf00      	nop
 800eb50:	0800eb61 	.word	0x0800eb61
 800eb54:	0800eb73 	.word	0x0800eb73
 800eb58:	0800eb61 	.word	0x0800eb61
 800eb5c:	0800ebf7 	.word	0x0800ebf7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d046      	beq.n	800ebfa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800eb6c:	2301      	movs	r3, #1
 800eb6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800eb70:	e043      	b.n	800ebfa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb76:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800eb7a:	d140      	bne.n	800ebfe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800eb7c:	2301      	movs	r3, #1
 800eb7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800eb80:	e03d      	b.n	800ebfe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	699b      	ldr	r3, [r3, #24]
 800eb86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800eb8a:	d121      	bne.n	800ebd0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800eb8c:	68bb      	ldr	r3, [r7, #8]
 800eb8e:	2b03      	cmp	r3, #3
 800eb90:	d837      	bhi.n	800ec02 <DMA_CheckFifoParam+0xda>
 800eb92:	a201      	add	r2, pc, #4	; (adr r2, 800eb98 <DMA_CheckFifoParam+0x70>)
 800eb94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb98:	0800eba9 	.word	0x0800eba9
 800eb9c:	0800ebaf 	.word	0x0800ebaf
 800eba0:	0800eba9 	.word	0x0800eba9
 800eba4:	0800ebc1 	.word	0x0800ebc1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800eba8:	2301      	movs	r3, #1
 800ebaa:	73fb      	strb	r3, [r7, #15]
      break;
 800ebac:	e030      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d025      	beq.n	800ec06 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800ebba:	2301      	movs	r3, #1
 800ebbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ebbe:	e022      	b.n	800ec06 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebc4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ebc8:	d11f      	bne.n	800ec0a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800ebca:	2301      	movs	r3, #1
 800ebcc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ebce:	e01c      	b.n	800ec0a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ebd0:	68bb      	ldr	r3, [r7, #8]
 800ebd2:	2b02      	cmp	r3, #2
 800ebd4:	d903      	bls.n	800ebde <DMA_CheckFifoParam+0xb6>
 800ebd6:	68bb      	ldr	r3, [r7, #8]
 800ebd8:	2b03      	cmp	r3, #3
 800ebda:	d003      	beq.n	800ebe4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ebdc:	e018      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800ebde:	2301      	movs	r3, #1
 800ebe0:	73fb      	strb	r3, [r7, #15]
      break;
 800ebe2:	e015      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebe8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d00e      	beq.n	800ec0e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800ebf0:	2301      	movs	r3, #1
 800ebf2:	73fb      	strb	r3, [r7, #15]
      break;
 800ebf4:	e00b      	b.n	800ec0e <DMA_CheckFifoParam+0xe6>
      break;
 800ebf6:	bf00      	nop
 800ebf8:	e00a      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
      break;
 800ebfa:	bf00      	nop
 800ebfc:	e008      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
      break;
 800ebfe:	bf00      	nop
 800ec00:	e006      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
      break;
 800ec02:	bf00      	nop
 800ec04:	e004      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
      break;
 800ec06:	bf00      	nop
 800ec08:	e002      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
      break;   
 800ec0a:	bf00      	nop
 800ec0c:	e000      	b.n	800ec10 <DMA_CheckFifoParam+0xe8>
      break;
 800ec0e:	bf00      	nop
    }
  } 
  
  return status; 
 800ec10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec12:	4618      	mov	r0, r3
 800ec14:	3714      	adds	r7, #20
 800ec16:	46bd      	mov	sp, r7
 800ec18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1c:	4770      	bx	lr
 800ec1e:	bf00      	nop

0800ec20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ec20:	b480      	push	{r7}
 800ec22:	b089      	sub	sp, #36	; 0x24
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	6078      	str	r0, [r7, #4]
 800ec28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800ec2e:	2300      	movs	r3, #0
 800ec30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800ec32:	2300      	movs	r3, #0
 800ec34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ec36:	2300      	movs	r3, #0
 800ec38:	61fb      	str	r3, [r7, #28]
 800ec3a:	e165      	b.n	800ef08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800ec3c:	2201      	movs	r2, #1
 800ec3e:	69fb      	ldr	r3, [r7, #28]
 800ec40:	fa02 f303 	lsl.w	r3, r2, r3
 800ec44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	697a      	ldr	r2, [r7, #20]
 800ec4c:	4013      	ands	r3, r2
 800ec4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ec50:	693a      	ldr	r2, [r7, #16]
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	429a      	cmp	r2, r3
 800ec56:	f040 8154 	bne.w	800ef02 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800ec5a:	683b      	ldr	r3, [r7, #0]
 800ec5c:	685b      	ldr	r3, [r3, #4]
 800ec5e:	f003 0303 	and.w	r3, r3, #3
 800ec62:	2b01      	cmp	r3, #1
 800ec64:	d005      	beq.n	800ec72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ec66:	683b      	ldr	r3, [r7, #0]
 800ec68:	685b      	ldr	r3, [r3, #4]
 800ec6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800ec6e:	2b02      	cmp	r3, #2
 800ec70:	d130      	bne.n	800ecd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	689b      	ldr	r3, [r3, #8]
 800ec76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ec78:	69fb      	ldr	r3, [r7, #28]
 800ec7a:	005b      	lsls	r3, r3, #1
 800ec7c:	2203      	movs	r2, #3
 800ec7e:	fa02 f303 	lsl.w	r3, r2, r3
 800ec82:	43db      	mvns	r3, r3
 800ec84:	69ba      	ldr	r2, [r7, #24]
 800ec86:	4013      	ands	r3, r2
 800ec88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ec8a:	683b      	ldr	r3, [r7, #0]
 800ec8c:	68da      	ldr	r2, [r3, #12]
 800ec8e:	69fb      	ldr	r3, [r7, #28]
 800ec90:	005b      	lsls	r3, r3, #1
 800ec92:	fa02 f303 	lsl.w	r3, r2, r3
 800ec96:	69ba      	ldr	r2, [r7, #24]
 800ec98:	4313      	orrs	r3, r2
 800ec9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	69ba      	ldr	r2, [r7, #24]
 800eca0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	685b      	ldr	r3, [r3, #4]
 800eca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800eca8:	2201      	movs	r2, #1
 800ecaa:	69fb      	ldr	r3, [r7, #28]
 800ecac:	fa02 f303 	lsl.w	r3, r2, r3
 800ecb0:	43db      	mvns	r3, r3
 800ecb2:	69ba      	ldr	r2, [r7, #24]
 800ecb4:	4013      	ands	r3, r2
 800ecb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	685b      	ldr	r3, [r3, #4]
 800ecbc:	091b      	lsrs	r3, r3, #4
 800ecbe:	f003 0201 	and.w	r2, r3, #1
 800ecc2:	69fb      	ldr	r3, [r7, #28]
 800ecc4:	fa02 f303 	lsl.w	r3, r2, r3
 800ecc8:	69ba      	ldr	r2, [r7, #24]
 800ecca:	4313      	orrs	r3, r2
 800eccc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	69ba      	ldr	r2, [r7, #24]
 800ecd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	685b      	ldr	r3, [r3, #4]
 800ecd8:	f003 0303 	and.w	r3, r3, #3
 800ecdc:	2b03      	cmp	r3, #3
 800ecde:	d017      	beq.n	800ed10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	68db      	ldr	r3, [r3, #12]
 800ece4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ece6:	69fb      	ldr	r3, [r7, #28]
 800ece8:	005b      	lsls	r3, r3, #1
 800ecea:	2203      	movs	r2, #3
 800ecec:	fa02 f303 	lsl.w	r3, r2, r3
 800ecf0:	43db      	mvns	r3, r3
 800ecf2:	69ba      	ldr	r2, [r7, #24]
 800ecf4:	4013      	ands	r3, r2
 800ecf6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	689a      	ldr	r2, [r3, #8]
 800ecfc:	69fb      	ldr	r3, [r7, #28]
 800ecfe:	005b      	lsls	r3, r3, #1
 800ed00:	fa02 f303 	lsl.w	r3, r2, r3
 800ed04:	69ba      	ldr	r2, [r7, #24]
 800ed06:	4313      	orrs	r3, r2
 800ed08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	69ba      	ldr	r2, [r7, #24]
 800ed0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	685b      	ldr	r3, [r3, #4]
 800ed14:	f003 0303 	and.w	r3, r3, #3
 800ed18:	2b02      	cmp	r3, #2
 800ed1a:	d123      	bne.n	800ed64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ed1c:	69fb      	ldr	r3, [r7, #28]
 800ed1e:	08da      	lsrs	r2, r3, #3
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	3208      	adds	r2, #8
 800ed24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ed2a:	69fb      	ldr	r3, [r7, #28]
 800ed2c:	f003 0307 	and.w	r3, r3, #7
 800ed30:	009b      	lsls	r3, r3, #2
 800ed32:	220f      	movs	r2, #15
 800ed34:	fa02 f303 	lsl.w	r3, r2, r3
 800ed38:	43db      	mvns	r3, r3
 800ed3a:	69ba      	ldr	r2, [r7, #24]
 800ed3c:	4013      	ands	r3, r2
 800ed3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	691a      	ldr	r2, [r3, #16]
 800ed44:	69fb      	ldr	r3, [r7, #28]
 800ed46:	f003 0307 	and.w	r3, r3, #7
 800ed4a:	009b      	lsls	r3, r3, #2
 800ed4c:	fa02 f303 	lsl.w	r3, r2, r3
 800ed50:	69ba      	ldr	r2, [r7, #24]
 800ed52:	4313      	orrs	r3, r2
 800ed54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800ed56:	69fb      	ldr	r3, [r7, #28]
 800ed58:	08da      	lsrs	r2, r3, #3
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	3208      	adds	r2, #8
 800ed5e:	69b9      	ldr	r1, [r7, #24]
 800ed60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800ed6a:	69fb      	ldr	r3, [r7, #28]
 800ed6c:	005b      	lsls	r3, r3, #1
 800ed6e:	2203      	movs	r2, #3
 800ed70:	fa02 f303 	lsl.w	r3, r2, r3
 800ed74:	43db      	mvns	r3, r3
 800ed76:	69ba      	ldr	r2, [r7, #24]
 800ed78:	4013      	ands	r3, r2
 800ed7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	685b      	ldr	r3, [r3, #4]
 800ed80:	f003 0203 	and.w	r2, r3, #3
 800ed84:	69fb      	ldr	r3, [r7, #28]
 800ed86:	005b      	lsls	r3, r3, #1
 800ed88:	fa02 f303 	lsl.w	r3, r2, r3
 800ed8c:	69ba      	ldr	r2, [r7, #24]
 800ed8e:	4313      	orrs	r3, r2
 800ed90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	69ba      	ldr	r2, [r7, #24]
 800ed96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800ed98:	683b      	ldr	r3, [r7, #0]
 800ed9a:	685b      	ldr	r3, [r3, #4]
 800ed9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	f000 80ae 	beq.w	800ef02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800eda6:	2300      	movs	r3, #0
 800eda8:	60fb      	str	r3, [r7, #12]
 800edaa:	4b5d      	ldr	r3, [pc, #372]	; (800ef20 <HAL_GPIO_Init+0x300>)
 800edac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800edae:	4a5c      	ldr	r2, [pc, #368]	; (800ef20 <HAL_GPIO_Init+0x300>)
 800edb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800edb4:	6453      	str	r3, [r2, #68]	; 0x44
 800edb6:	4b5a      	ldr	r3, [pc, #360]	; (800ef20 <HAL_GPIO_Init+0x300>)
 800edb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800edba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800edbe:	60fb      	str	r3, [r7, #12]
 800edc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800edc2:	4a58      	ldr	r2, [pc, #352]	; (800ef24 <HAL_GPIO_Init+0x304>)
 800edc4:	69fb      	ldr	r3, [r7, #28]
 800edc6:	089b      	lsrs	r3, r3, #2
 800edc8:	3302      	adds	r3, #2
 800edca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800edce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800edd0:	69fb      	ldr	r3, [r7, #28]
 800edd2:	f003 0303 	and.w	r3, r3, #3
 800edd6:	009b      	lsls	r3, r3, #2
 800edd8:	220f      	movs	r2, #15
 800edda:	fa02 f303 	lsl.w	r3, r2, r3
 800edde:	43db      	mvns	r3, r3
 800ede0:	69ba      	ldr	r2, [r7, #24]
 800ede2:	4013      	ands	r3, r2
 800ede4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	4a4f      	ldr	r2, [pc, #316]	; (800ef28 <HAL_GPIO_Init+0x308>)
 800edea:	4293      	cmp	r3, r2
 800edec:	d025      	beq.n	800ee3a <HAL_GPIO_Init+0x21a>
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	4a4e      	ldr	r2, [pc, #312]	; (800ef2c <HAL_GPIO_Init+0x30c>)
 800edf2:	4293      	cmp	r3, r2
 800edf4:	d01f      	beq.n	800ee36 <HAL_GPIO_Init+0x216>
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	4a4d      	ldr	r2, [pc, #308]	; (800ef30 <HAL_GPIO_Init+0x310>)
 800edfa:	4293      	cmp	r3, r2
 800edfc:	d019      	beq.n	800ee32 <HAL_GPIO_Init+0x212>
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	4a4c      	ldr	r2, [pc, #304]	; (800ef34 <HAL_GPIO_Init+0x314>)
 800ee02:	4293      	cmp	r3, r2
 800ee04:	d013      	beq.n	800ee2e <HAL_GPIO_Init+0x20e>
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	4a4b      	ldr	r2, [pc, #300]	; (800ef38 <HAL_GPIO_Init+0x318>)
 800ee0a:	4293      	cmp	r3, r2
 800ee0c:	d00d      	beq.n	800ee2a <HAL_GPIO_Init+0x20a>
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	4a4a      	ldr	r2, [pc, #296]	; (800ef3c <HAL_GPIO_Init+0x31c>)
 800ee12:	4293      	cmp	r3, r2
 800ee14:	d007      	beq.n	800ee26 <HAL_GPIO_Init+0x206>
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	4a49      	ldr	r2, [pc, #292]	; (800ef40 <HAL_GPIO_Init+0x320>)
 800ee1a:	4293      	cmp	r3, r2
 800ee1c:	d101      	bne.n	800ee22 <HAL_GPIO_Init+0x202>
 800ee1e:	2306      	movs	r3, #6
 800ee20:	e00c      	b.n	800ee3c <HAL_GPIO_Init+0x21c>
 800ee22:	2307      	movs	r3, #7
 800ee24:	e00a      	b.n	800ee3c <HAL_GPIO_Init+0x21c>
 800ee26:	2305      	movs	r3, #5
 800ee28:	e008      	b.n	800ee3c <HAL_GPIO_Init+0x21c>
 800ee2a:	2304      	movs	r3, #4
 800ee2c:	e006      	b.n	800ee3c <HAL_GPIO_Init+0x21c>
 800ee2e:	2303      	movs	r3, #3
 800ee30:	e004      	b.n	800ee3c <HAL_GPIO_Init+0x21c>
 800ee32:	2302      	movs	r3, #2
 800ee34:	e002      	b.n	800ee3c <HAL_GPIO_Init+0x21c>
 800ee36:	2301      	movs	r3, #1
 800ee38:	e000      	b.n	800ee3c <HAL_GPIO_Init+0x21c>
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	69fa      	ldr	r2, [r7, #28]
 800ee3e:	f002 0203 	and.w	r2, r2, #3
 800ee42:	0092      	lsls	r2, r2, #2
 800ee44:	4093      	lsls	r3, r2
 800ee46:	69ba      	ldr	r2, [r7, #24]
 800ee48:	4313      	orrs	r3, r2
 800ee4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ee4c:	4935      	ldr	r1, [pc, #212]	; (800ef24 <HAL_GPIO_Init+0x304>)
 800ee4e:	69fb      	ldr	r3, [r7, #28]
 800ee50:	089b      	lsrs	r3, r3, #2
 800ee52:	3302      	adds	r3, #2
 800ee54:	69ba      	ldr	r2, [r7, #24]
 800ee56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ee5a:	4b3a      	ldr	r3, [pc, #232]	; (800ef44 <HAL_GPIO_Init+0x324>)
 800ee5c:	689b      	ldr	r3, [r3, #8]
 800ee5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ee60:	693b      	ldr	r3, [r7, #16]
 800ee62:	43db      	mvns	r3, r3
 800ee64:	69ba      	ldr	r2, [r7, #24]
 800ee66:	4013      	ands	r3, r2
 800ee68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ee6a:	683b      	ldr	r3, [r7, #0]
 800ee6c:	685b      	ldr	r3, [r3, #4]
 800ee6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d003      	beq.n	800ee7e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800ee76:	69ba      	ldr	r2, [r7, #24]
 800ee78:	693b      	ldr	r3, [r7, #16]
 800ee7a:	4313      	orrs	r3, r2
 800ee7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ee7e:	4a31      	ldr	r2, [pc, #196]	; (800ef44 <HAL_GPIO_Init+0x324>)
 800ee80:	69bb      	ldr	r3, [r7, #24]
 800ee82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ee84:	4b2f      	ldr	r3, [pc, #188]	; (800ef44 <HAL_GPIO_Init+0x324>)
 800ee86:	68db      	ldr	r3, [r3, #12]
 800ee88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	43db      	mvns	r3, r3
 800ee8e:	69ba      	ldr	r2, [r7, #24]
 800ee90:	4013      	ands	r3, r2
 800ee92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ee94:	683b      	ldr	r3, [r7, #0]
 800ee96:	685b      	ldr	r3, [r3, #4]
 800ee98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d003      	beq.n	800eea8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800eea0:	69ba      	ldr	r2, [r7, #24]
 800eea2:	693b      	ldr	r3, [r7, #16]
 800eea4:	4313      	orrs	r3, r2
 800eea6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800eea8:	4a26      	ldr	r2, [pc, #152]	; (800ef44 <HAL_GPIO_Init+0x324>)
 800eeaa:	69bb      	ldr	r3, [r7, #24]
 800eeac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800eeae:	4b25      	ldr	r3, [pc, #148]	; (800ef44 <HAL_GPIO_Init+0x324>)
 800eeb0:	685b      	ldr	r3, [r3, #4]
 800eeb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800eeb4:	693b      	ldr	r3, [r7, #16]
 800eeb6:	43db      	mvns	r3, r3
 800eeb8:	69ba      	ldr	r2, [r7, #24]
 800eeba:	4013      	ands	r3, r2
 800eebc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	685b      	ldr	r3, [r3, #4]
 800eec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d003      	beq.n	800eed2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800eeca:	69ba      	ldr	r2, [r7, #24]
 800eecc:	693b      	ldr	r3, [r7, #16]
 800eece:	4313      	orrs	r3, r2
 800eed0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800eed2:	4a1c      	ldr	r2, [pc, #112]	; (800ef44 <HAL_GPIO_Init+0x324>)
 800eed4:	69bb      	ldr	r3, [r7, #24]
 800eed6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800eed8:	4b1a      	ldr	r3, [pc, #104]	; (800ef44 <HAL_GPIO_Init+0x324>)
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800eede:	693b      	ldr	r3, [r7, #16]
 800eee0:	43db      	mvns	r3, r3
 800eee2:	69ba      	ldr	r2, [r7, #24]
 800eee4:	4013      	ands	r3, r2
 800eee6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	685b      	ldr	r3, [r3, #4]
 800eeec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d003      	beq.n	800eefc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800eef4:	69ba      	ldr	r2, [r7, #24]
 800eef6:	693b      	ldr	r3, [r7, #16]
 800eef8:	4313      	orrs	r3, r2
 800eefa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800eefc:	4a11      	ldr	r2, [pc, #68]	; (800ef44 <HAL_GPIO_Init+0x324>)
 800eefe:	69bb      	ldr	r3, [r7, #24]
 800ef00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800ef02:	69fb      	ldr	r3, [r7, #28]
 800ef04:	3301      	adds	r3, #1
 800ef06:	61fb      	str	r3, [r7, #28]
 800ef08:	69fb      	ldr	r3, [r7, #28]
 800ef0a:	2b0f      	cmp	r3, #15
 800ef0c:	f67f ae96 	bls.w	800ec3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800ef10:	bf00      	nop
 800ef12:	bf00      	nop
 800ef14:	3724      	adds	r7, #36	; 0x24
 800ef16:	46bd      	mov	sp, r7
 800ef18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef1c:	4770      	bx	lr
 800ef1e:	bf00      	nop
 800ef20:	40023800 	.word	0x40023800
 800ef24:	40013800 	.word	0x40013800
 800ef28:	40020000 	.word	0x40020000
 800ef2c:	40020400 	.word	0x40020400
 800ef30:	40020800 	.word	0x40020800
 800ef34:	40020c00 	.word	0x40020c00
 800ef38:	40021000 	.word	0x40021000
 800ef3c:	40021400 	.word	0x40021400
 800ef40:	40021800 	.word	0x40021800
 800ef44:	40013c00 	.word	0x40013c00

0800ef48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ef48:	b480      	push	{r7}
 800ef4a:	b083      	sub	sp, #12
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	6078      	str	r0, [r7, #4]
 800ef50:	460b      	mov	r3, r1
 800ef52:	807b      	strh	r3, [r7, #2]
 800ef54:	4613      	mov	r3, r2
 800ef56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800ef58:	787b      	ldrb	r3, [r7, #1]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d003      	beq.n	800ef66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800ef5e:	887a      	ldrh	r2, [r7, #2]
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800ef64:	e003      	b.n	800ef6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800ef66:	887b      	ldrh	r3, [r7, #2]
 800ef68:	041a      	lsls	r2, r3, #16
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	619a      	str	r2, [r3, #24]
}
 800ef6e:	bf00      	nop
 800ef70:	370c      	adds	r7, #12
 800ef72:	46bd      	mov	sp, r7
 800ef74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef78:	4770      	bx	lr

0800ef7a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800ef7a:	b480      	push	{r7}
 800ef7c:	b085      	sub	sp, #20
 800ef7e:	af00      	add	r7, sp, #0
 800ef80:	6078      	str	r0, [r7, #4]
 800ef82:	460b      	mov	r3, r1
 800ef84:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	695b      	ldr	r3, [r3, #20]
 800ef8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800ef8c:	887a      	ldrh	r2, [r7, #2]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	4013      	ands	r3, r2
 800ef92:	041a      	lsls	r2, r3, #16
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	43d9      	mvns	r1, r3
 800ef98:	887b      	ldrh	r3, [r7, #2]
 800ef9a:	400b      	ands	r3, r1
 800ef9c:	431a      	orrs	r2, r3
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	619a      	str	r2, [r3, #24]
}
 800efa2:	bf00      	nop
 800efa4:	3714      	adds	r7, #20
 800efa6:	46bd      	mov	sp, r7
 800efa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efac:	4770      	bx	lr
	...

0800efb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800efb0:	b480      	push	{r7}
 800efb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800efb4:	4b03      	ldr	r3, [pc, #12]	; (800efc4 <HAL_RCC_GetHCLKFreq+0x14>)
 800efb6:	681b      	ldr	r3, [r3, #0]
}
 800efb8:	4618      	mov	r0, r3
 800efba:	46bd      	mov	sp, r7
 800efbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc0:	4770      	bx	lr
 800efc2:	bf00      	nop
 800efc4:	2000005c 	.word	0x2000005c

0800efc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800efcc:	f7ff fff0 	bl	800efb0 <HAL_RCC_GetHCLKFreq>
 800efd0:	4602      	mov	r2, r0
 800efd2:	4b05      	ldr	r3, [pc, #20]	; (800efe8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800efd4:	689b      	ldr	r3, [r3, #8]
 800efd6:	0a9b      	lsrs	r3, r3, #10
 800efd8:	f003 0307 	and.w	r3, r3, #7
 800efdc:	4903      	ldr	r1, [pc, #12]	; (800efec <HAL_RCC_GetPCLK1Freq+0x24>)
 800efde:	5ccb      	ldrb	r3, [r1, r3]
 800efe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800efe4:	4618      	mov	r0, r3
 800efe6:	bd80      	pop	{r7, pc}
 800efe8:	40023800 	.word	0x40023800
 800efec:	0801844c 	.word	0x0801844c

0800eff0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800eff4:	f7ff ffdc 	bl	800efb0 <HAL_RCC_GetHCLKFreq>
 800eff8:	4602      	mov	r2, r0
 800effa:	4b05      	ldr	r3, [pc, #20]	; (800f010 <HAL_RCC_GetPCLK2Freq+0x20>)
 800effc:	689b      	ldr	r3, [r3, #8]
 800effe:	0b5b      	lsrs	r3, r3, #13
 800f000:	f003 0307 	and.w	r3, r3, #7
 800f004:	4903      	ldr	r1, [pc, #12]	; (800f014 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f006:	5ccb      	ldrb	r3, [r1, r3]
 800f008:	fa22 f303 	lsr.w	r3, r2, r3
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	bd80      	pop	{r7, pc}
 800f010:	40023800 	.word	0x40023800
 800f014:	0801844c 	.word	0x0801844c

0800f018 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b082      	sub	sp, #8
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d101      	bne.n	800f02a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f026:	2301      	movs	r3, #1
 800f028:	e07b      	b.n	800f122 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d108      	bne.n	800f044 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	685b      	ldr	r3, [r3, #4]
 800f036:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f03a:	d009      	beq.n	800f050 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	2200      	movs	r2, #0
 800f040:	61da      	str	r2, [r3, #28]
 800f042:	e005      	b.n	800f050 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	2200      	movs	r2, #0
 800f048:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	2200      	movs	r2, #0
 800f04e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	2200      	movs	r2, #0
 800f054:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f05c:	b2db      	uxtb	r3, r3
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d106      	bne.n	800f070 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	2200      	movs	r2, #0
 800f066:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f06a:	6878      	ldr	r0, [r7, #4]
 800f06c:	f7fc fc7a 	bl	800b964 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	2202      	movs	r2, #2
 800f074:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	681a      	ldr	r2, [r3, #0]
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f086:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	685b      	ldr	r3, [r3, #4]
 800f08c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	689b      	ldr	r3, [r3, #8]
 800f094:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800f098:	431a      	orrs	r2, r3
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	68db      	ldr	r3, [r3, #12]
 800f09e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f0a2:	431a      	orrs	r2, r3
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	691b      	ldr	r3, [r3, #16]
 800f0a8:	f003 0302 	and.w	r3, r3, #2
 800f0ac:	431a      	orrs	r2, r3
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	695b      	ldr	r3, [r3, #20]
 800f0b2:	f003 0301 	and.w	r3, r3, #1
 800f0b6:	431a      	orrs	r2, r3
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	699b      	ldr	r3, [r3, #24]
 800f0bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f0c0:	431a      	orrs	r2, r3
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	69db      	ldr	r3, [r3, #28]
 800f0c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f0ca:	431a      	orrs	r2, r3
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	6a1b      	ldr	r3, [r3, #32]
 800f0d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f0d4:	ea42 0103 	orr.w	r1, r2, r3
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f0dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	430a      	orrs	r2, r1
 800f0e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	699b      	ldr	r3, [r3, #24]
 800f0ec:	0c1b      	lsrs	r3, r3, #16
 800f0ee:	f003 0104 	and.w	r1, r3, #4
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0f6:	f003 0210 	and.w	r2, r3, #16
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	430a      	orrs	r2, r1
 800f100:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	69da      	ldr	r2, [r3, #28]
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f110:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	2200      	movs	r2, #0
 800f116:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	2201      	movs	r2, #1
 800f11c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800f120:	2300      	movs	r3, #0
}
 800f122:	4618      	mov	r0, r3
 800f124:	3708      	adds	r7, #8
 800f126:	46bd      	mov	sp, r7
 800f128:	bd80      	pop	{r7, pc}

0800f12a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800f12a:	b580      	push	{r7, lr}
 800f12c:	b08c      	sub	sp, #48	; 0x30
 800f12e:	af00      	add	r7, sp, #0
 800f130:	60f8      	str	r0, [r7, #12]
 800f132:	60b9      	str	r1, [r7, #8]
 800f134:	607a      	str	r2, [r7, #4]
 800f136:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800f138:	2301      	movs	r3, #1
 800f13a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800f13c:	2300      	movs	r3, #0
 800f13e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800f148:	2b01      	cmp	r3, #1
 800f14a:	d101      	bne.n	800f150 <HAL_SPI_TransmitReceive+0x26>
 800f14c:	2302      	movs	r3, #2
 800f14e:	e18a      	b.n	800f466 <HAL_SPI_TransmitReceive+0x33c>
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	2201      	movs	r2, #1
 800f154:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f158:	f7fe f97c 	bl	800d454 <HAL_GetTick>
 800f15c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f164:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	685b      	ldr	r3, [r3, #4]
 800f16c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800f16e:	887b      	ldrh	r3, [r7, #2]
 800f170:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f172:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f176:	2b01      	cmp	r3, #1
 800f178:	d00f      	beq.n	800f19a <HAL_SPI_TransmitReceive+0x70>
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f180:	d107      	bne.n	800f192 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	689b      	ldr	r3, [r3, #8]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d103      	bne.n	800f192 <HAL_SPI_TransmitReceive+0x68>
 800f18a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800f18e:	2b04      	cmp	r3, #4
 800f190:	d003      	beq.n	800f19a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800f192:	2302      	movs	r3, #2
 800f194:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800f198:	e15b      	b.n	800f452 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f19a:	68bb      	ldr	r3, [r7, #8]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d005      	beq.n	800f1ac <HAL_SPI_TransmitReceive+0x82>
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d002      	beq.n	800f1ac <HAL_SPI_TransmitReceive+0x82>
 800f1a6:	887b      	ldrh	r3, [r7, #2]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d103      	bne.n	800f1b4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800f1ac:	2301      	movs	r3, #1
 800f1ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800f1b2:	e14e      	b.n	800f452 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f1ba:	b2db      	uxtb	r3, r3
 800f1bc:	2b04      	cmp	r3, #4
 800f1be:	d003      	beq.n	800f1c8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	2205      	movs	r2, #5
 800f1c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	687a      	ldr	r2, [r7, #4]
 800f1d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	887a      	ldrh	r2, [r7, #2]
 800f1d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	887a      	ldrh	r2, [r7, #2]
 800f1de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	68ba      	ldr	r2, [r7, #8]
 800f1e4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	887a      	ldrh	r2, [r7, #2]
 800f1ea:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	887a      	ldrh	r2, [r7, #2]
 800f1f0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	2200      	movs	r2, #0
 800f1fc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f208:	2b40      	cmp	r3, #64	; 0x40
 800f20a:	d007      	beq.n	800f21c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	681a      	ldr	r2, [r3, #0]
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f21a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	68db      	ldr	r3, [r3, #12]
 800f220:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f224:	d178      	bne.n	800f318 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	685b      	ldr	r3, [r3, #4]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d002      	beq.n	800f234 <HAL_SPI_TransmitReceive+0x10a>
 800f22e:	8b7b      	ldrh	r3, [r7, #26]
 800f230:	2b01      	cmp	r3, #1
 800f232:	d166      	bne.n	800f302 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f234:	68fb      	ldr	r3, [r7, #12]
 800f236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f238:	881a      	ldrh	r2, [r3, #0]
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f244:	1c9a      	adds	r2, r3, #2
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f24e:	b29b      	uxth	r3, r3
 800f250:	3b01      	subs	r3, #1
 800f252:	b29a      	uxth	r2, r3
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f258:	e053      	b.n	800f302 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	689b      	ldr	r3, [r3, #8]
 800f260:	f003 0302 	and.w	r3, r3, #2
 800f264:	2b02      	cmp	r3, #2
 800f266:	d11b      	bne.n	800f2a0 <HAL_SPI_TransmitReceive+0x176>
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f26c:	b29b      	uxth	r3, r3
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d016      	beq.n	800f2a0 <HAL_SPI_TransmitReceive+0x176>
 800f272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f274:	2b01      	cmp	r3, #1
 800f276:	d113      	bne.n	800f2a0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f27c:	881a      	ldrh	r2, [r3, #0]
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f288:	1c9a      	adds	r2, r3, #2
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f292:	b29b      	uxth	r3, r3
 800f294:	3b01      	subs	r3, #1
 800f296:	b29a      	uxth	r2, r3
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f29c:	2300      	movs	r3, #0
 800f29e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	689b      	ldr	r3, [r3, #8]
 800f2a6:	f003 0301 	and.w	r3, r3, #1
 800f2aa:	2b01      	cmp	r3, #1
 800f2ac:	d119      	bne.n	800f2e2 <HAL_SPI_TransmitReceive+0x1b8>
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f2b2:	b29b      	uxth	r3, r3
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d014      	beq.n	800f2e2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	68da      	ldr	r2, [r3, #12]
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2c2:	b292      	uxth	r2, r2
 800f2c4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2ca:	1c9a      	adds	r2, r3, #2
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f2d4:	b29b      	uxth	r3, r3
 800f2d6:	3b01      	subs	r3, #1
 800f2d8:	b29a      	uxth	r2, r3
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f2de:	2301      	movs	r3, #1
 800f2e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f2e2:	f7fe f8b7 	bl	800d454 <HAL_GetTick>
 800f2e6:	4602      	mov	r2, r0
 800f2e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2ea:	1ad3      	subs	r3, r2, r3
 800f2ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f2ee:	429a      	cmp	r2, r3
 800f2f0:	d807      	bhi.n	800f302 <HAL_SPI_TransmitReceive+0x1d8>
 800f2f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2f8:	d003      	beq.n	800f302 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800f2fa:	2303      	movs	r3, #3
 800f2fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800f300:	e0a7      	b.n	800f452 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f306:	b29b      	uxth	r3, r3
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d1a6      	bne.n	800f25a <HAL_SPI_TransmitReceive+0x130>
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f310:	b29b      	uxth	r3, r3
 800f312:	2b00      	cmp	r3, #0
 800f314:	d1a1      	bne.n	800f25a <HAL_SPI_TransmitReceive+0x130>
 800f316:	e07c      	b.n	800f412 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d002      	beq.n	800f326 <HAL_SPI_TransmitReceive+0x1fc>
 800f320:	8b7b      	ldrh	r3, [r7, #26]
 800f322:	2b01      	cmp	r3, #1
 800f324:	d16b      	bne.n	800f3fe <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f326:	68fb      	ldr	r3, [r7, #12]
 800f328:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	330c      	adds	r3, #12
 800f330:	7812      	ldrb	r2, [r2, #0]
 800f332:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f338:	1c5a      	adds	r2, r3, #1
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f342:	b29b      	uxth	r3, r3
 800f344:	3b01      	subs	r3, #1
 800f346:	b29a      	uxth	r2, r3
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f34c:	e057      	b.n	800f3fe <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	689b      	ldr	r3, [r3, #8]
 800f354:	f003 0302 	and.w	r3, r3, #2
 800f358:	2b02      	cmp	r3, #2
 800f35a:	d11c      	bne.n	800f396 <HAL_SPI_TransmitReceive+0x26c>
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f360:	b29b      	uxth	r3, r3
 800f362:	2b00      	cmp	r3, #0
 800f364:	d017      	beq.n	800f396 <HAL_SPI_TransmitReceive+0x26c>
 800f366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f368:	2b01      	cmp	r3, #1
 800f36a:	d114      	bne.n	800f396 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	330c      	adds	r3, #12
 800f376:	7812      	ldrb	r2, [r2, #0]
 800f378:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f37e:	1c5a      	adds	r2, r3, #1
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f388:	b29b      	uxth	r3, r3
 800f38a:	3b01      	subs	r3, #1
 800f38c:	b29a      	uxth	r2, r3
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f392:	2300      	movs	r3, #0
 800f394:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	689b      	ldr	r3, [r3, #8]
 800f39c:	f003 0301 	and.w	r3, r3, #1
 800f3a0:	2b01      	cmp	r3, #1
 800f3a2:	d119      	bne.n	800f3d8 <HAL_SPI_TransmitReceive+0x2ae>
 800f3a4:	68fb      	ldr	r3, [r7, #12]
 800f3a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f3a8:	b29b      	uxth	r3, r3
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d014      	beq.n	800f3d8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	68da      	ldr	r2, [r3, #12]
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3b8:	b2d2      	uxtb	r2, r2
 800f3ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3c0:	1c5a      	adds	r2, r3, #1
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f3ca:	b29b      	uxth	r3, r3
 800f3cc:	3b01      	subs	r3, #1
 800f3ce:	b29a      	uxth	r2, r3
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f3d8:	f7fe f83c 	bl	800d454 <HAL_GetTick>
 800f3dc:	4602      	mov	r2, r0
 800f3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3e0:	1ad3      	subs	r3, r2, r3
 800f3e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f3e4:	429a      	cmp	r2, r3
 800f3e6:	d803      	bhi.n	800f3f0 <HAL_SPI_TransmitReceive+0x2c6>
 800f3e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3ee:	d102      	bne.n	800f3f6 <HAL_SPI_TransmitReceive+0x2cc>
 800f3f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d103      	bne.n	800f3fe <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800f3f6:	2303      	movs	r3, #3
 800f3f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800f3fc:	e029      	b.n	800f452 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f402:	b29b      	uxth	r3, r3
 800f404:	2b00      	cmp	r3, #0
 800f406:	d1a2      	bne.n	800f34e <HAL_SPI_TransmitReceive+0x224>
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f40c:	b29b      	uxth	r3, r3
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d19d      	bne.n	800f34e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f414:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f416:	68f8      	ldr	r0, [r7, #12]
 800f418:	f000 f8b2 	bl	800f580 <SPI_EndRxTxTransaction>
 800f41c:	4603      	mov	r3, r0
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d006      	beq.n	800f430 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800f422:	2301      	movs	r3, #1
 800f424:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	2220      	movs	r2, #32
 800f42c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800f42e:	e010      	b.n	800f452 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	689b      	ldr	r3, [r3, #8]
 800f434:	2b00      	cmp	r3, #0
 800f436:	d10b      	bne.n	800f450 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f438:	2300      	movs	r3, #0
 800f43a:	617b      	str	r3, [r7, #20]
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	68db      	ldr	r3, [r3, #12]
 800f442:	617b      	str	r3, [r7, #20]
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	689b      	ldr	r3, [r3, #8]
 800f44a:	617b      	str	r3, [r7, #20]
 800f44c:	697b      	ldr	r3, [r7, #20]
 800f44e:	e000      	b.n	800f452 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800f450:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	2201      	movs	r2, #1
 800f456:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	2200      	movs	r2, #0
 800f45e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f462:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800f466:	4618      	mov	r0, r3
 800f468:	3730      	adds	r7, #48	; 0x30
 800f46a:	46bd      	mov	sp, r7
 800f46c:	bd80      	pop	{r7, pc}
	...

0800f470 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b088      	sub	sp, #32
 800f474:	af00      	add	r7, sp, #0
 800f476:	60f8      	str	r0, [r7, #12]
 800f478:	60b9      	str	r1, [r7, #8]
 800f47a:	603b      	str	r3, [r7, #0]
 800f47c:	4613      	mov	r3, r2
 800f47e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f480:	f7fd ffe8 	bl	800d454 <HAL_GetTick>
 800f484:	4602      	mov	r2, r0
 800f486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f488:	1a9b      	subs	r3, r3, r2
 800f48a:	683a      	ldr	r2, [r7, #0]
 800f48c:	4413      	add	r3, r2
 800f48e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f490:	f7fd ffe0 	bl	800d454 <HAL_GetTick>
 800f494:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f496:	4b39      	ldr	r3, [pc, #228]	; (800f57c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	015b      	lsls	r3, r3, #5
 800f49c:	0d1b      	lsrs	r3, r3, #20
 800f49e:	69fa      	ldr	r2, [r7, #28]
 800f4a0:	fb02 f303 	mul.w	r3, r2, r3
 800f4a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f4a6:	e054      	b.n	800f552 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f4a8:	683b      	ldr	r3, [r7, #0]
 800f4aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4ae:	d050      	beq.n	800f552 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f4b0:	f7fd ffd0 	bl	800d454 <HAL_GetTick>
 800f4b4:	4602      	mov	r2, r0
 800f4b6:	69bb      	ldr	r3, [r7, #24]
 800f4b8:	1ad3      	subs	r3, r2, r3
 800f4ba:	69fa      	ldr	r2, [r7, #28]
 800f4bc:	429a      	cmp	r2, r3
 800f4be:	d902      	bls.n	800f4c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800f4c0:	69fb      	ldr	r3, [r7, #28]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d13d      	bne.n	800f542 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	685a      	ldr	r2, [r3, #4]
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f4d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	685b      	ldr	r3, [r3, #4]
 800f4da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f4de:	d111      	bne.n	800f504 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	689b      	ldr	r3, [r3, #8]
 800f4e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f4e8:	d004      	beq.n	800f4f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	689b      	ldr	r3, [r3, #8]
 800f4ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f4f2:	d107      	bne.n	800f504 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	681a      	ldr	r2, [r3, #0]
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f502:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f50c:	d10f      	bne.n	800f52e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	681a      	ldr	r2, [r3, #0]
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f51c:	601a      	str	r2, [r3, #0]
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	681a      	ldr	r2, [r3, #0]
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f52c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	2201      	movs	r2, #1
 800f532:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	2200      	movs	r2, #0
 800f53a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800f53e:	2303      	movs	r3, #3
 800f540:	e017      	b.n	800f572 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f542:	697b      	ldr	r3, [r7, #20]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d101      	bne.n	800f54c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f548:	2300      	movs	r3, #0
 800f54a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f54c:	697b      	ldr	r3, [r7, #20]
 800f54e:	3b01      	subs	r3, #1
 800f550:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	689a      	ldr	r2, [r3, #8]
 800f558:	68bb      	ldr	r3, [r7, #8]
 800f55a:	4013      	ands	r3, r2
 800f55c:	68ba      	ldr	r2, [r7, #8]
 800f55e:	429a      	cmp	r2, r3
 800f560:	bf0c      	ite	eq
 800f562:	2301      	moveq	r3, #1
 800f564:	2300      	movne	r3, #0
 800f566:	b2db      	uxtb	r3, r3
 800f568:	461a      	mov	r2, r3
 800f56a:	79fb      	ldrb	r3, [r7, #7]
 800f56c:	429a      	cmp	r2, r3
 800f56e:	d19b      	bne.n	800f4a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f570:	2300      	movs	r3, #0
}
 800f572:	4618      	mov	r0, r3
 800f574:	3720      	adds	r7, #32
 800f576:	46bd      	mov	sp, r7
 800f578:	bd80      	pop	{r7, pc}
 800f57a:	bf00      	nop
 800f57c:	2000005c 	.word	0x2000005c

0800f580 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f580:	b580      	push	{r7, lr}
 800f582:	b088      	sub	sp, #32
 800f584:	af02      	add	r7, sp, #8
 800f586:	60f8      	str	r0, [r7, #12]
 800f588:	60b9      	str	r1, [r7, #8]
 800f58a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f58c:	4b1b      	ldr	r3, [pc, #108]	; (800f5fc <SPI_EndRxTxTransaction+0x7c>)
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	4a1b      	ldr	r2, [pc, #108]	; (800f600 <SPI_EndRxTxTransaction+0x80>)
 800f592:	fba2 2303 	umull	r2, r3, r2, r3
 800f596:	0d5b      	lsrs	r3, r3, #21
 800f598:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f59c:	fb02 f303 	mul.w	r3, r2, r3
 800f5a0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	685b      	ldr	r3, [r3, #4]
 800f5a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f5aa:	d112      	bne.n	800f5d2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	9300      	str	r3, [sp, #0]
 800f5b0:	68bb      	ldr	r3, [r7, #8]
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	2180      	movs	r1, #128	; 0x80
 800f5b6:	68f8      	ldr	r0, [r7, #12]
 800f5b8:	f7ff ff5a 	bl	800f470 <SPI_WaitFlagStateUntilTimeout>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d016      	beq.n	800f5f0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f5c6:	f043 0220 	orr.w	r2, r3, #32
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800f5ce:	2303      	movs	r3, #3
 800f5d0:	e00f      	b.n	800f5f2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800f5d2:	697b      	ldr	r3, [r7, #20]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d00a      	beq.n	800f5ee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800f5d8:	697b      	ldr	r3, [r7, #20]
 800f5da:	3b01      	subs	r3, #1
 800f5dc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	689b      	ldr	r3, [r3, #8]
 800f5e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f5e8:	2b80      	cmp	r3, #128	; 0x80
 800f5ea:	d0f2      	beq.n	800f5d2 <SPI_EndRxTxTransaction+0x52>
 800f5ec:	e000      	b.n	800f5f0 <SPI_EndRxTxTransaction+0x70>
        break;
 800f5ee:	bf00      	nop
  }

  return HAL_OK;
 800f5f0:	2300      	movs	r3, #0
}
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	3718      	adds	r7, #24
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}
 800f5fa:	bf00      	nop
 800f5fc:	2000005c 	.word	0x2000005c
 800f600:	165e9f81 	.word	0x165e9f81

0800f604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b082      	sub	sp, #8
 800f608:	af00      	add	r7, sp, #0
 800f60a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d101      	bne.n	800f616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f612:	2301      	movs	r3, #1
 800f614:	e041      	b.n	800f69a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f61c:	b2db      	uxtb	r3, r3
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d106      	bne.n	800f630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	2200      	movs	r2, #0
 800f626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f62a:	6878      	ldr	r0, [r7, #4]
 800f62c:	f7fd f9ae 	bl	800c98c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	2202      	movs	r2, #2
 800f634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	681a      	ldr	r2, [r3, #0]
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	3304      	adds	r3, #4
 800f640:	4619      	mov	r1, r3
 800f642:	4610      	mov	r0, r2
 800f644:	f000 fb42 	bl	800fccc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	2201      	movs	r2, #1
 800f64c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	2201      	movs	r2, #1
 800f654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	2201      	movs	r2, #1
 800f65c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	2201      	movs	r2, #1
 800f664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2201      	movs	r2, #1
 800f66c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	2201      	movs	r2, #1
 800f674:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	2201      	movs	r2, #1
 800f67c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	2201      	movs	r2, #1
 800f684:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	2201      	movs	r2, #1
 800f68c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	2201      	movs	r2, #1
 800f694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f698:	2300      	movs	r3, #0
}
 800f69a:	4618      	mov	r0, r3
 800f69c:	3708      	adds	r7, #8
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	bd80      	pop	{r7, pc}
	...

0800f6a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f6a4:	b480      	push	{r7}
 800f6a6:	b085      	sub	sp, #20
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f6b2:	b2db      	uxtb	r3, r3
 800f6b4:	2b01      	cmp	r3, #1
 800f6b6:	d001      	beq.n	800f6bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	e04e      	b.n	800f75a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	2202      	movs	r2, #2
 800f6c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	68da      	ldr	r2, [r3, #12]
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	f042 0201 	orr.w	r2, r2, #1
 800f6d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	4a23      	ldr	r2, [pc, #140]	; (800f768 <HAL_TIM_Base_Start_IT+0xc4>)
 800f6da:	4293      	cmp	r3, r2
 800f6dc:	d022      	beq.n	800f724 <HAL_TIM_Base_Start_IT+0x80>
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	681b      	ldr	r3, [r3, #0]
 800f6e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f6e6:	d01d      	beq.n	800f724 <HAL_TIM_Base_Start_IT+0x80>
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	4a1f      	ldr	r2, [pc, #124]	; (800f76c <HAL_TIM_Base_Start_IT+0xc8>)
 800f6ee:	4293      	cmp	r3, r2
 800f6f0:	d018      	beq.n	800f724 <HAL_TIM_Base_Start_IT+0x80>
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	4a1e      	ldr	r2, [pc, #120]	; (800f770 <HAL_TIM_Base_Start_IT+0xcc>)
 800f6f8:	4293      	cmp	r3, r2
 800f6fa:	d013      	beq.n	800f724 <HAL_TIM_Base_Start_IT+0x80>
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	4a1c      	ldr	r2, [pc, #112]	; (800f774 <HAL_TIM_Base_Start_IT+0xd0>)
 800f702:	4293      	cmp	r3, r2
 800f704:	d00e      	beq.n	800f724 <HAL_TIM_Base_Start_IT+0x80>
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	4a1b      	ldr	r2, [pc, #108]	; (800f778 <HAL_TIM_Base_Start_IT+0xd4>)
 800f70c:	4293      	cmp	r3, r2
 800f70e:	d009      	beq.n	800f724 <HAL_TIM_Base_Start_IT+0x80>
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	4a19      	ldr	r2, [pc, #100]	; (800f77c <HAL_TIM_Base_Start_IT+0xd8>)
 800f716:	4293      	cmp	r3, r2
 800f718:	d004      	beq.n	800f724 <HAL_TIM_Base_Start_IT+0x80>
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	4a18      	ldr	r2, [pc, #96]	; (800f780 <HAL_TIM_Base_Start_IT+0xdc>)
 800f720:	4293      	cmp	r3, r2
 800f722:	d111      	bne.n	800f748 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	689b      	ldr	r3, [r3, #8]
 800f72a:	f003 0307 	and.w	r3, r3, #7
 800f72e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	2b06      	cmp	r3, #6
 800f734:	d010      	beq.n	800f758 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	681a      	ldr	r2, [r3, #0]
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	f042 0201 	orr.w	r2, r2, #1
 800f744:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f746:	e007      	b.n	800f758 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	681a      	ldr	r2, [r3, #0]
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	f042 0201 	orr.w	r2, r2, #1
 800f756:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f758:	2300      	movs	r3, #0
}
 800f75a:	4618      	mov	r0, r3
 800f75c:	3714      	adds	r7, #20
 800f75e:	46bd      	mov	sp, r7
 800f760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f764:	4770      	bx	lr
 800f766:	bf00      	nop
 800f768:	40010000 	.word	0x40010000
 800f76c:	40000400 	.word	0x40000400
 800f770:	40000800 	.word	0x40000800
 800f774:	40000c00 	.word	0x40000c00
 800f778:	40010400 	.word	0x40010400
 800f77c:	40014000 	.word	0x40014000
 800f780:	40001800 	.word	0x40001800

0800f784 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b082      	sub	sp, #8
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d101      	bne.n	800f796 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800f792:	2301      	movs	r3, #1
 800f794:	e041      	b.n	800f81a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f79c:	b2db      	uxtb	r3, r3
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d106      	bne.n	800f7b0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800f7aa:	6878      	ldr	r0, [r7, #4]
 800f7ac:	f7fd f916 	bl	800c9dc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	2202      	movs	r2, #2
 800f7b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681a      	ldr	r2, [r3, #0]
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	3304      	adds	r3, #4
 800f7c0:	4619      	mov	r1, r3
 800f7c2:	4610      	mov	r0, r2
 800f7c4:	f000 fa82 	bl	800fccc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	2201      	movs	r2, #1
 800f7cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	2201      	movs	r2, #1
 800f7d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2201      	movs	r2, #1
 800f7dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2201      	movs	r2, #1
 800f7e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	2201      	movs	r2, #1
 800f7ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	2201      	movs	r2, #1
 800f7f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	2201      	movs	r2, #1
 800f7fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	2201      	movs	r2, #1
 800f804:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	2201      	movs	r2, #1
 800f80c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	2201      	movs	r2, #1
 800f814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f818:	2300      	movs	r3, #0
}
 800f81a:	4618      	mov	r0, r3
 800f81c:	3708      	adds	r7, #8
 800f81e:	46bd      	mov	sp, r7
 800f820:	bd80      	pop	{r7, pc}

0800f822 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f822:	b580      	push	{r7, lr}
 800f824:	b082      	sub	sp, #8
 800f826:	af00      	add	r7, sp, #0
 800f828:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	691b      	ldr	r3, [r3, #16]
 800f830:	f003 0302 	and.w	r3, r3, #2
 800f834:	2b02      	cmp	r3, #2
 800f836:	d122      	bne.n	800f87e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	681b      	ldr	r3, [r3, #0]
 800f83c:	68db      	ldr	r3, [r3, #12]
 800f83e:	f003 0302 	and.w	r3, r3, #2
 800f842:	2b02      	cmp	r3, #2
 800f844:	d11b      	bne.n	800f87e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	f06f 0202 	mvn.w	r2, #2
 800f84e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2201      	movs	r2, #1
 800f854:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	699b      	ldr	r3, [r3, #24]
 800f85c:	f003 0303 	and.w	r3, r3, #3
 800f860:	2b00      	cmp	r3, #0
 800f862:	d003      	beq.n	800f86c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f864:	6878      	ldr	r0, [r7, #4]
 800f866:	f000 fa12 	bl	800fc8e <HAL_TIM_IC_CaptureCallback>
 800f86a:	e005      	b.n	800f878 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f86c:	6878      	ldr	r0, [r7, #4]
 800f86e:	f000 fa04 	bl	800fc7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f872:	6878      	ldr	r0, [r7, #4]
 800f874:	f000 fa15 	bl	800fca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	2200      	movs	r2, #0
 800f87c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	681b      	ldr	r3, [r3, #0]
 800f882:	691b      	ldr	r3, [r3, #16]
 800f884:	f003 0304 	and.w	r3, r3, #4
 800f888:	2b04      	cmp	r3, #4
 800f88a:	d122      	bne.n	800f8d2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	68db      	ldr	r3, [r3, #12]
 800f892:	f003 0304 	and.w	r3, r3, #4
 800f896:	2b04      	cmp	r3, #4
 800f898:	d11b      	bne.n	800f8d2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	f06f 0204 	mvn.w	r2, #4
 800f8a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	2202      	movs	r2, #2
 800f8a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	699b      	ldr	r3, [r3, #24]
 800f8b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d003      	beq.n	800f8c0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f8b8:	6878      	ldr	r0, [r7, #4]
 800f8ba:	f000 f9e8 	bl	800fc8e <HAL_TIM_IC_CaptureCallback>
 800f8be:	e005      	b.n	800f8cc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f8c0:	6878      	ldr	r0, [r7, #4]
 800f8c2:	f000 f9da 	bl	800fc7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f000 f9eb 	bl	800fca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	691b      	ldr	r3, [r3, #16]
 800f8d8:	f003 0308 	and.w	r3, r3, #8
 800f8dc:	2b08      	cmp	r3, #8
 800f8de:	d122      	bne.n	800f926 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	68db      	ldr	r3, [r3, #12]
 800f8e6:	f003 0308 	and.w	r3, r3, #8
 800f8ea:	2b08      	cmp	r3, #8
 800f8ec:	d11b      	bne.n	800f926 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	f06f 0208 	mvn.w	r2, #8
 800f8f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	2204      	movs	r2, #4
 800f8fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	69db      	ldr	r3, [r3, #28]
 800f904:	f003 0303 	and.w	r3, r3, #3
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d003      	beq.n	800f914 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f90c:	6878      	ldr	r0, [r7, #4]
 800f90e:	f000 f9be 	bl	800fc8e <HAL_TIM_IC_CaptureCallback>
 800f912:	e005      	b.n	800f920 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f914:	6878      	ldr	r0, [r7, #4]
 800f916:	f000 f9b0 	bl	800fc7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f91a:	6878      	ldr	r0, [r7, #4]
 800f91c:	f000 f9c1 	bl	800fca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	2200      	movs	r2, #0
 800f924:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	691b      	ldr	r3, [r3, #16]
 800f92c:	f003 0310 	and.w	r3, r3, #16
 800f930:	2b10      	cmp	r3, #16
 800f932:	d122      	bne.n	800f97a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	68db      	ldr	r3, [r3, #12]
 800f93a:	f003 0310 	and.w	r3, r3, #16
 800f93e:	2b10      	cmp	r3, #16
 800f940:	d11b      	bne.n	800f97a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	f06f 0210 	mvn.w	r2, #16
 800f94a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	2208      	movs	r2, #8
 800f950:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	681b      	ldr	r3, [r3, #0]
 800f956:	69db      	ldr	r3, [r3, #28]
 800f958:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d003      	beq.n	800f968 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f960:	6878      	ldr	r0, [r7, #4]
 800f962:	f000 f994 	bl	800fc8e <HAL_TIM_IC_CaptureCallback>
 800f966:	e005      	b.n	800f974 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f968:	6878      	ldr	r0, [r7, #4]
 800f96a:	f000 f986 	bl	800fc7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f96e:	6878      	ldr	r0, [r7, #4]
 800f970:	f000 f997 	bl	800fca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	2200      	movs	r2, #0
 800f978:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	691b      	ldr	r3, [r3, #16]
 800f980:	f003 0301 	and.w	r3, r3, #1
 800f984:	2b01      	cmp	r3, #1
 800f986:	d10e      	bne.n	800f9a6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	68db      	ldr	r3, [r3, #12]
 800f98e:	f003 0301 	and.w	r3, r3, #1
 800f992:	2b01      	cmp	r3, #1
 800f994:	d107      	bne.n	800f9a6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	f06f 0201 	mvn.w	r2, #1
 800f99e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f7f8 fd79 	bl	8008498 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	681b      	ldr	r3, [r3, #0]
 800f9aa:	691b      	ldr	r3, [r3, #16]
 800f9ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f9b0:	2b80      	cmp	r3, #128	; 0x80
 800f9b2:	d10e      	bne.n	800f9d2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	68db      	ldr	r3, [r3, #12]
 800f9ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f9be:	2b80      	cmp	r3, #128	; 0x80
 800f9c0:	d107      	bne.n	800f9d2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f9ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f9cc:	6878      	ldr	r0, [r7, #4]
 800f9ce:	f000 fced 	bl	80103ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	691b      	ldr	r3, [r3, #16]
 800f9d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f9dc:	2b40      	cmp	r3, #64	; 0x40
 800f9de:	d10e      	bne.n	800f9fe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	68db      	ldr	r3, [r3, #12]
 800f9e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f9ea:	2b40      	cmp	r3, #64	; 0x40
 800f9ec:	d107      	bne.n	800f9fe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f9f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f9f8:	6878      	ldr	r0, [r7, #4]
 800f9fa:	f000 f95c 	bl	800fcb6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	691b      	ldr	r3, [r3, #16]
 800fa04:	f003 0320 	and.w	r3, r3, #32
 800fa08:	2b20      	cmp	r3, #32
 800fa0a:	d10e      	bne.n	800fa2a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	68db      	ldr	r3, [r3, #12]
 800fa12:	f003 0320 	and.w	r3, r3, #32
 800fa16:	2b20      	cmp	r3, #32
 800fa18:	d107      	bne.n	800fa2a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	f06f 0220 	mvn.w	r2, #32
 800fa22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fa24:	6878      	ldr	r0, [r7, #4]
 800fa26:	f000 fcb7 	bl	8010398 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fa2a:	bf00      	nop
 800fa2c:	3708      	adds	r7, #8
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	bd80      	pop	{r7, pc}
	...

0800fa34 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800fa34:	b580      	push	{r7, lr}
 800fa36:	b086      	sub	sp, #24
 800fa38:	af00      	add	r7, sp, #0
 800fa3a:	60f8      	str	r0, [r7, #12]
 800fa3c:	60b9      	str	r1, [r7, #8]
 800fa3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fa40:	2300      	movs	r3, #0
 800fa42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fa4a:	2b01      	cmp	r3, #1
 800fa4c:	d101      	bne.n	800fa52 <HAL_TIM_OC_ConfigChannel+0x1e>
 800fa4e:	2302      	movs	r3, #2
 800fa50:	e048      	b.n	800fae4 <HAL_TIM_OC_ConfigChannel+0xb0>
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	2201      	movs	r2, #1
 800fa56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	2b0c      	cmp	r3, #12
 800fa5e:	d839      	bhi.n	800fad4 <HAL_TIM_OC_ConfigChannel+0xa0>
 800fa60:	a201      	add	r2, pc, #4	; (adr r2, 800fa68 <HAL_TIM_OC_ConfigChannel+0x34>)
 800fa62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa66:	bf00      	nop
 800fa68:	0800fa9d 	.word	0x0800fa9d
 800fa6c:	0800fad5 	.word	0x0800fad5
 800fa70:	0800fad5 	.word	0x0800fad5
 800fa74:	0800fad5 	.word	0x0800fad5
 800fa78:	0800faab 	.word	0x0800faab
 800fa7c:	0800fad5 	.word	0x0800fad5
 800fa80:	0800fad5 	.word	0x0800fad5
 800fa84:	0800fad5 	.word	0x0800fad5
 800fa88:	0800fab9 	.word	0x0800fab9
 800fa8c:	0800fad5 	.word	0x0800fad5
 800fa90:	0800fad5 	.word	0x0800fad5
 800fa94:	0800fad5 	.word	0x0800fad5
 800fa98:	0800fac7 	.word	0x0800fac7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	68b9      	ldr	r1, [r7, #8]
 800faa2:	4618      	mov	r0, r3
 800faa4:	f000 f9b2 	bl	800fe0c <TIM_OC1_SetConfig>
      break;
 800faa8:	e017      	b.n	800fada <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	68b9      	ldr	r1, [r7, #8]
 800fab0:	4618      	mov	r0, r3
 800fab2:	f000 fa1b 	bl	800feec <TIM_OC2_SetConfig>
      break;
 800fab6:	e010      	b.n	800fada <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	68b9      	ldr	r1, [r7, #8]
 800fabe:	4618      	mov	r0, r3
 800fac0:	f000 fa8a 	bl	800ffd8 <TIM_OC3_SetConfig>
      break;
 800fac4:	e009      	b.n	800fada <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	68b9      	ldr	r1, [r7, #8]
 800facc:	4618      	mov	r0, r3
 800face:	f000 faf7 	bl	80100c0 <TIM_OC4_SetConfig>
      break;
 800fad2:	e002      	b.n	800fada <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800fad4:	2301      	movs	r3, #1
 800fad6:	75fb      	strb	r3, [r7, #23]
      break;
 800fad8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	2200      	movs	r2, #0
 800fade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800fae2:	7dfb      	ldrb	r3, [r7, #23]
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	3718      	adds	r7, #24
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}

0800faec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
 800faf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800faf6:	2300      	movs	r3, #0
 800faf8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fb00:	2b01      	cmp	r3, #1
 800fb02:	d101      	bne.n	800fb08 <HAL_TIM_ConfigClockSource+0x1c>
 800fb04:	2302      	movs	r3, #2
 800fb06:	e0b4      	b.n	800fc72 <HAL_TIM_ConfigClockSource+0x186>
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	2201      	movs	r2, #1
 800fb0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	2202      	movs	r2, #2
 800fb14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	689b      	ldr	r3, [r3, #8]
 800fb1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fb20:	68bb      	ldr	r3, [r7, #8]
 800fb22:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800fb26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fb28:	68bb      	ldr	r3, [r7, #8]
 800fb2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fb2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	68ba      	ldr	r2, [r7, #8]
 800fb36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fb40:	d03e      	beq.n	800fbc0 <HAL_TIM_ConfigClockSource+0xd4>
 800fb42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fb46:	f200 8087 	bhi.w	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
 800fb4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fb4e:	f000 8086 	beq.w	800fc5e <HAL_TIM_ConfigClockSource+0x172>
 800fb52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fb56:	d87f      	bhi.n	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
 800fb58:	2b70      	cmp	r3, #112	; 0x70
 800fb5a:	d01a      	beq.n	800fb92 <HAL_TIM_ConfigClockSource+0xa6>
 800fb5c:	2b70      	cmp	r3, #112	; 0x70
 800fb5e:	d87b      	bhi.n	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
 800fb60:	2b60      	cmp	r3, #96	; 0x60
 800fb62:	d050      	beq.n	800fc06 <HAL_TIM_ConfigClockSource+0x11a>
 800fb64:	2b60      	cmp	r3, #96	; 0x60
 800fb66:	d877      	bhi.n	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
 800fb68:	2b50      	cmp	r3, #80	; 0x50
 800fb6a:	d03c      	beq.n	800fbe6 <HAL_TIM_ConfigClockSource+0xfa>
 800fb6c:	2b50      	cmp	r3, #80	; 0x50
 800fb6e:	d873      	bhi.n	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
 800fb70:	2b40      	cmp	r3, #64	; 0x40
 800fb72:	d058      	beq.n	800fc26 <HAL_TIM_ConfigClockSource+0x13a>
 800fb74:	2b40      	cmp	r3, #64	; 0x40
 800fb76:	d86f      	bhi.n	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
 800fb78:	2b30      	cmp	r3, #48	; 0x30
 800fb7a:	d064      	beq.n	800fc46 <HAL_TIM_ConfigClockSource+0x15a>
 800fb7c:	2b30      	cmp	r3, #48	; 0x30
 800fb7e:	d86b      	bhi.n	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
 800fb80:	2b20      	cmp	r3, #32
 800fb82:	d060      	beq.n	800fc46 <HAL_TIM_ConfigClockSource+0x15a>
 800fb84:	2b20      	cmp	r3, #32
 800fb86:	d867      	bhi.n	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d05c      	beq.n	800fc46 <HAL_TIM_ConfigClockSource+0x15a>
 800fb8c:	2b10      	cmp	r3, #16
 800fb8e:	d05a      	beq.n	800fc46 <HAL_TIM_ConfigClockSource+0x15a>
 800fb90:	e062      	b.n	800fc58 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	6818      	ldr	r0, [r3, #0]
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	6899      	ldr	r1, [r3, #8]
 800fb9a:	683b      	ldr	r3, [r7, #0]
 800fb9c:	685a      	ldr	r2, [r3, #4]
 800fb9e:	683b      	ldr	r3, [r7, #0]
 800fba0:	68db      	ldr	r3, [r3, #12]
 800fba2:	f000 fb5d 	bl	8010260 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	689b      	ldr	r3, [r3, #8]
 800fbac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fbae:	68bb      	ldr	r3, [r7, #8]
 800fbb0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800fbb4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	68ba      	ldr	r2, [r7, #8]
 800fbbc:	609a      	str	r2, [r3, #8]
      break;
 800fbbe:	e04f      	b.n	800fc60 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	6818      	ldr	r0, [r3, #0]
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	6899      	ldr	r1, [r3, #8]
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	685a      	ldr	r2, [r3, #4]
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	68db      	ldr	r3, [r3, #12]
 800fbd0:	f000 fb46 	bl	8010260 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	689a      	ldr	r2, [r3, #8]
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800fbe2:	609a      	str	r2, [r3, #8]
      break;
 800fbe4:	e03c      	b.n	800fc60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	6818      	ldr	r0, [r3, #0]
 800fbea:	683b      	ldr	r3, [r7, #0]
 800fbec:	6859      	ldr	r1, [r3, #4]
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	68db      	ldr	r3, [r3, #12]
 800fbf2:	461a      	mov	r2, r3
 800fbf4:	f000 faba 	bl	801016c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	2150      	movs	r1, #80	; 0x50
 800fbfe:	4618      	mov	r0, r3
 800fc00:	f000 fb13 	bl	801022a <TIM_ITRx_SetConfig>
      break;
 800fc04:	e02c      	b.n	800fc60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	6818      	ldr	r0, [r3, #0]
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	6859      	ldr	r1, [r3, #4]
 800fc0e:	683b      	ldr	r3, [r7, #0]
 800fc10:	68db      	ldr	r3, [r3, #12]
 800fc12:	461a      	mov	r2, r3
 800fc14:	f000 fad9 	bl	80101ca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	2160      	movs	r1, #96	; 0x60
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f000 fb03 	bl	801022a <TIM_ITRx_SetConfig>
      break;
 800fc24:	e01c      	b.n	800fc60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	6818      	ldr	r0, [r3, #0]
 800fc2a:	683b      	ldr	r3, [r7, #0]
 800fc2c:	6859      	ldr	r1, [r3, #4]
 800fc2e:	683b      	ldr	r3, [r7, #0]
 800fc30:	68db      	ldr	r3, [r3, #12]
 800fc32:	461a      	mov	r2, r3
 800fc34:	f000 fa9a 	bl	801016c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	2140      	movs	r1, #64	; 0x40
 800fc3e:	4618      	mov	r0, r3
 800fc40:	f000 faf3 	bl	801022a <TIM_ITRx_SetConfig>
      break;
 800fc44:	e00c      	b.n	800fc60 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	681a      	ldr	r2, [r3, #0]
 800fc4a:	683b      	ldr	r3, [r7, #0]
 800fc4c:	681b      	ldr	r3, [r3, #0]
 800fc4e:	4619      	mov	r1, r3
 800fc50:	4610      	mov	r0, r2
 800fc52:	f000 faea 	bl	801022a <TIM_ITRx_SetConfig>
      break;
 800fc56:	e003      	b.n	800fc60 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800fc58:	2301      	movs	r3, #1
 800fc5a:	73fb      	strb	r3, [r7, #15]
      break;
 800fc5c:	e000      	b.n	800fc60 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800fc5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	2201      	movs	r2, #1
 800fc64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800fc70:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	3710      	adds	r7, #16
 800fc76:	46bd      	mov	sp, r7
 800fc78:	bd80      	pop	{r7, pc}

0800fc7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fc7a:	b480      	push	{r7}
 800fc7c:	b083      	sub	sp, #12
 800fc7e:	af00      	add	r7, sp, #0
 800fc80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fc82:	bf00      	nop
 800fc84:	370c      	adds	r7, #12
 800fc86:	46bd      	mov	sp, r7
 800fc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc8c:	4770      	bx	lr

0800fc8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fc8e:	b480      	push	{r7}
 800fc90:	b083      	sub	sp, #12
 800fc92:	af00      	add	r7, sp, #0
 800fc94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fc96:	bf00      	nop
 800fc98:	370c      	adds	r7, #12
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca0:	4770      	bx	lr

0800fca2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fca2:	b480      	push	{r7}
 800fca4:	b083      	sub	sp, #12
 800fca6:	af00      	add	r7, sp, #0
 800fca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fcaa:	bf00      	nop
 800fcac:	370c      	adds	r7, #12
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb4:	4770      	bx	lr

0800fcb6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fcb6:	b480      	push	{r7}
 800fcb8:	b083      	sub	sp, #12
 800fcba:	af00      	add	r7, sp, #0
 800fcbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fcbe:	bf00      	nop
 800fcc0:	370c      	adds	r7, #12
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc8:	4770      	bx	lr
	...

0800fccc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800fccc:	b480      	push	{r7}
 800fcce:	b085      	sub	sp, #20
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
 800fcd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	4a40      	ldr	r2, [pc, #256]	; (800fde0 <TIM_Base_SetConfig+0x114>)
 800fce0:	4293      	cmp	r3, r2
 800fce2:	d013      	beq.n	800fd0c <TIM_Base_SetConfig+0x40>
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fcea:	d00f      	beq.n	800fd0c <TIM_Base_SetConfig+0x40>
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	4a3d      	ldr	r2, [pc, #244]	; (800fde4 <TIM_Base_SetConfig+0x118>)
 800fcf0:	4293      	cmp	r3, r2
 800fcf2:	d00b      	beq.n	800fd0c <TIM_Base_SetConfig+0x40>
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	4a3c      	ldr	r2, [pc, #240]	; (800fde8 <TIM_Base_SetConfig+0x11c>)
 800fcf8:	4293      	cmp	r3, r2
 800fcfa:	d007      	beq.n	800fd0c <TIM_Base_SetConfig+0x40>
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	4a3b      	ldr	r2, [pc, #236]	; (800fdec <TIM_Base_SetConfig+0x120>)
 800fd00:	4293      	cmp	r3, r2
 800fd02:	d003      	beq.n	800fd0c <TIM_Base_SetConfig+0x40>
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	4a3a      	ldr	r2, [pc, #232]	; (800fdf0 <TIM_Base_SetConfig+0x124>)
 800fd08:	4293      	cmp	r3, r2
 800fd0a:	d108      	bne.n	800fd1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fd14:	683b      	ldr	r3, [r7, #0]
 800fd16:	685b      	ldr	r3, [r3, #4]
 800fd18:	68fa      	ldr	r2, [r7, #12]
 800fd1a:	4313      	orrs	r3, r2
 800fd1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	4a2f      	ldr	r2, [pc, #188]	; (800fde0 <TIM_Base_SetConfig+0x114>)
 800fd22:	4293      	cmp	r3, r2
 800fd24:	d02b      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fd2c:	d027      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	4a2c      	ldr	r2, [pc, #176]	; (800fde4 <TIM_Base_SetConfig+0x118>)
 800fd32:	4293      	cmp	r3, r2
 800fd34:	d023      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	4a2b      	ldr	r2, [pc, #172]	; (800fde8 <TIM_Base_SetConfig+0x11c>)
 800fd3a:	4293      	cmp	r3, r2
 800fd3c:	d01f      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	4a2a      	ldr	r2, [pc, #168]	; (800fdec <TIM_Base_SetConfig+0x120>)
 800fd42:	4293      	cmp	r3, r2
 800fd44:	d01b      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	4a29      	ldr	r2, [pc, #164]	; (800fdf0 <TIM_Base_SetConfig+0x124>)
 800fd4a:	4293      	cmp	r3, r2
 800fd4c:	d017      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	4a28      	ldr	r2, [pc, #160]	; (800fdf4 <TIM_Base_SetConfig+0x128>)
 800fd52:	4293      	cmp	r3, r2
 800fd54:	d013      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	4a27      	ldr	r2, [pc, #156]	; (800fdf8 <TIM_Base_SetConfig+0x12c>)
 800fd5a:	4293      	cmp	r3, r2
 800fd5c:	d00f      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	4a26      	ldr	r2, [pc, #152]	; (800fdfc <TIM_Base_SetConfig+0x130>)
 800fd62:	4293      	cmp	r3, r2
 800fd64:	d00b      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	4a25      	ldr	r2, [pc, #148]	; (800fe00 <TIM_Base_SetConfig+0x134>)
 800fd6a:	4293      	cmp	r3, r2
 800fd6c:	d007      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	4a24      	ldr	r2, [pc, #144]	; (800fe04 <TIM_Base_SetConfig+0x138>)
 800fd72:	4293      	cmp	r3, r2
 800fd74:	d003      	beq.n	800fd7e <TIM_Base_SetConfig+0xb2>
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	4a23      	ldr	r2, [pc, #140]	; (800fe08 <TIM_Base_SetConfig+0x13c>)
 800fd7a:	4293      	cmp	r3, r2
 800fd7c:	d108      	bne.n	800fd90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fd7e:	68fb      	ldr	r3, [r7, #12]
 800fd80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fd84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	68db      	ldr	r3, [r3, #12]
 800fd8a:	68fa      	ldr	r2, [r7, #12]
 800fd8c:	4313      	orrs	r3, r2
 800fd8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	695b      	ldr	r3, [r3, #20]
 800fd9a:	4313      	orrs	r3, r2
 800fd9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	68fa      	ldr	r2, [r7, #12]
 800fda2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	689a      	ldr	r2, [r3, #8]
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fdac:	683b      	ldr	r3, [r7, #0]
 800fdae:	681a      	ldr	r2, [r3, #0]
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	4a0a      	ldr	r2, [pc, #40]	; (800fde0 <TIM_Base_SetConfig+0x114>)
 800fdb8:	4293      	cmp	r3, r2
 800fdba:	d003      	beq.n	800fdc4 <TIM_Base_SetConfig+0xf8>
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	4a0c      	ldr	r2, [pc, #48]	; (800fdf0 <TIM_Base_SetConfig+0x124>)
 800fdc0:	4293      	cmp	r3, r2
 800fdc2:	d103      	bne.n	800fdcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	691a      	ldr	r2, [r3, #16]
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2201      	movs	r2, #1
 800fdd0:	615a      	str	r2, [r3, #20]
}
 800fdd2:	bf00      	nop
 800fdd4:	3714      	adds	r7, #20
 800fdd6:	46bd      	mov	sp, r7
 800fdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fddc:	4770      	bx	lr
 800fdde:	bf00      	nop
 800fde0:	40010000 	.word	0x40010000
 800fde4:	40000400 	.word	0x40000400
 800fde8:	40000800 	.word	0x40000800
 800fdec:	40000c00 	.word	0x40000c00
 800fdf0:	40010400 	.word	0x40010400
 800fdf4:	40014000 	.word	0x40014000
 800fdf8:	40014400 	.word	0x40014400
 800fdfc:	40014800 	.word	0x40014800
 800fe00:	40001800 	.word	0x40001800
 800fe04:	40001c00 	.word	0x40001c00
 800fe08:	40002000 	.word	0x40002000

0800fe0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fe0c:	b480      	push	{r7}
 800fe0e:	b087      	sub	sp, #28
 800fe10:	af00      	add	r7, sp, #0
 800fe12:	6078      	str	r0, [r7, #4]
 800fe14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	6a1b      	ldr	r3, [r3, #32]
 800fe1a:	f023 0201 	bic.w	r2, r3, #1
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	6a1b      	ldr	r3, [r3, #32]
 800fe26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	685b      	ldr	r3, [r3, #4]
 800fe2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	699b      	ldr	r3, [r3, #24]
 800fe32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fe3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	f023 0303 	bic.w	r3, r3, #3
 800fe42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fe44:	683b      	ldr	r3, [r7, #0]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	68fa      	ldr	r2, [r7, #12]
 800fe4a:	4313      	orrs	r3, r2
 800fe4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fe4e:	697b      	ldr	r3, [r7, #20]
 800fe50:	f023 0302 	bic.w	r3, r3, #2
 800fe54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fe56:	683b      	ldr	r3, [r7, #0]
 800fe58:	689b      	ldr	r3, [r3, #8]
 800fe5a:	697a      	ldr	r2, [r7, #20]
 800fe5c:	4313      	orrs	r3, r2
 800fe5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	4a20      	ldr	r2, [pc, #128]	; (800fee4 <TIM_OC1_SetConfig+0xd8>)
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d003      	beq.n	800fe70 <TIM_OC1_SetConfig+0x64>
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	4a1f      	ldr	r2, [pc, #124]	; (800fee8 <TIM_OC1_SetConfig+0xdc>)
 800fe6c:	4293      	cmp	r3, r2
 800fe6e:	d10c      	bne.n	800fe8a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fe70:	697b      	ldr	r3, [r7, #20]
 800fe72:	f023 0308 	bic.w	r3, r3, #8
 800fe76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fe78:	683b      	ldr	r3, [r7, #0]
 800fe7a:	68db      	ldr	r3, [r3, #12]
 800fe7c:	697a      	ldr	r2, [r7, #20]
 800fe7e:	4313      	orrs	r3, r2
 800fe80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fe82:	697b      	ldr	r3, [r7, #20]
 800fe84:	f023 0304 	bic.w	r3, r3, #4
 800fe88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	4a15      	ldr	r2, [pc, #84]	; (800fee4 <TIM_OC1_SetConfig+0xd8>)
 800fe8e:	4293      	cmp	r3, r2
 800fe90:	d003      	beq.n	800fe9a <TIM_OC1_SetConfig+0x8e>
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	4a14      	ldr	r2, [pc, #80]	; (800fee8 <TIM_OC1_SetConfig+0xdc>)
 800fe96:	4293      	cmp	r3, r2
 800fe98:	d111      	bne.n	800febe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fe9a:	693b      	ldr	r3, [r7, #16]
 800fe9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fea0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fea2:	693b      	ldr	r3, [r7, #16]
 800fea4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fea8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800feaa:	683b      	ldr	r3, [r7, #0]
 800feac:	695b      	ldr	r3, [r3, #20]
 800feae:	693a      	ldr	r2, [r7, #16]
 800feb0:	4313      	orrs	r3, r2
 800feb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800feb4:	683b      	ldr	r3, [r7, #0]
 800feb6:	699b      	ldr	r3, [r3, #24]
 800feb8:	693a      	ldr	r2, [r7, #16]
 800feba:	4313      	orrs	r3, r2
 800febc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	693a      	ldr	r2, [r7, #16]
 800fec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	68fa      	ldr	r2, [r7, #12]
 800fec8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800feca:	683b      	ldr	r3, [r7, #0]
 800fecc:	685a      	ldr	r2, [r3, #4]
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	697a      	ldr	r2, [r7, #20]
 800fed6:	621a      	str	r2, [r3, #32]
}
 800fed8:	bf00      	nop
 800feda:	371c      	adds	r7, #28
 800fedc:	46bd      	mov	sp, r7
 800fede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee2:	4770      	bx	lr
 800fee4:	40010000 	.word	0x40010000
 800fee8:	40010400 	.word	0x40010400

0800feec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800feec:	b480      	push	{r7}
 800feee:	b087      	sub	sp, #28
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
 800fef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	6a1b      	ldr	r3, [r3, #32]
 800fefa:	f023 0210 	bic.w	r2, r3, #16
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	6a1b      	ldr	r3, [r3, #32]
 800ff06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	685b      	ldr	r3, [r3, #4]
 800ff0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	699b      	ldr	r3, [r3, #24]
 800ff12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ff1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ff22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ff24:	683b      	ldr	r3, [r7, #0]
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	021b      	lsls	r3, r3, #8
 800ff2a:	68fa      	ldr	r2, [r7, #12]
 800ff2c:	4313      	orrs	r3, r2
 800ff2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ff30:	697b      	ldr	r3, [r7, #20]
 800ff32:	f023 0320 	bic.w	r3, r3, #32
 800ff36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ff38:	683b      	ldr	r3, [r7, #0]
 800ff3a:	689b      	ldr	r3, [r3, #8]
 800ff3c:	011b      	lsls	r3, r3, #4
 800ff3e:	697a      	ldr	r2, [r7, #20]
 800ff40:	4313      	orrs	r3, r2
 800ff42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	4a22      	ldr	r2, [pc, #136]	; (800ffd0 <TIM_OC2_SetConfig+0xe4>)
 800ff48:	4293      	cmp	r3, r2
 800ff4a:	d003      	beq.n	800ff54 <TIM_OC2_SetConfig+0x68>
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	4a21      	ldr	r2, [pc, #132]	; (800ffd4 <TIM_OC2_SetConfig+0xe8>)
 800ff50:	4293      	cmp	r3, r2
 800ff52:	d10d      	bne.n	800ff70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ff54:	697b      	ldr	r3, [r7, #20]
 800ff56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ff5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ff5c:	683b      	ldr	r3, [r7, #0]
 800ff5e:	68db      	ldr	r3, [r3, #12]
 800ff60:	011b      	lsls	r3, r3, #4
 800ff62:	697a      	ldr	r2, [r7, #20]
 800ff64:	4313      	orrs	r3, r2
 800ff66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ff68:	697b      	ldr	r3, [r7, #20]
 800ff6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ff6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	4a17      	ldr	r2, [pc, #92]	; (800ffd0 <TIM_OC2_SetConfig+0xe4>)
 800ff74:	4293      	cmp	r3, r2
 800ff76:	d003      	beq.n	800ff80 <TIM_OC2_SetConfig+0x94>
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	4a16      	ldr	r2, [pc, #88]	; (800ffd4 <TIM_OC2_SetConfig+0xe8>)
 800ff7c:	4293      	cmp	r3, r2
 800ff7e:	d113      	bne.n	800ffa8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ff80:	693b      	ldr	r3, [r7, #16]
 800ff82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ff86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ff88:	693b      	ldr	r3, [r7, #16]
 800ff8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ff8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ff90:	683b      	ldr	r3, [r7, #0]
 800ff92:	695b      	ldr	r3, [r3, #20]
 800ff94:	009b      	lsls	r3, r3, #2
 800ff96:	693a      	ldr	r2, [r7, #16]
 800ff98:	4313      	orrs	r3, r2
 800ff9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ff9c:	683b      	ldr	r3, [r7, #0]
 800ff9e:	699b      	ldr	r3, [r3, #24]
 800ffa0:	009b      	lsls	r3, r3, #2
 800ffa2:	693a      	ldr	r2, [r7, #16]
 800ffa4:	4313      	orrs	r3, r2
 800ffa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	693a      	ldr	r2, [r7, #16]
 800ffac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	68fa      	ldr	r2, [r7, #12]
 800ffb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ffb4:	683b      	ldr	r3, [r7, #0]
 800ffb6:	685a      	ldr	r2, [r3, #4]
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	697a      	ldr	r2, [r7, #20]
 800ffc0:	621a      	str	r2, [r3, #32]
}
 800ffc2:	bf00      	nop
 800ffc4:	371c      	adds	r7, #28
 800ffc6:	46bd      	mov	sp, r7
 800ffc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffcc:	4770      	bx	lr
 800ffce:	bf00      	nop
 800ffd0:	40010000 	.word	0x40010000
 800ffd4:	40010400 	.word	0x40010400

0800ffd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ffd8:	b480      	push	{r7}
 800ffda:	b087      	sub	sp, #28
 800ffdc:	af00      	add	r7, sp, #0
 800ffde:	6078      	str	r0, [r7, #4]
 800ffe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	6a1b      	ldr	r3, [r3, #32]
 800ffe6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	6a1b      	ldr	r3, [r3, #32]
 800fff2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	685b      	ldr	r3, [r3, #4]
 800fff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	69db      	ldr	r3, [r3, #28]
 800fffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010006:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	f023 0303 	bic.w	r3, r3, #3
 801000e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	68fa      	ldr	r2, [r7, #12]
 8010016:	4313      	orrs	r3, r2
 8010018:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 801001a:	697b      	ldr	r3, [r7, #20]
 801001c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010020:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8010022:	683b      	ldr	r3, [r7, #0]
 8010024:	689b      	ldr	r3, [r3, #8]
 8010026:	021b      	lsls	r3, r3, #8
 8010028:	697a      	ldr	r2, [r7, #20]
 801002a:	4313      	orrs	r3, r2
 801002c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	4a21      	ldr	r2, [pc, #132]	; (80100b8 <TIM_OC3_SetConfig+0xe0>)
 8010032:	4293      	cmp	r3, r2
 8010034:	d003      	beq.n	801003e <TIM_OC3_SetConfig+0x66>
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	4a20      	ldr	r2, [pc, #128]	; (80100bc <TIM_OC3_SetConfig+0xe4>)
 801003a:	4293      	cmp	r3, r2
 801003c:	d10d      	bne.n	801005a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 801003e:	697b      	ldr	r3, [r7, #20]
 8010040:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8010044:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8010046:	683b      	ldr	r3, [r7, #0]
 8010048:	68db      	ldr	r3, [r3, #12]
 801004a:	021b      	lsls	r3, r3, #8
 801004c:	697a      	ldr	r2, [r7, #20]
 801004e:	4313      	orrs	r3, r2
 8010050:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8010052:	697b      	ldr	r3, [r7, #20]
 8010054:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010058:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	4a16      	ldr	r2, [pc, #88]	; (80100b8 <TIM_OC3_SetConfig+0xe0>)
 801005e:	4293      	cmp	r3, r2
 8010060:	d003      	beq.n	801006a <TIM_OC3_SetConfig+0x92>
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	4a15      	ldr	r2, [pc, #84]	; (80100bc <TIM_OC3_SetConfig+0xe4>)
 8010066:	4293      	cmp	r3, r2
 8010068:	d113      	bne.n	8010092 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801006a:	693b      	ldr	r3, [r7, #16]
 801006c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010070:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010072:	693b      	ldr	r3, [r7, #16]
 8010074:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010078:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801007a:	683b      	ldr	r3, [r7, #0]
 801007c:	695b      	ldr	r3, [r3, #20]
 801007e:	011b      	lsls	r3, r3, #4
 8010080:	693a      	ldr	r2, [r7, #16]
 8010082:	4313      	orrs	r3, r2
 8010084:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010086:	683b      	ldr	r3, [r7, #0]
 8010088:	699b      	ldr	r3, [r3, #24]
 801008a:	011b      	lsls	r3, r3, #4
 801008c:	693a      	ldr	r2, [r7, #16]
 801008e:	4313      	orrs	r3, r2
 8010090:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	693a      	ldr	r2, [r7, #16]
 8010096:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	68fa      	ldr	r2, [r7, #12]
 801009c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801009e:	683b      	ldr	r3, [r7, #0]
 80100a0:	685a      	ldr	r2, [r3, #4]
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	697a      	ldr	r2, [r7, #20]
 80100aa:	621a      	str	r2, [r3, #32]
}
 80100ac:	bf00      	nop
 80100ae:	371c      	adds	r7, #28
 80100b0:	46bd      	mov	sp, r7
 80100b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b6:	4770      	bx	lr
 80100b8:	40010000 	.word	0x40010000
 80100bc:	40010400 	.word	0x40010400

080100c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80100c0:	b480      	push	{r7}
 80100c2:	b087      	sub	sp, #28
 80100c4:	af00      	add	r7, sp, #0
 80100c6:	6078      	str	r0, [r7, #4]
 80100c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	6a1b      	ldr	r3, [r3, #32]
 80100ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	6a1b      	ldr	r3, [r3, #32]
 80100da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	685b      	ldr	r3, [r3, #4]
 80100e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	69db      	ldr	r3, [r3, #28]
 80100e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80100ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80100f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80100f8:	683b      	ldr	r3, [r7, #0]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	021b      	lsls	r3, r3, #8
 80100fe:	68fa      	ldr	r2, [r7, #12]
 8010100:	4313      	orrs	r3, r2
 8010102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010104:	693b      	ldr	r3, [r7, #16]
 8010106:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801010a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801010c:	683b      	ldr	r3, [r7, #0]
 801010e:	689b      	ldr	r3, [r3, #8]
 8010110:	031b      	lsls	r3, r3, #12
 8010112:	693a      	ldr	r2, [r7, #16]
 8010114:	4313      	orrs	r3, r2
 8010116:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	4a12      	ldr	r2, [pc, #72]	; (8010164 <TIM_OC4_SetConfig+0xa4>)
 801011c:	4293      	cmp	r3, r2
 801011e:	d003      	beq.n	8010128 <TIM_OC4_SetConfig+0x68>
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	4a11      	ldr	r2, [pc, #68]	; (8010168 <TIM_OC4_SetConfig+0xa8>)
 8010124:	4293      	cmp	r3, r2
 8010126:	d109      	bne.n	801013c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010128:	697b      	ldr	r3, [r7, #20]
 801012a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801012e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010130:	683b      	ldr	r3, [r7, #0]
 8010132:	695b      	ldr	r3, [r3, #20]
 8010134:	019b      	lsls	r3, r3, #6
 8010136:	697a      	ldr	r2, [r7, #20]
 8010138:	4313      	orrs	r3, r2
 801013a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	697a      	ldr	r2, [r7, #20]
 8010140:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	68fa      	ldr	r2, [r7, #12]
 8010146:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	685a      	ldr	r2, [r3, #4]
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	693a      	ldr	r2, [r7, #16]
 8010154:	621a      	str	r2, [r3, #32]
}
 8010156:	bf00      	nop
 8010158:	371c      	adds	r7, #28
 801015a:	46bd      	mov	sp, r7
 801015c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010160:	4770      	bx	lr
 8010162:	bf00      	nop
 8010164:	40010000 	.word	0x40010000
 8010168:	40010400 	.word	0x40010400

0801016c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801016c:	b480      	push	{r7}
 801016e:	b087      	sub	sp, #28
 8010170:	af00      	add	r7, sp, #0
 8010172:	60f8      	str	r0, [r7, #12]
 8010174:	60b9      	str	r1, [r7, #8]
 8010176:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	6a1b      	ldr	r3, [r3, #32]
 801017c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	6a1b      	ldr	r3, [r3, #32]
 8010182:	f023 0201 	bic.w	r2, r3, #1
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	699b      	ldr	r3, [r3, #24]
 801018e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010190:	693b      	ldr	r3, [r7, #16]
 8010192:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010196:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	011b      	lsls	r3, r3, #4
 801019c:	693a      	ldr	r2, [r7, #16]
 801019e:	4313      	orrs	r3, r2
 80101a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80101a2:	697b      	ldr	r3, [r7, #20]
 80101a4:	f023 030a 	bic.w	r3, r3, #10
 80101a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80101aa:	697a      	ldr	r2, [r7, #20]
 80101ac:	68bb      	ldr	r3, [r7, #8]
 80101ae:	4313      	orrs	r3, r2
 80101b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	693a      	ldr	r2, [r7, #16]
 80101b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	697a      	ldr	r2, [r7, #20]
 80101bc:	621a      	str	r2, [r3, #32]
}
 80101be:	bf00      	nop
 80101c0:	371c      	adds	r7, #28
 80101c2:	46bd      	mov	sp, r7
 80101c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c8:	4770      	bx	lr

080101ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80101ca:	b480      	push	{r7}
 80101cc:	b087      	sub	sp, #28
 80101ce:	af00      	add	r7, sp, #0
 80101d0:	60f8      	str	r0, [r7, #12]
 80101d2:	60b9      	str	r1, [r7, #8]
 80101d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	6a1b      	ldr	r3, [r3, #32]
 80101da:	f023 0210 	bic.w	r2, r3, #16
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	699b      	ldr	r3, [r3, #24]
 80101e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80101e8:	68fb      	ldr	r3, [r7, #12]
 80101ea:	6a1b      	ldr	r3, [r3, #32]
 80101ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80101ee:	697b      	ldr	r3, [r7, #20]
 80101f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80101f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80101f6:	687b      	ldr	r3, [r7, #4]
 80101f8:	031b      	lsls	r3, r3, #12
 80101fa:	697a      	ldr	r2, [r7, #20]
 80101fc:	4313      	orrs	r3, r2
 80101fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010200:	693b      	ldr	r3, [r7, #16]
 8010202:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010206:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010208:	68bb      	ldr	r3, [r7, #8]
 801020a:	011b      	lsls	r3, r3, #4
 801020c:	693a      	ldr	r2, [r7, #16]
 801020e:	4313      	orrs	r3, r2
 8010210:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	697a      	ldr	r2, [r7, #20]
 8010216:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	693a      	ldr	r2, [r7, #16]
 801021c:	621a      	str	r2, [r3, #32]
}
 801021e:	bf00      	nop
 8010220:	371c      	adds	r7, #28
 8010222:	46bd      	mov	sp, r7
 8010224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010228:	4770      	bx	lr

0801022a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801022a:	b480      	push	{r7}
 801022c:	b085      	sub	sp, #20
 801022e:	af00      	add	r7, sp, #0
 8010230:	6078      	str	r0, [r7, #4]
 8010232:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	689b      	ldr	r3, [r3, #8]
 8010238:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010240:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010242:	683a      	ldr	r2, [r7, #0]
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	4313      	orrs	r3, r2
 8010248:	f043 0307 	orr.w	r3, r3, #7
 801024c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	68fa      	ldr	r2, [r7, #12]
 8010252:	609a      	str	r2, [r3, #8]
}
 8010254:	bf00      	nop
 8010256:	3714      	adds	r7, #20
 8010258:	46bd      	mov	sp, r7
 801025a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801025e:	4770      	bx	lr

08010260 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010260:	b480      	push	{r7}
 8010262:	b087      	sub	sp, #28
 8010264:	af00      	add	r7, sp, #0
 8010266:	60f8      	str	r0, [r7, #12]
 8010268:	60b9      	str	r1, [r7, #8]
 801026a:	607a      	str	r2, [r7, #4]
 801026c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	689b      	ldr	r3, [r3, #8]
 8010272:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010274:	697b      	ldr	r3, [r7, #20]
 8010276:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801027a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801027c:	683b      	ldr	r3, [r7, #0]
 801027e:	021a      	lsls	r2, r3, #8
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	431a      	orrs	r2, r3
 8010284:	68bb      	ldr	r3, [r7, #8]
 8010286:	4313      	orrs	r3, r2
 8010288:	697a      	ldr	r2, [r7, #20]
 801028a:	4313      	orrs	r3, r2
 801028c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	697a      	ldr	r2, [r7, #20]
 8010292:	609a      	str	r2, [r3, #8]
}
 8010294:	bf00      	nop
 8010296:	371c      	adds	r7, #28
 8010298:	46bd      	mov	sp, r7
 801029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801029e:	4770      	bx	lr

080102a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80102a0:	b480      	push	{r7}
 80102a2:	b085      	sub	sp, #20
 80102a4:	af00      	add	r7, sp, #0
 80102a6:	6078      	str	r0, [r7, #4]
 80102a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80102b0:	2b01      	cmp	r3, #1
 80102b2:	d101      	bne.n	80102b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80102b4:	2302      	movs	r3, #2
 80102b6:	e05a      	b.n	801036e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	2201      	movs	r2, #1
 80102bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	2202      	movs	r2, #2
 80102c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	685b      	ldr	r3, [r3, #4]
 80102ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	689b      	ldr	r3, [r3, #8]
 80102d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80102de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	68fa      	ldr	r2, [r7, #12]
 80102e6:	4313      	orrs	r3, r2
 80102e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	68fa      	ldr	r2, [r7, #12]
 80102f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	4a21      	ldr	r2, [pc, #132]	; (801037c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80102f8:	4293      	cmp	r3, r2
 80102fa:	d022      	beq.n	8010342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010304:	d01d      	beq.n	8010342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	4a1d      	ldr	r2, [pc, #116]	; (8010380 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 801030c:	4293      	cmp	r3, r2
 801030e:	d018      	beq.n	8010342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	4a1b      	ldr	r2, [pc, #108]	; (8010384 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8010316:	4293      	cmp	r3, r2
 8010318:	d013      	beq.n	8010342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	4a1a      	ldr	r2, [pc, #104]	; (8010388 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8010320:	4293      	cmp	r3, r2
 8010322:	d00e      	beq.n	8010342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	4a18      	ldr	r2, [pc, #96]	; (801038c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 801032a:	4293      	cmp	r3, r2
 801032c:	d009      	beq.n	8010342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	4a17      	ldr	r2, [pc, #92]	; (8010390 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8010334:	4293      	cmp	r3, r2
 8010336:	d004      	beq.n	8010342 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	681b      	ldr	r3, [r3, #0]
 801033c:	4a15      	ldr	r2, [pc, #84]	; (8010394 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 801033e:	4293      	cmp	r3, r2
 8010340:	d10c      	bne.n	801035c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010342:	68bb      	ldr	r3, [r7, #8]
 8010344:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010348:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801034a:	683b      	ldr	r3, [r7, #0]
 801034c:	685b      	ldr	r3, [r3, #4]
 801034e:	68ba      	ldr	r2, [r7, #8]
 8010350:	4313      	orrs	r3, r2
 8010352:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	68ba      	ldr	r2, [r7, #8]
 801035a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	2201      	movs	r2, #1
 8010360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	2200      	movs	r2, #0
 8010368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801036c:	2300      	movs	r3, #0
}
 801036e:	4618      	mov	r0, r3
 8010370:	3714      	adds	r7, #20
 8010372:	46bd      	mov	sp, r7
 8010374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010378:	4770      	bx	lr
 801037a:	bf00      	nop
 801037c:	40010000 	.word	0x40010000
 8010380:	40000400 	.word	0x40000400
 8010384:	40000800 	.word	0x40000800
 8010388:	40000c00 	.word	0x40000c00
 801038c:	40010400 	.word	0x40010400
 8010390:	40014000 	.word	0x40014000
 8010394:	40001800 	.word	0x40001800

08010398 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010398:	b480      	push	{r7}
 801039a:	b083      	sub	sp, #12
 801039c:	af00      	add	r7, sp, #0
 801039e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80103a0:	bf00      	nop
 80103a2:	370c      	adds	r7, #12
 80103a4:	46bd      	mov	sp, r7
 80103a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103aa:	4770      	bx	lr

080103ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80103ac:	b480      	push	{r7}
 80103ae:	b083      	sub	sp, #12
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80103b4:	bf00      	nop
 80103b6:	370c      	adds	r7, #12
 80103b8:	46bd      	mov	sp, r7
 80103ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103be:	4770      	bx	lr

080103c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80103c0:	b580      	push	{r7, lr}
 80103c2:	b082      	sub	sp, #8
 80103c4:	af00      	add	r7, sp, #0
 80103c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d101      	bne.n	80103d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80103ce:	2301      	movs	r3, #1
 80103d0:	e03f      	b.n	8010452 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80103d8:	b2db      	uxtb	r3, r3
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d106      	bne.n	80103ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	2200      	movs	r2, #0
 80103e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80103e6:	6878      	ldr	r0, [r7, #4]
 80103e8:	f7fc feb6 	bl	800d158 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	2224      	movs	r2, #36	; 0x24
 80103f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	68da      	ldr	r2, [r3, #12]
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010402:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010404:	6878      	ldr	r0, [r7, #4]
 8010406:	f001 f8cb 	bl	80115a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	691a      	ldr	r2, [r3, #16]
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010418:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	695a      	ldr	r2, [r3, #20]
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010428:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	68da      	ldr	r2, [r3, #12]
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010438:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	2200      	movs	r2, #0
 801043e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	2220      	movs	r2, #32
 8010444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	2220      	movs	r2, #32
 801044c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8010450:	2300      	movs	r3, #0
}
 8010452:	4618      	mov	r0, r3
 8010454:	3708      	adds	r7, #8
 8010456:	46bd      	mov	sp, r7
 8010458:	bd80      	pop	{r7, pc}

0801045a <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 801045a:	b580      	push	{r7, lr}
 801045c:	b082      	sub	sp, #8
 801045e:	af00      	add	r7, sp, #0
 8010460:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	2b00      	cmp	r3, #0
 8010466:	d101      	bne.n	801046c <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8010468:	2301      	movs	r3, #1
 801046a:	e047      	b.n	80104fc <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010472:	b2db      	uxtb	r3, r3
 8010474:	2b00      	cmp	r3, #0
 8010476:	d106      	bne.n	8010486 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	2200      	movs	r2, #0
 801047c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010480:	6878      	ldr	r0, [r7, #4]
 8010482:	f7fc fe69 	bl	800d158 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	2224      	movs	r2, #36	; 0x24
 801048a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	68da      	ldr	r2, [r3, #12]
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801049c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 801049e:	6878      	ldr	r0, [r7, #4]
 80104a0:	f001 f87e 	bl	80115a0 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	691a      	ldr	r2, [r3, #16]
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80104b2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	695a      	ldr	r2, [r3, #20]
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80104c2:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	695a      	ldr	r2, [r3, #20]
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	f042 0208 	orr.w	r2, r2, #8
 80104d2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	68da      	ldr	r2, [r3, #12]
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80104e2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	2200      	movs	r2, #0
 80104e8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	2220      	movs	r2, #32
 80104ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	2220      	movs	r2, #32
 80104f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80104fa:	2300      	movs	r3, #0
}
 80104fc:	4618      	mov	r0, r3
 80104fe:	3708      	adds	r7, #8
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}

08010504 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b08a      	sub	sp, #40	; 0x28
 8010508:	af02      	add	r7, sp, #8
 801050a:	60f8      	str	r0, [r7, #12]
 801050c:	60b9      	str	r1, [r7, #8]
 801050e:	603b      	str	r3, [r7, #0]
 8010510:	4613      	mov	r3, r2
 8010512:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8010514:	2300      	movs	r3, #0
 8010516:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801051e:	b2db      	uxtb	r3, r3
 8010520:	2b20      	cmp	r3, #32
 8010522:	d17c      	bne.n	801061e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8010524:	68bb      	ldr	r3, [r7, #8]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d002      	beq.n	8010530 <HAL_UART_Transmit+0x2c>
 801052a:	88fb      	ldrh	r3, [r7, #6]
 801052c:	2b00      	cmp	r3, #0
 801052e:	d101      	bne.n	8010534 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8010530:	2301      	movs	r3, #1
 8010532:	e075      	b.n	8010620 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801053a:	2b01      	cmp	r3, #1
 801053c:	d101      	bne.n	8010542 <HAL_UART_Transmit+0x3e>
 801053e:	2302      	movs	r3, #2
 8010540:	e06e      	b.n	8010620 <HAL_UART_Transmit+0x11c>
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	2201      	movs	r2, #1
 8010546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	2200      	movs	r2, #0
 801054e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	2221      	movs	r2, #33	; 0x21
 8010554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010558:	f7fc ff7c 	bl	800d454 <HAL_GetTick>
 801055c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	88fa      	ldrh	r2, [r7, #6]
 8010562:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	88fa      	ldrh	r2, [r7, #6]
 8010568:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801056a:	68fb      	ldr	r3, [r7, #12]
 801056c:	689b      	ldr	r3, [r3, #8]
 801056e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010572:	d108      	bne.n	8010586 <HAL_UART_Transmit+0x82>
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	691b      	ldr	r3, [r3, #16]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d104      	bne.n	8010586 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 801057c:	2300      	movs	r3, #0
 801057e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010580:	68bb      	ldr	r3, [r7, #8]
 8010582:	61bb      	str	r3, [r7, #24]
 8010584:	e003      	b.n	801058e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8010586:	68bb      	ldr	r3, [r7, #8]
 8010588:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 801058a:	2300      	movs	r3, #0
 801058c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801058e:	68fb      	ldr	r3, [r7, #12]
 8010590:	2200      	movs	r2, #0
 8010592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8010596:	e02a      	b.n	80105ee <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	9300      	str	r3, [sp, #0]
 801059c:	697b      	ldr	r3, [r7, #20]
 801059e:	2200      	movs	r2, #0
 80105a0:	2180      	movs	r1, #128	; 0x80
 80105a2:	68f8      	ldr	r0, [r7, #12]
 80105a4:	f000 fd2d 	bl	8011002 <UART_WaitOnFlagUntilTimeout>
 80105a8:	4603      	mov	r3, r0
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d001      	beq.n	80105b2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80105ae:	2303      	movs	r3, #3
 80105b0:	e036      	b.n	8010620 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80105b2:	69fb      	ldr	r3, [r7, #28]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d10b      	bne.n	80105d0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80105b8:	69bb      	ldr	r3, [r7, #24]
 80105ba:	881b      	ldrh	r3, [r3, #0]
 80105bc:	461a      	mov	r2, r3
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80105c6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80105c8:	69bb      	ldr	r3, [r7, #24]
 80105ca:	3302      	adds	r3, #2
 80105cc:	61bb      	str	r3, [r7, #24]
 80105ce:	e007      	b.n	80105e0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80105d0:	69fb      	ldr	r3, [r7, #28]
 80105d2:	781a      	ldrb	r2, [r3, #0]
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80105da:	69fb      	ldr	r3, [r7, #28]
 80105dc:	3301      	adds	r3, #1
 80105de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80105e4:	b29b      	uxth	r3, r3
 80105e6:	3b01      	subs	r3, #1
 80105e8:	b29a      	uxth	r2, r3
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80105f2:	b29b      	uxth	r3, r3
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d1cf      	bne.n	8010598 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	9300      	str	r3, [sp, #0]
 80105fc:	697b      	ldr	r3, [r7, #20]
 80105fe:	2200      	movs	r2, #0
 8010600:	2140      	movs	r1, #64	; 0x40
 8010602:	68f8      	ldr	r0, [r7, #12]
 8010604:	f000 fcfd 	bl	8011002 <UART_WaitOnFlagUntilTimeout>
 8010608:	4603      	mov	r3, r0
 801060a:	2b00      	cmp	r3, #0
 801060c:	d001      	beq.n	8010612 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 801060e:	2303      	movs	r3, #3
 8010610:	e006      	b.n	8010620 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	2220      	movs	r2, #32
 8010616:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 801061a:	2300      	movs	r3, #0
 801061c:	e000      	b.n	8010620 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 801061e:	2302      	movs	r3, #2
  }
}
 8010620:	4618      	mov	r0, r3
 8010622:	3720      	adds	r7, #32
 8010624:	46bd      	mov	sp, r7
 8010626:	bd80      	pop	{r7, pc}

08010628 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b08c      	sub	sp, #48	; 0x30
 801062c:	af00      	add	r7, sp, #0
 801062e:	60f8      	str	r0, [r7, #12]
 8010630:	60b9      	str	r1, [r7, #8]
 8010632:	4613      	mov	r3, r2
 8010634:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801063c:	b2db      	uxtb	r3, r3
 801063e:	2b20      	cmp	r3, #32
 8010640:	d165      	bne.n	801070e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8010642:	68bb      	ldr	r3, [r7, #8]
 8010644:	2b00      	cmp	r3, #0
 8010646:	d002      	beq.n	801064e <HAL_UART_Transmit_DMA+0x26>
 8010648:	88fb      	ldrh	r3, [r7, #6]
 801064a:	2b00      	cmp	r3, #0
 801064c:	d101      	bne.n	8010652 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 801064e:	2301      	movs	r3, #1
 8010650:	e05e      	b.n	8010710 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010658:	2b01      	cmp	r3, #1
 801065a:	d101      	bne.n	8010660 <HAL_UART_Transmit_DMA+0x38>
 801065c:	2302      	movs	r3, #2
 801065e:	e057      	b.n	8010710 <HAL_UART_Transmit_DMA+0xe8>
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	2201      	movs	r2, #1
 8010664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8010668:	68ba      	ldr	r2, [r7, #8]
 801066a:	68fb      	ldr	r3, [r7, #12]
 801066c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	88fa      	ldrh	r2, [r7, #6]
 8010672:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	88fa      	ldrh	r2, [r7, #6]
 8010678:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	2200      	movs	r2, #0
 801067e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	2221      	movs	r2, #33	; 0x21
 8010684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801068c:	4a22      	ldr	r2, [pc, #136]	; (8010718 <HAL_UART_Transmit_DMA+0xf0>)
 801068e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010694:	4a21      	ldr	r2, [pc, #132]	; (801071c <HAL_UART_Transmit_DMA+0xf4>)
 8010696:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801069c:	4a20      	ldr	r2, [pc, #128]	; (8010720 <HAL_UART_Transmit_DMA+0xf8>)
 801069e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80106a4:	2200      	movs	r2, #0
 80106a6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80106a8:	f107 0308 	add.w	r3, r7, #8
 80106ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80106b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106b4:	6819      	ldr	r1, [r3, #0]
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	3304      	adds	r3, #4
 80106bc:	461a      	mov	r2, r3
 80106be:	88fb      	ldrh	r3, [r7, #6]
 80106c0:	f7fd ff5a 	bl	800e578 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80106cc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	2200      	movs	r2, #0
 80106d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	3314      	adds	r3, #20
 80106dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106de:	69bb      	ldr	r3, [r7, #24]
 80106e0:	e853 3f00 	ldrex	r3, [r3]
 80106e4:	617b      	str	r3, [r7, #20]
   return(result);
 80106e6:	697b      	ldr	r3, [r7, #20]
 80106e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80106ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	3314      	adds	r3, #20
 80106f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80106f6:	627a      	str	r2, [r7, #36]	; 0x24
 80106f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106fa:	6a39      	ldr	r1, [r7, #32]
 80106fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80106fe:	e841 2300 	strex	r3, r2, [r1]
 8010702:	61fb      	str	r3, [r7, #28]
   return(result);
 8010704:	69fb      	ldr	r3, [r7, #28]
 8010706:	2b00      	cmp	r3, #0
 8010708:	d1e5      	bne.n	80106d6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 801070a:	2300      	movs	r3, #0
 801070c:	e000      	b.n	8010710 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 801070e:	2302      	movs	r3, #2
  }
}
 8010710:	4618      	mov	r0, r3
 8010712:	3730      	adds	r7, #48	; 0x30
 8010714:	46bd      	mov	sp, r7
 8010716:	bd80      	pop	{r7, pc}
 8010718:	08010d5d 	.word	0x08010d5d
 801071c:	08010df7 	.word	0x08010df7
 8010720:	08010f6f 	.word	0x08010f6f

08010724 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010724:	b580      	push	{r7, lr}
 8010726:	b084      	sub	sp, #16
 8010728:	af00      	add	r7, sp, #0
 801072a:	60f8      	str	r0, [r7, #12]
 801072c:	60b9      	str	r1, [r7, #8]
 801072e:	4613      	mov	r3, r2
 8010730:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010738:	b2db      	uxtb	r3, r3
 801073a:	2b20      	cmp	r3, #32
 801073c:	d11d      	bne.n	801077a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 801073e:	68bb      	ldr	r3, [r7, #8]
 8010740:	2b00      	cmp	r3, #0
 8010742:	d002      	beq.n	801074a <HAL_UART_Receive_DMA+0x26>
 8010744:	88fb      	ldrh	r3, [r7, #6]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d101      	bne.n	801074e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 801074a:	2301      	movs	r3, #1
 801074c:	e016      	b.n	801077c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010754:	2b01      	cmp	r3, #1
 8010756:	d101      	bne.n	801075c <HAL_UART_Receive_DMA+0x38>
 8010758:	2302      	movs	r3, #2
 801075a:	e00f      	b.n	801077c <HAL_UART_Receive_DMA+0x58>
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	2201      	movs	r2, #1
 8010760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	2200      	movs	r2, #0
 8010768:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 801076a:	88fb      	ldrh	r3, [r7, #6]
 801076c:	461a      	mov	r2, r3
 801076e:	68b9      	ldr	r1, [r7, #8]
 8010770:	68f8      	ldr	r0, [r7, #12]
 8010772:	f000 fcb5 	bl	80110e0 <UART_Start_Receive_DMA>
 8010776:	4603      	mov	r3, r0
 8010778:	e000      	b.n	801077c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 801077a:	2302      	movs	r3, #2
  }
}
 801077c:	4618      	mov	r0, r3
 801077e:	3710      	adds	r7, #16
 8010780:	46bd      	mov	sp, r7
 8010782:	bd80      	pop	{r7, pc}

08010784 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010784:	b580      	push	{r7, lr}
 8010786:	b0ba      	sub	sp, #232	; 0xe8
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	68db      	ldr	r3, [r3, #12]
 801079c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	695b      	ldr	r3, [r3, #20]
 80107a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80107aa:	2300      	movs	r3, #0
 80107ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80107b0:	2300      	movs	r3, #0
 80107b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80107b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107ba:	f003 030f 	and.w	r3, r3, #15
 80107be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80107c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d10f      	bne.n	80107ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80107ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107ce:	f003 0320 	and.w	r3, r3, #32
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d009      	beq.n	80107ea <HAL_UART_IRQHandler+0x66>
 80107d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107da:	f003 0320 	and.w	r3, r3, #32
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d003      	beq.n	80107ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80107e2:	6878      	ldr	r0, [r7, #4]
 80107e4:	f000 fe21 	bl	801142a <UART_Receive_IT>
      return;
 80107e8:	e256      	b.n	8010c98 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80107ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	f000 80de 	beq.w	80109b0 <HAL_UART_IRQHandler+0x22c>
 80107f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80107f8:	f003 0301 	and.w	r3, r3, #1
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d106      	bne.n	801080e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8010800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010804:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8010808:	2b00      	cmp	r3, #0
 801080a:	f000 80d1 	beq.w	80109b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 801080e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010812:	f003 0301 	and.w	r3, r3, #1
 8010816:	2b00      	cmp	r3, #0
 8010818:	d00b      	beq.n	8010832 <HAL_UART_IRQHandler+0xae>
 801081a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801081e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010822:	2b00      	cmp	r3, #0
 8010824:	d005      	beq.n	8010832 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801082a:	f043 0201 	orr.w	r2, r3, #1
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010836:	f003 0304 	and.w	r3, r3, #4
 801083a:	2b00      	cmp	r3, #0
 801083c:	d00b      	beq.n	8010856 <HAL_UART_IRQHandler+0xd2>
 801083e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010842:	f003 0301 	and.w	r3, r3, #1
 8010846:	2b00      	cmp	r3, #0
 8010848:	d005      	beq.n	8010856 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801084e:	f043 0202 	orr.w	r2, r3, #2
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801085a:	f003 0302 	and.w	r3, r3, #2
 801085e:	2b00      	cmp	r3, #0
 8010860:	d00b      	beq.n	801087a <HAL_UART_IRQHandler+0xf6>
 8010862:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010866:	f003 0301 	and.w	r3, r3, #1
 801086a:	2b00      	cmp	r3, #0
 801086c:	d005      	beq.n	801087a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010872:	f043 0204 	orr.w	r2, r3, #4
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 801087a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801087e:	f003 0308 	and.w	r3, r3, #8
 8010882:	2b00      	cmp	r3, #0
 8010884:	d011      	beq.n	80108aa <HAL_UART_IRQHandler+0x126>
 8010886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801088a:	f003 0320 	and.w	r3, r3, #32
 801088e:	2b00      	cmp	r3, #0
 8010890:	d105      	bne.n	801089e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8010892:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010896:	f003 0301 	and.w	r3, r3, #1
 801089a:	2b00      	cmp	r3, #0
 801089c:	d005      	beq.n	80108aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108a2:	f043 0208 	orr.w	r2, r3, #8
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	f000 81ed 	beq.w	8010c8e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80108b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80108b8:	f003 0320 	and.w	r3, r3, #32
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d008      	beq.n	80108d2 <HAL_UART_IRQHandler+0x14e>
 80108c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80108c4:	f003 0320 	and.w	r3, r3, #32
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d002      	beq.n	80108d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80108cc:	6878      	ldr	r0, [r7, #4]
 80108ce:	f000 fdac 	bl	801142a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	695b      	ldr	r3, [r3, #20]
 80108d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80108dc:	2b40      	cmp	r3, #64	; 0x40
 80108de:	bf0c      	ite	eq
 80108e0:	2301      	moveq	r3, #1
 80108e2:	2300      	movne	r3, #0
 80108e4:	b2db      	uxtb	r3, r3
 80108e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108ee:	f003 0308 	and.w	r3, r3, #8
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d103      	bne.n	80108fe <HAL_UART_IRQHandler+0x17a>
 80108f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d04f      	beq.n	801099e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80108fe:	6878      	ldr	r0, [r7, #4]
 8010900:	f000 fcb4 	bl	801126c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	695b      	ldr	r3, [r3, #20]
 801090a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801090e:	2b40      	cmp	r3, #64	; 0x40
 8010910:	d141      	bne.n	8010996 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	3314      	adds	r3, #20
 8010918:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801091c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010920:	e853 3f00 	ldrex	r3, [r3]
 8010924:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8010928:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801092c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010930:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	3314      	adds	r3, #20
 801093a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 801093e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8010942:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010946:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 801094a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801094e:	e841 2300 	strex	r3, r2, [r1]
 8010952:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8010956:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801095a:	2b00      	cmp	r3, #0
 801095c:	d1d9      	bne.n	8010912 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010962:	2b00      	cmp	r3, #0
 8010964:	d013      	beq.n	801098e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801096a:	4a7d      	ldr	r2, [pc, #500]	; (8010b60 <HAL_UART_IRQHandler+0x3dc>)
 801096c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010972:	4618      	mov	r0, r3
 8010974:	f7fd fec8 	bl	800e708 <HAL_DMA_Abort_IT>
 8010978:	4603      	mov	r3, r0
 801097a:	2b00      	cmp	r3, #0
 801097c:	d016      	beq.n	80109ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010982:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010984:	687a      	ldr	r2, [r7, #4]
 8010986:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8010988:	4610      	mov	r0, r2
 801098a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801098c:	e00e      	b.n	80109ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801098e:	6878      	ldr	r0, [r7, #4]
 8010990:	f000 f99a 	bl	8010cc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010994:	e00a      	b.n	80109ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010996:	6878      	ldr	r0, [r7, #4]
 8010998:	f000 f996 	bl	8010cc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801099c:	e006      	b.n	80109ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801099e:	6878      	ldr	r0, [r7, #4]
 80109a0:	f000 f992 	bl	8010cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	2200      	movs	r2, #0
 80109a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80109aa:	e170      	b.n	8010c8e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80109ac:	bf00      	nop
    return;
 80109ae:	e16e      	b.n	8010c8e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109b4:	2b01      	cmp	r3, #1
 80109b6:	f040 814a 	bne.w	8010c4e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80109ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80109be:	f003 0310 	and.w	r3, r3, #16
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	f000 8143 	beq.w	8010c4e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80109c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80109cc:	f003 0310 	and.w	r3, r3, #16
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	f000 813c 	beq.w	8010c4e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80109d6:	2300      	movs	r3, #0
 80109d8:	60bb      	str	r3, [r7, #8]
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	60bb      	str	r3, [r7, #8]
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	685b      	ldr	r3, [r3, #4]
 80109e8:	60bb      	str	r3, [r7, #8]
 80109ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	695b      	ldr	r3, [r3, #20]
 80109f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80109f6:	2b40      	cmp	r3, #64	; 0x40
 80109f8:	f040 80b4 	bne.w	8010b64 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	685b      	ldr	r3, [r3, #4]
 8010a04:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010a08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	f000 8140 	beq.w	8010c92 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8010a16:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010a1a:	429a      	cmp	r2, r3
 8010a1c:	f080 8139 	bcs.w	8010c92 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010a26:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010a2c:	69db      	ldr	r3, [r3, #28]
 8010a2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010a32:	f000 8088 	beq.w	8010b46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	330c      	adds	r3, #12
 8010a3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010a44:	e853 3f00 	ldrex	r3, [r3]
 8010a48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8010a4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010a50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010a54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	681b      	ldr	r3, [r3, #0]
 8010a5c:	330c      	adds	r3, #12
 8010a5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8010a62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8010a66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8010a6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8010a72:	e841 2300 	strex	r3, r2, [r1]
 8010a76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8010a7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d1d9      	bne.n	8010a36 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	3314      	adds	r3, #20
 8010a88:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8010a8c:	e853 3f00 	ldrex	r3, [r3]
 8010a90:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8010a92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010a94:	f023 0301 	bic.w	r3, r3, #1
 8010a98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	3314      	adds	r3, #20
 8010aa2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8010aa6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8010aaa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010aac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8010aae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010ab2:	e841 2300 	strex	r3, r2, [r1]
 8010ab6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8010ab8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d1e1      	bne.n	8010a82 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	3314      	adds	r3, #20
 8010ac4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ac6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010ac8:	e853 3f00 	ldrex	r3, [r3]
 8010acc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8010ace:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010ad0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010ad4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	3314      	adds	r3, #20
 8010ade:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8010ae2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8010ae4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ae6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010ae8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010aea:	e841 2300 	strex	r3, r2, [r1]
 8010aee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8010af0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d1e3      	bne.n	8010abe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	2220      	movs	r2, #32
 8010afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	2200      	movs	r2, #0
 8010b02:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	330c      	adds	r3, #12
 8010b0a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b0e:	e853 3f00 	ldrex	r3, [r3]
 8010b12:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8010b14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010b16:	f023 0310 	bic.w	r3, r3, #16
 8010b1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	330c      	adds	r3, #12
 8010b24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8010b28:	65ba      	str	r2, [r7, #88]	; 0x58
 8010b2a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010b2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010b30:	e841 2300 	strex	r3, r2, [r1]
 8010b34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010b36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d1e3      	bne.n	8010b04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010b40:	4618      	mov	r0, r3
 8010b42:	f7fd fd71 	bl	800e628 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8010b4e:	b29b      	uxth	r3, r3
 8010b50:	1ad3      	subs	r3, r2, r3
 8010b52:	b29b      	uxth	r3, r3
 8010b54:	4619      	mov	r1, r3
 8010b56:	6878      	ldr	r0, [r7, #4]
 8010b58:	f000 f8c0 	bl	8010cdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8010b5c:	e099      	b.n	8010c92 <HAL_UART_IRQHandler+0x50e>
 8010b5e:	bf00      	nop
 8010b60:	08011333 	.word	0x08011333
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8010b6c:	b29b      	uxth	r3, r3
 8010b6e:	1ad3      	subs	r3, r2, r3
 8010b70:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8010b78:	b29b      	uxth	r3, r3
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	f000 808b 	beq.w	8010c96 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8010b80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	f000 8086 	beq.w	8010c96 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	681b      	ldr	r3, [r3, #0]
 8010b8e:	330c      	adds	r3, #12
 8010b90:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b94:	e853 3f00 	ldrex	r3, [r3]
 8010b98:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010b9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010ba0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	330c      	adds	r3, #12
 8010baa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8010bae:	647a      	str	r2, [r7, #68]	; 0x44
 8010bb0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bb2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010bb4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010bb6:	e841 2300 	strex	r3, r2, [r1]
 8010bba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d1e3      	bne.n	8010b8a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	681b      	ldr	r3, [r3, #0]
 8010bc6:	3314      	adds	r3, #20
 8010bc8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bcc:	e853 3f00 	ldrex	r3, [r3]
 8010bd0:	623b      	str	r3, [r7, #32]
   return(result);
 8010bd2:	6a3b      	ldr	r3, [r7, #32]
 8010bd4:	f023 0301 	bic.w	r3, r3, #1
 8010bd8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	3314      	adds	r3, #20
 8010be2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8010be6:	633a      	str	r2, [r7, #48]	; 0x30
 8010be8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010bea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010bec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010bee:	e841 2300 	strex	r3, r2, [r1]
 8010bf2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d1e3      	bne.n	8010bc2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	2220      	movs	r2, #32
 8010bfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	2200      	movs	r2, #0
 8010c06:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	330c      	adds	r3, #12
 8010c0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c10:	693b      	ldr	r3, [r7, #16]
 8010c12:	e853 3f00 	ldrex	r3, [r3]
 8010c16:	60fb      	str	r3, [r7, #12]
   return(result);
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	f023 0310 	bic.w	r3, r3, #16
 8010c1e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	330c      	adds	r3, #12
 8010c28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8010c2c:	61fa      	str	r2, [r7, #28]
 8010c2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c30:	69b9      	ldr	r1, [r7, #24]
 8010c32:	69fa      	ldr	r2, [r7, #28]
 8010c34:	e841 2300 	strex	r3, r2, [r1]
 8010c38:	617b      	str	r3, [r7, #20]
   return(result);
 8010c3a:	697b      	ldr	r3, [r7, #20]
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d1e3      	bne.n	8010c08 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010c40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010c44:	4619      	mov	r1, r3
 8010c46:	6878      	ldr	r0, [r7, #4]
 8010c48:	f000 f848 	bl	8010cdc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8010c4c:	e023      	b.n	8010c96 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8010c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d009      	beq.n	8010c6e <HAL_UART_IRQHandler+0x4ea>
 8010c5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d003      	beq.n	8010c6e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8010c66:	6878      	ldr	r0, [r7, #4]
 8010c68:	f000 fb77 	bl	801135a <UART_Transmit_IT>
    return;
 8010c6c:	e014      	b.n	8010c98 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8010c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d00e      	beq.n	8010c98 <HAL_UART_IRQHandler+0x514>
 8010c7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d008      	beq.n	8010c98 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8010c86:	6878      	ldr	r0, [r7, #4]
 8010c88:	f000 fbb7 	bl	80113fa <UART_EndTransmit_IT>
    return;
 8010c8c:	e004      	b.n	8010c98 <HAL_UART_IRQHandler+0x514>
    return;
 8010c8e:	bf00      	nop
 8010c90:	e002      	b.n	8010c98 <HAL_UART_IRQHandler+0x514>
      return;
 8010c92:	bf00      	nop
 8010c94:	e000      	b.n	8010c98 <HAL_UART_IRQHandler+0x514>
      return;
 8010c96:	bf00      	nop
  }
}
 8010c98:	37e8      	adds	r7, #232	; 0xe8
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	bd80      	pop	{r7, pc}
 8010c9e:	bf00      	nop

08010ca0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010ca0:	b480      	push	{r7}
 8010ca2:	b083      	sub	sp, #12
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8010ca8:	bf00      	nop
 8010caa:	370c      	adds	r7, #12
 8010cac:	46bd      	mov	sp, r7
 8010cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb2:	4770      	bx	lr

08010cb4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010cb4:	b480      	push	{r7}
 8010cb6:	b083      	sub	sp, #12
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8010cbc:	bf00      	nop
 8010cbe:	370c      	adds	r7, #12
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc6:	4770      	bx	lr

08010cc8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010cc8:	b480      	push	{r7}
 8010cca:	b083      	sub	sp, #12
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8010cd0:	bf00      	nop
 8010cd2:	370c      	adds	r7, #12
 8010cd4:	46bd      	mov	sp, r7
 8010cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cda:	4770      	bx	lr

08010cdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010cdc:	b480      	push	{r7}
 8010cde:	b083      	sub	sp, #12
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	6078      	str	r0, [r7, #4]
 8010ce4:	460b      	mov	r3, r1
 8010ce6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010ce8:	bf00      	nop
 8010cea:	370c      	adds	r7, #12
 8010cec:	46bd      	mov	sp, r7
 8010cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf2:	4770      	bx	lr

08010cf4 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8010cf4:	b480      	push	{r7}
 8010cf6:	b085      	sub	sp, #20
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8010cfc:	2300      	movs	r3, #0
 8010cfe:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010d06:	2b01      	cmp	r3, #1
 8010d08:	d101      	bne.n	8010d0e <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8010d0a:	2302      	movs	r3, #2
 8010d0c:	e020      	b.n	8010d50 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	2201      	movs	r2, #1
 8010d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  huart->gState = HAL_UART_STATE_BUSY;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	2224      	movs	r2, #36	; 0x24
 8010d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	68db      	ldr	r3, [r3, #12]
 8010d24:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	f023 030c 	bic.w	r3, r3, #12
 8010d2c:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	f043 0308 	orr.w	r3, r3, #8
 8010d34:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	68fa      	ldr	r2, [r7, #12]
 8010d3c:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	2220      	movs	r2, #32
 8010d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	2200      	movs	r2, #0
 8010d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010d4e:	2300      	movs	r3, #0
}
 8010d50:	4618      	mov	r0, r3
 8010d52:	3714      	adds	r7, #20
 8010d54:	46bd      	mov	sp, r7
 8010d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5a:	4770      	bx	lr

08010d5c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b090      	sub	sp, #64	; 0x40
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d68:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d137      	bne.n	8010de8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8010d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d7a:	2200      	movs	r2, #0
 8010d7c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	3314      	adds	r3, #20
 8010d84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d88:	e853 3f00 	ldrex	r3, [r3]
 8010d8c:	623b      	str	r3, [r7, #32]
   return(result);
 8010d8e:	6a3b      	ldr	r3, [r7, #32]
 8010d90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010d94:	63bb      	str	r3, [r7, #56]	; 0x38
 8010d96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	3314      	adds	r3, #20
 8010d9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010d9e:	633a      	str	r2, [r7, #48]	; 0x30
 8010da0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010da2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010da4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010da6:	e841 2300 	strex	r3, r2, [r1]
 8010daa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d1e5      	bne.n	8010d7e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010db2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	330c      	adds	r3, #12
 8010db8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dba:	693b      	ldr	r3, [r7, #16]
 8010dbc:	e853 3f00 	ldrex	r3, [r3]
 8010dc0:	60fb      	str	r3, [r7, #12]
   return(result);
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010dc8:	637b      	str	r3, [r7, #52]	; 0x34
 8010dca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	330c      	adds	r3, #12
 8010dd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010dd2:	61fa      	str	r2, [r7, #28]
 8010dd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dd6:	69b9      	ldr	r1, [r7, #24]
 8010dd8:	69fa      	ldr	r2, [r7, #28]
 8010dda:	e841 2300 	strex	r3, r2, [r1]
 8010dde:	617b      	str	r3, [r7, #20]
   return(result);
 8010de0:	697b      	ldr	r3, [r7, #20]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d1e5      	bne.n	8010db2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010de6:	e002      	b.n	8010dee <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8010de8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8010dea:	f7f9 fed7 	bl	800ab9c <HAL_UART_TxCpltCallback>
}
 8010dee:	bf00      	nop
 8010df0:	3740      	adds	r7, #64	; 0x40
 8010df2:	46bd      	mov	sp, r7
 8010df4:	bd80      	pop	{r7, pc}

08010df6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010df6:	b580      	push	{r7, lr}
 8010df8:	b084      	sub	sp, #16
 8010dfa:	af00      	add	r7, sp, #0
 8010dfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010e02:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010e04:	68f8      	ldr	r0, [r7, #12]
 8010e06:	f7ff ff4b 	bl	8010ca0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010e0a:	bf00      	nop
 8010e0c:	3710      	adds	r7, #16
 8010e0e:	46bd      	mov	sp, r7
 8010e10:	bd80      	pop	{r7, pc}

08010e12 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010e12:	b580      	push	{r7, lr}
 8010e14:	b09c      	sub	sp, #112	; 0x70
 8010e16:	af00      	add	r7, sp, #0
 8010e18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010e1e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d172      	bne.n	8010f14 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8010e2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010e30:	2200      	movs	r2, #0
 8010e32:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010e34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	330c      	adds	r3, #12
 8010e3a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010e3e:	e853 3f00 	ldrex	r3, [r3]
 8010e42:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8010e44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010e46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010e4a:	66bb      	str	r3, [r7, #104]	; 0x68
 8010e4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010e4e:	681b      	ldr	r3, [r3, #0]
 8010e50:	330c      	adds	r3, #12
 8010e52:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8010e54:	65ba      	str	r2, [r7, #88]	; 0x58
 8010e56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010e5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010e5c:	e841 2300 	strex	r3, r2, [r1]
 8010e60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d1e5      	bne.n	8010e34 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010e68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	3314      	adds	r3, #20
 8010e6e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e72:	e853 3f00 	ldrex	r3, [r3]
 8010e76:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e7a:	f023 0301 	bic.w	r3, r3, #1
 8010e7e:	667b      	str	r3, [r7, #100]	; 0x64
 8010e80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	3314      	adds	r3, #20
 8010e86:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8010e88:	647a      	str	r2, [r7, #68]	; 0x44
 8010e8a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e8c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010e8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010e90:	e841 2300 	strex	r3, r2, [r1]
 8010e94:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010e96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d1e5      	bne.n	8010e68 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010e9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	3314      	adds	r3, #20
 8010ea2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ea6:	e853 3f00 	ldrex	r3, [r3]
 8010eaa:	623b      	str	r3, [r7, #32]
   return(result);
 8010eac:	6a3b      	ldr	r3, [r7, #32]
 8010eae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010eb2:	663b      	str	r3, [r7, #96]	; 0x60
 8010eb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	3314      	adds	r3, #20
 8010eba:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010ebc:	633a      	str	r2, [r7, #48]	; 0x30
 8010ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ec0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010ec2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010ec4:	e841 2300 	strex	r3, r2, [r1]
 8010ec8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d1e5      	bne.n	8010e9c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010ed2:	2220      	movs	r2, #32
 8010ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010ed8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010edc:	2b01      	cmp	r3, #1
 8010ede:	d119      	bne.n	8010f14 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010ee0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	330c      	adds	r3, #12
 8010ee6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ee8:	693b      	ldr	r3, [r7, #16]
 8010eea:	e853 3f00 	ldrex	r3, [r3]
 8010eee:	60fb      	str	r3, [r7, #12]
   return(result);
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	f023 0310 	bic.w	r3, r3, #16
 8010ef6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010ef8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	330c      	adds	r3, #12
 8010efe:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010f00:	61fa      	str	r2, [r7, #28]
 8010f02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f04:	69b9      	ldr	r1, [r7, #24]
 8010f06:	69fa      	ldr	r2, [r7, #28]
 8010f08:	e841 2300 	strex	r3, r2, [r1]
 8010f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8010f0e:	697b      	ldr	r3, [r7, #20]
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d1e5      	bne.n	8010ee0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f18:	2b01      	cmp	r3, #1
 8010f1a:	d106      	bne.n	8010f2a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010f1e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8010f20:	4619      	mov	r1, r3
 8010f22:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8010f24:	f7ff feda 	bl	8010cdc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010f28:	e002      	b.n	8010f30 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8010f2a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8010f2c:	f7f9 fe48 	bl	800abc0 <HAL_UART_RxCpltCallback>
}
 8010f30:	bf00      	nop
 8010f32:	3770      	adds	r7, #112	; 0x70
 8010f34:	46bd      	mov	sp, r7
 8010f36:	bd80      	pop	{r7, pc}

08010f38 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010f38:	b580      	push	{r7, lr}
 8010f3a:	b084      	sub	sp, #16
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f44:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f4a:	2b01      	cmp	r3, #1
 8010f4c:	d108      	bne.n	8010f60 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8010f52:	085b      	lsrs	r3, r3, #1
 8010f54:	b29b      	uxth	r3, r3
 8010f56:	4619      	mov	r1, r3
 8010f58:	68f8      	ldr	r0, [r7, #12]
 8010f5a:	f7ff febf 	bl	8010cdc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010f5e:	e002      	b.n	8010f66 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8010f60:	68f8      	ldr	r0, [r7, #12]
 8010f62:	f7ff fea7 	bl	8010cb4 <HAL_UART_RxHalfCpltCallback>
}
 8010f66:	bf00      	nop
 8010f68:	3710      	adds	r7, #16
 8010f6a:	46bd      	mov	sp, r7
 8010f6c:	bd80      	pop	{r7, pc}

08010f6e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010f6e:	b580      	push	{r7, lr}
 8010f70:	b084      	sub	sp, #16
 8010f72:	af00      	add	r7, sp, #0
 8010f74:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8010f76:	2300      	movs	r3, #0
 8010f78:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f7e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8010f80:	68bb      	ldr	r3, [r7, #8]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	695b      	ldr	r3, [r3, #20]
 8010f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010f8a:	2b80      	cmp	r3, #128	; 0x80
 8010f8c:	bf0c      	ite	eq
 8010f8e:	2301      	moveq	r3, #1
 8010f90:	2300      	movne	r3, #0
 8010f92:	b2db      	uxtb	r3, r3
 8010f94:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8010f96:	68bb      	ldr	r3, [r7, #8]
 8010f98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010f9c:	b2db      	uxtb	r3, r3
 8010f9e:	2b21      	cmp	r3, #33	; 0x21
 8010fa0:	d108      	bne.n	8010fb4 <UART_DMAError+0x46>
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	d005      	beq.n	8010fb4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8010fa8:	68bb      	ldr	r3, [r7, #8]
 8010faa:	2200      	movs	r2, #0
 8010fac:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8010fae:	68b8      	ldr	r0, [r7, #8]
 8010fb0:	f000 f934 	bl	801121c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010fb4:	68bb      	ldr	r3, [r7, #8]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	695b      	ldr	r3, [r3, #20]
 8010fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010fbe:	2b40      	cmp	r3, #64	; 0x40
 8010fc0:	bf0c      	ite	eq
 8010fc2:	2301      	moveq	r3, #1
 8010fc4:	2300      	movne	r3, #0
 8010fc6:	b2db      	uxtb	r3, r3
 8010fc8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8010fca:	68bb      	ldr	r3, [r7, #8]
 8010fcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8010fd0:	b2db      	uxtb	r3, r3
 8010fd2:	2b22      	cmp	r3, #34	; 0x22
 8010fd4:	d108      	bne.n	8010fe8 <UART_DMAError+0x7a>
 8010fd6:	68fb      	ldr	r3, [r7, #12]
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d005      	beq.n	8010fe8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8010fdc:	68bb      	ldr	r3, [r7, #8]
 8010fde:	2200      	movs	r2, #0
 8010fe0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8010fe2:	68b8      	ldr	r0, [r7, #8]
 8010fe4:	f000 f942 	bl	801126c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010fe8:	68bb      	ldr	r3, [r7, #8]
 8010fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fec:	f043 0210 	orr.w	r2, r3, #16
 8010ff0:	68bb      	ldr	r3, [r7, #8]
 8010ff2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010ff4:	68b8      	ldr	r0, [r7, #8]
 8010ff6:	f7ff fe67 	bl	8010cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010ffa:	bf00      	nop
 8010ffc:	3710      	adds	r7, #16
 8010ffe:	46bd      	mov	sp, r7
 8011000:	bd80      	pop	{r7, pc}

08011002 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8011002:	b580      	push	{r7, lr}
 8011004:	b090      	sub	sp, #64	; 0x40
 8011006:	af00      	add	r7, sp, #0
 8011008:	60f8      	str	r0, [r7, #12]
 801100a:	60b9      	str	r1, [r7, #8]
 801100c:	603b      	str	r3, [r7, #0]
 801100e:	4613      	mov	r3, r2
 8011010:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011012:	e050      	b.n	80110b6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011014:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011016:	f1b3 3fff 	cmp.w	r3, #4294967295
 801101a:	d04c      	beq.n	80110b6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 801101c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801101e:	2b00      	cmp	r3, #0
 8011020:	d007      	beq.n	8011032 <UART_WaitOnFlagUntilTimeout+0x30>
 8011022:	f7fc fa17 	bl	800d454 <HAL_GetTick>
 8011026:	4602      	mov	r2, r0
 8011028:	683b      	ldr	r3, [r7, #0]
 801102a:	1ad3      	subs	r3, r2, r3
 801102c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801102e:	429a      	cmp	r2, r3
 8011030:	d241      	bcs.n	80110b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8011032:	68fb      	ldr	r3, [r7, #12]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	330c      	adds	r3, #12
 8011038:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801103a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801103c:	e853 3f00 	ldrex	r3, [r3]
 8011040:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011044:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8011048:	63fb      	str	r3, [r7, #60]	; 0x3c
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	330c      	adds	r3, #12
 8011050:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8011052:	637a      	str	r2, [r7, #52]	; 0x34
 8011054:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011056:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011058:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801105a:	e841 2300 	strex	r3, r2, [r1]
 801105e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8011060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011062:	2b00      	cmp	r3, #0
 8011064:	d1e5      	bne.n	8011032 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	3314      	adds	r3, #20
 801106c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801106e:	697b      	ldr	r3, [r7, #20]
 8011070:	e853 3f00 	ldrex	r3, [r3]
 8011074:	613b      	str	r3, [r7, #16]
   return(result);
 8011076:	693b      	ldr	r3, [r7, #16]
 8011078:	f023 0301 	bic.w	r3, r3, #1
 801107c:	63bb      	str	r3, [r7, #56]	; 0x38
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	3314      	adds	r3, #20
 8011084:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011086:	623a      	str	r2, [r7, #32]
 8011088:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801108a:	69f9      	ldr	r1, [r7, #28]
 801108c:	6a3a      	ldr	r2, [r7, #32]
 801108e:	e841 2300 	strex	r3, r2, [r1]
 8011092:	61bb      	str	r3, [r7, #24]
   return(result);
 8011094:	69bb      	ldr	r3, [r7, #24]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d1e5      	bne.n	8011066 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	2220      	movs	r2, #32
 801109e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	2220      	movs	r2, #32
 80110a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	2200      	movs	r2, #0
 80110ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80110b2:	2303      	movs	r3, #3
 80110b4:	e00f      	b.n	80110d6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	681a      	ldr	r2, [r3, #0]
 80110bc:	68bb      	ldr	r3, [r7, #8]
 80110be:	4013      	ands	r3, r2
 80110c0:	68ba      	ldr	r2, [r7, #8]
 80110c2:	429a      	cmp	r2, r3
 80110c4:	bf0c      	ite	eq
 80110c6:	2301      	moveq	r3, #1
 80110c8:	2300      	movne	r3, #0
 80110ca:	b2db      	uxtb	r3, r3
 80110cc:	461a      	mov	r2, r3
 80110ce:	79fb      	ldrb	r3, [r7, #7]
 80110d0:	429a      	cmp	r2, r3
 80110d2:	d09f      	beq.n	8011014 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80110d4:	2300      	movs	r3, #0
}
 80110d6:	4618      	mov	r0, r3
 80110d8:	3740      	adds	r7, #64	; 0x40
 80110da:	46bd      	mov	sp, r7
 80110dc:	bd80      	pop	{r7, pc}
	...

080110e0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b098      	sub	sp, #96	; 0x60
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	60f8      	str	r0, [r7, #12]
 80110e8:	60b9      	str	r1, [r7, #8]
 80110ea:	4613      	mov	r3, r2
 80110ec:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80110ee:	68ba      	ldr	r2, [r7, #8]
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	88fa      	ldrh	r2, [r7, #6]
 80110f8:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	2200      	movs	r2, #0
 80110fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	2222      	movs	r2, #34	; 0x22
 8011104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801110c:	4a40      	ldr	r2, [pc, #256]	; (8011210 <UART_Start_Receive_DMA+0x130>)
 801110e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011114:	4a3f      	ldr	r2, [pc, #252]	; (8011214 <UART_Start_Receive_DMA+0x134>)
 8011116:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801111c:	4a3e      	ldr	r2, [pc, #248]	; (8011218 <UART_Start_Receive_DMA+0x138>)
 801111e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011124:	2200      	movs	r2, #0
 8011126:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8011128:	f107 0308 	add.w	r3, r7, #8
 801112c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	681b      	ldr	r3, [r3, #0]
 8011136:	3304      	adds	r3, #4
 8011138:	4619      	mov	r1, r3
 801113a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801113c:	681a      	ldr	r2, [r3, #0]
 801113e:	88fb      	ldrh	r3, [r7, #6]
 8011140:	f7fd fa1a 	bl	800e578 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8011144:	2300      	movs	r3, #0
 8011146:	613b      	str	r3, [r7, #16]
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	613b      	str	r3, [r7, #16]
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	681b      	ldr	r3, [r3, #0]
 8011154:	685b      	ldr	r3, [r3, #4]
 8011156:	613b      	str	r3, [r7, #16]
 8011158:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	2200      	movs	r2, #0
 801115e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	691b      	ldr	r3, [r3, #16]
 8011166:	2b00      	cmp	r3, #0
 8011168:	d019      	beq.n	801119e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	330c      	adds	r3, #12
 8011170:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011174:	e853 3f00 	ldrex	r3, [r3]
 8011178:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801117a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801117c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011180:	65bb      	str	r3, [r7, #88]	; 0x58
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	330c      	adds	r3, #12
 8011188:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801118a:	64fa      	str	r2, [r7, #76]	; 0x4c
 801118c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801118e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8011190:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011192:	e841 2300 	strex	r3, r2, [r1]
 8011196:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8011198:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801119a:	2b00      	cmp	r3, #0
 801119c:	d1e5      	bne.n	801116a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	3314      	adds	r3, #20
 80111a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80111a8:	e853 3f00 	ldrex	r3, [r3]
 80111ac:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80111ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111b0:	f043 0301 	orr.w	r3, r3, #1
 80111b4:	657b      	str	r3, [r7, #84]	; 0x54
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	3314      	adds	r3, #20
 80111bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80111be:	63ba      	str	r2, [r7, #56]	; 0x38
 80111c0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111c2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80111c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80111c6:	e841 2300 	strex	r3, r2, [r1]
 80111ca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80111cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d1e5      	bne.n	801119e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	3314      	adds	r3, #20
 80111d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111da:	69bb      	ldr	r3, [r7, #24]
 80111dc:	e853 3f00 	ldrex	r3, [r3]
 80111e0:	617b      	str	r3, [r7, #20]
   return(result);
 80111e2:	697b      	ldr	r3, [r7, #20]
 80111e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111e8:	653b      	str	r3, [r7, #80]	; 0x50
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	3314      	adds	r3, #20
 80111f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80111f2:	627a      	str	r2, [r7, #36]	; 0x24
 80111f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111f6:	6a39      	ldr	r1, [r7, #32]
 80111f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80111fa:	e841 2300 	strex	r3, r2, [r1]
 80111fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8011200:	69fb      	ldr	r3, [r7, #28]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d1e5      	bne.n	80111d2 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8011206:	2300      	movs	r3, #0
}
 8011208:	4618      	mov	r0, r3
 801120a:	3760      	adds	r7, #96	; 0x60
 801120c:	46bd      	mov	sp, r7
 801120e:	bd80      	pop	{r7, pc}
 8011210:	08010e13 	.word	0x08010e13
 8011214:	08010f39 	.word	0x08010f39
 8011218:	08010f6f 	.word	0x08010f6f

0801121c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801121c:	b480      	push	{r7}
 801121e:	b089      	sub	sp, #36	; 0x24
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	330c      	adds	r3, #12
 801122a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	e853 3f00 	ldrex	r3, [r3]
 8011232:	60bb      	str	r3, [r7, #8]
   return(result);
 8011234:	68bb      	ldr	r3, [r7, #8]
 8011236:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 801123a:	61fb      	str	r3, [r7, #28]
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	330c      	adds	r3, #12
 8011242:	69fa      	ldr	r2, [r7, #28]
 8011244:	61ba      	str	r2, [r7, #24]
 8011246:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011248:	6979      	ldr	r1, [r7, #20]
 801124a:	69ba      	ldr	r2, [r7, #24]
 801124c:	e841 2300 	strex	r3, r2, [r1]
 8011250:	613b      	str	r3, [r7, #16]
   return(result);
 8011252:	693b      	ldr	r3, [r7, #16]
 8011254:	2b00      	cmp	r3, #0
 8011256:	d1e5      	bne.n	8011224 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	2220      	movs	r2, #32
 801125c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8011260:	bf00      	nop
 8011262:	3724      	adds	r7, #36	; 0x24
 8011264:	46bd      	mov	sp, r7
 8011266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801126a:	4770      	bx	lr

0801126c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801126c:	b480      	push	{r7}
 801126e:	b095      	sub	sp, #84	; 0x54
 8011270:	af00      	add	r7, sp, #0
 8011272:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	681b      	ldr	r3, [r3, #0]
 8011278:	330c      	adds	r3, #12
 801127a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801127c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801127e:	e853 3f00 	ldrex	r3, [r3]
 8011282:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011286:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801128a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	330c      	adds	r3, #12
 8011292:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011294:	643a      	str	r2, [r7, #64]	; 0x40
 8011296:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011298:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801129a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801129c:	e841 2300 	strex	r3, r2, [r1]
 80112a0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80112a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d1e5      	bne.n	8011274 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	3314      	adds	r3, #20
 80112ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112b0:	6a3b      	ldr	r3, [r7, #32]
 80112b2:	e853 3f00 	ldrex	r3, [r3]
 80112b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80112b8:	69fb      	ldr	r3, [r7, #28]
 80112ba:	f023 0301 	bic.w	r3, r3, #1
 80112be:	64bb      	str	r3, [r7, #72]	; 0x48
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	3314      	adds	r3, #20
 80112c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80112c8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80112ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80112ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80112d0:	e841 2300 	strex	r3, r2, [r1]
 80112d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80112d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d1e5      	bne.n	80112a8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112e0:	2b01      	cmp	r3, #1
 80112e2:	d119      	bne.n	8011318 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	330c      	adds	r3, #12
 80112ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	e853 3f00 	ldrex	r3, [r3]
 80112f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80112f4:	68bb      	ldr	r3, [r7, #8]
 80112f6:	f023 0310 	bic.w	r3, r3, #16
 80112fa:	647b      	str	r3, [r7, #68]	; 0x44
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	330c      	adds	r3, #12
 8011302:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011304:	61ba      	str	r2, [r7, #24]
 8011306:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011308:	6979      	ldr	r1, [r7, #20]
 801130a:	69ba      	ldr	r2, [r7, #24]
 801130c:	e841 2300 	strex	r3, r2, [r1]
 8011310:	613b      	str	r3, [r7, #16]
   return(result);
 8011312:	693b      	ldr	r3, [r7, #16]
 8011314:	2b00      	cmp	r3, #0
 8011316:	d1e5      	bne.n	80112e4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	2220      	movs	r2, #32
 801131c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2200      	movs	r2, #0
 8011324:	631a      	str	r2, [r3, #48]	; 0x30
}
 8011326:	bf00      	nop
 8011328:	3754      	adds	r7, #84	; 0x54
 801132a:	46bd      	mov	sp, r7
 801132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011330:	4770      	bx	lr

08011332 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011332:	b580      	push	{r7, lr}
 8011334:	b084      	sub	sp, #16
 8011336:	af00      	add	r7, sp, #0
 8011338:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801133e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	2200      	movs	r2, #0
 8011344:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	2200      	movs	r2, #0
 801134a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801134c:	68f8      	ldr	r0, [r7, #12]
 801134e:	f7ff fcbb 	bl	8010cc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011352:	bf00      	nop
 8011354:	3710      	adds	r7, #16
 8011356:	46bd      	mov	sp, r7
 8011358:	bd80      	pop	{r7, pc}

0801135a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801135a:	b480      	push	{r7}
 801135c:	b085      	sub	sp, #20
 801135e:	af00      	add	r7, sp, #0
 8011360:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8011368:	b2db      	uxtb	r3, r3
 801136a:	2b21      	cmp	r3, #33	; 0x21
 801136c:	d13e      	bne.n	80113ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	689b      	ldr	r3, [r3, #8]
 8011372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011376:	d114      	bne.n	80113a2 <UART_Transmit_IT+0x48>
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	691b      	ldr	r3, [r3, #16]
 801137c:	2b00      	cmp	r3, #0
 801137e:	d110      	bne.n	80113a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	6a1b      	ldr	r3, [r3, #32]
 8011384:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	881b      	ldrh	r3, [r3, #0]
 801138a:	461a      	mov	r2, r3
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011394:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	6a1b      	ldr	r3, [r3, #32]
 801139a:	1c9a      	adds	r2, r3, #2
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	621a      	str	r2, [r3, #32]
 80113a0:	e008      	b.n	80113b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	6a1b      	ldr	r3, [r3, #32]
 80113a6:	1c59      	adds	r1, r3, #1
 80113a8:	687a      	ldr	r2, [r7, #4]
 80113aa:	6211      	str	r1, [r2, #32]
 80113ac:	781a      	ldrb	r2, [r3, #0]
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	681b      	ldr	r3, [r3, #0]
 80113b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80113b8:	b29b      	uxth	r3, r3
 80113ba:	3b01      	subs	r3, #1
 80113bc:	b29b      	uxth	r3, r3
 80113be:	687a      	ldr	r2, [r7, #4]
 80113c0:	4619      	mov	r1, r3
 80113c2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d10f      	bne.n	80113e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	68da      	ldr	r2, [r3, #12]
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80113d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	68da      	ldr	r2, [r3, #12]
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80113e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80113e8:	2300      	movs	r3, #0
 80113ea:	e000      	b.n	80113ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80113ec:	2302      	movs	r3, #2
  }
}
 80113ee:	4618      	mov	r0, r3
 80113f0:	3714      	adds	r7, #20
 80113f2:	46bd      	mov	sp, r7
 80113f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113f8:	4770      	bx	lr

080113fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80113fa:	b580      	push	{r7, lr}
 80113fc:	b082      	sub	sp, #8
 80113fe:	af00      	add	r7, sp, #0
 8011400:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	68da      	ldr	r2, [r3, #12]
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011410:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	2220      	movs	r2, #32
 8011416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801141a:	6878      	ldr	r0, [r7, #4]
 801141c:	f7f9 fbbe 	bl	800ab9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8011420:	2300      	movs	r3, #0
}
 8011422:	4618      	mov	r0, r3
 8011424:	3708      	adds	r7, #8
 8011426:	46bd      	mov	sp, r7
 8011428:	bd80      	pop	{r7, pc}

0801142a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 801142a:	b580      	push	{r7, lr}
 801142c:	b08c      	sub	sp, #48	; 0x30
 801142e:	af00      	add	r7, sp, #0
 8011430:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8011438:	b2db      	uxtb	r3, r3
 801143a:	2b22      	cmp	r3, #34	; 0x22
 801143c:	f040 80ab 	bne.w	8011596 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	689b      	ldr	r3, [r3, #8]
 8011444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011448:	d117      	bne.n	801147a <UART_Receive_IT+0x50>
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	691b      	ldr	r3, [r3, #16]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d113      	bne.n	801147a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8011452:	2300      	movs	r3, #0
 8011454:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801145a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	685b      	ldr	r3, [r3, #4]
 8011462:	b29b      	uxth	r3, r3
 8011464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011468:	b29a      	uxth	r2, r3
 801146a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801146c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011472:	1c9a      	adds	r2, r3, #2
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	629a      	str	r2, [r3, #40]	; 0x28
 8011478:	e026      	b.n	80114c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801147e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8011480:	2300      	movs	r3, #0
 8011482:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	689b      	ldr	r3, [r3, #8]
 8011488:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801148c:	d007      	beq.n	801149e <UART_Receive_IT+0x74>
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	689b      	ldr	r3, [r3, #8]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d10a      	bne.n	80114ac <UART_Receive_IT+0x82>
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	691b      	ldr	r3, [r3, #16]
 801149a:	2b00      	cmp	r3, #0
 801149c:	d106      	bne.n	80114ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	685b      	ldr	r3, [r3, #4]
 80114a4:	b2da      	uxtb	r2, r3
 80114a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114a8:	701a      	strb	r2, [r3, #0]
 80114aa:	e008      	b.n	80114be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	685b      	ldr	r3, [r3, #4]
 80114b2:	b2db      	uxtb	r3, r3
 80114b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80114b8:	b2da      	uxtb	r2, r3
 80114ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114c2:	1c5a      	adds	r2, r3, #1
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80114cc:	b29b      	uxth	r3, r3
 80114ce:	3b01      	subs	r3, #1
 80114d0:	b29b      	uxth	r3, r3
 80114d2:	687a      	ldr	r2, [r7, #4]
 80114d4:	4619      	mov	r1, r3
 80114d6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d15a      	bne.n	8011592 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	68da      	ldr	r2, [r3, #12]
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	681b      	ldr	r3, [r3, #0]
 80114e6:	f022 0220 	bic.w	r2, r2, #32
 80114ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	68da      	ldr	r2, [r3, #12]
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	681b      	ldr	r3, [r3, #0]
 80114f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80114fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	695a      	ldr	r2, [r3, #20]
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	f022 0201 	bic.w	r2, r2, #1
 801150a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	2220      	movs	r2, #32
 8011510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011518:	2b01      	cmp	r3, #1
 801151a:	d135      	bne.n	8011588 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2200      	movs	r2, #0
 8011520:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	330c      	adds	r3, #12
 8011528:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801152a:	697b      	ldr	r3, [r7, #20]
 801152c:	e853 3f00 	ldrex	r3, [r3]
 8011530:	613b      	str	r3, [r7, #16]
   return(result);
 8011532:	693b      	ldr	r3, [r7, #16]
 8011534:	f023 0310 	bic.w	r3, r3, #16
 8011538:	627b      	str	r3, [r7, #36]	; 0x24
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	330c      	adds	r3, #12
 8011540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011542:	623a      	str	r2, [r7, #32]
 8011544:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011546:	69f9      	ldr	r1, [r7, #28]
 8011548:	6a3a      	ldr	r2, [r7, #32]
 801154a:	e841 2300 	strex	r3, r2, [r1]
 801154e:	61bb      	str	r3, [r7, #24]
   return(result);
 8011550:	69bb      	ldr	r3, [r7, #24]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d1e5      	bne.n	8011522 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	f003 0310 	and.w	r3, r3, #16
 8011560:	2b10      	cmp	r3, #16
 8011562:	d10a      	bne.n	801157a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8011564:	2300      	movs	r3, #0
 8011566:	60fb      	str	r3, [r7, #12]
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	60fb      	str	r3, [r7, #12]
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	685b      	ldr	r3, [r3, #4]
 8011576:	60fb      	str	r3, [r7, #12]
 8011578:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 801157e:	4619      	mov	r1, r3
 8011580:	6878      	ldr	r0, [r7, #4]
 8011582:	f7ff fbab 	bl	8010cdc <HAL_UARTEx_RxEventCallback>
 8011586:	e002      	b.n	801158e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8011588:	6878      	ldr	r0, [r7, #4]
 801158a:	f7f9 fb19 	bl	800abc0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 801158e:	2300      	movs	r3, #0
 8011590:	e002      	b.n	8011598 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8011592:	2300      	movs	r3, #0
 8011594:	e000      	b.n	8011598 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8011596:	2302      	movs	r3, #2
  }
}
 8011598:	4618      	mov	r0, r3
 801159a:	3730      	adds	r7, #48	; 0x30
 801159c:	46bd      	mov	sp, r7
 801159e:	bd80      	pop	{r7, pc}

080115a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80115a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80115a4:	b0c0      	sub	sp, #256	; 0x100
 80115a6:	af00      	add	r7, sp, #0
 80115a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80115ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	691b      	ldr	r3, [r3, #16]
 80115b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80115b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80115bc:	68d9      	ldr	r1, [r3, #12]
 80115be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80115c2:	681a      	ldr	r2, [r3, #0]
 80115c4:	ea40 0301 	orr.w	r3, r0, r1
 80115c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80115ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80115ce:	689a      	ldr	r2, [r3, #8]
 80115d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80115d4:	691b      	ldr	r3, [r3, #16]
 80115d6:	431a      	orrs	r2, r3
 80115d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80115dc:	695b      	ldr	r3, [r3, #20]
 80115de:	431a      	orrs	r2, r3
 80115e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80115e4:	69db      	ldr	r3, [r3, #28]
 80115e6:	4313      	orrs	r3, r2
 80115e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80115ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80115f0:	681b      	ldr	r3, [r3, #0]
 80115f2:	68db      	ldr	r3, [r3, #12]
 80115f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80115f8:	f021 010c 	bic.w	r1, r1, #12
 80115fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011600:	681a      	ldr	r2, [r3, #0]
 8011602:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8011606:	430b      	orrs	r3, r1
 8011608:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801160a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	695b      	ldr	r3, [r3, #20]
 8011612:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8011616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801161a:	6999      	ldr	r1, [r3, #24]
 801161c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011620:	681a      	ldr	r2, [r3, #0]
 8011622:	ea40 0301 	orr.w	r3, r0, r1
 8011626:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8011628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 801162c:	681a      	ldr	r2, [r3, #0]
 801162e:	4b8f      	ldr	r3, [pc, #572]	; (801186c <UART_SetConfig+0x2cc>)
 8011630:	429a      	cmp	r2, r3
 8011632:	d005      	beq.n	8011640 <UART_SetConfig+0xa0>
 8011634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011638:	681a      	ldr	r2, [r3, #0]
 801163a:	4b8d      	ldr	r3, [pc, #564]	; (8011870 <UART_SetConfig+0x2d0>)
 801163c:	429a      	cmp	r2, r3
 801163e:	d104      	bne.n	801164a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8011640:	f7fd fcd6 	bl	800eff0 <HAL_RCC_GetPCLK2Freq>
 8011644:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8011648:	e003      	b.n	8011652 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801164a:	f7fd fcbd 	bl	800efc8 <HAL_RCC_GetPCLK1Freq>
 801164e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011656:	69db      	ldr	r3, [r3, #28]
 8011658:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801165c:	f040 810c 	bne.w	8011878 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011660:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8011664:	2200      	movs	r2, #0
 8011666:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 801166a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 801166e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8011672:	4622      	mov	r2, r4
 8011674:	462b      	mov	r3, r5
 8011676:	1891      	adds	r1, r2, r2
 8011678:	65b9      	str	r1, [r7, #88]	; 0x58
 801167a:	415b      	adcs	r3, r3
 801167c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801167e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8011682:	4621      	mov	r1, r4
 8011684:	eb12 0801 	adds.w	r8, r2, r1
 8011688:	4629      	mov	r1, r5
 801168a:	eb43 0901 	adc.w	r9, r3, r1
 801168e:	f04f 0200 	mov.w	r2, #0
 8011692:	f04f 0300 	mov.w	r3, #0
 8011696:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801169a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801169e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80116a2:	4690      	mov	r8, r2
 80116a4:	4699      	mov	r9, r3
 80116a6:	4623      	mov	r3, r4
 80116a8:	eb18 0303 	adds.w	r3, r8, r3
 80116ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80116b0:	462b      	mov	r3, r5
 80116b2:	eb49 0303 	adc.w	r3, r9, r3
 80116b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80116ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80116be:	685b      	ldr	r3, [r3, #4]
 80116c0:	2200      	movs	r2, #0
 80116c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80116c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80116ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80116ce:	460b      	mov	r3, r1
 80116d0:	18db      	adds	r3, r3, r3
 80116d2:	653b      	str	r3, [r7, #80]	; 0x50
 80116d4:	4613      	mov	r3, r2
 80116d6:	eb42 0303 	adc.w	r3, r2, r3
 80116da:	657b      	str	r3, [r7, #84]	; 0x54
 80116dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80116e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80116e4:	f7ef faf0 	bl	8000cc8 <__aeabi_uldivmod>
 80116e8:	4602      	mov	r2, r0
 80116ea:	460b      	mov	r3, r1
 80116ec:	4b61      	ldr	r3, [pc, #388]	; (8011874 <UART_SetConfig+0x2d4>)
 80116ee:	fba3 2302 	umull	r2, r3, r3, r2
 80116f2:	095b      	lsrs	r3, r3, #5
 80116f4:	011c      	lsls	r4, r3, #4
 80116f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80116fa:	2200      	movs	r2, #0
 80116fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8011700:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8011704:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8011708:	4642      	mov	r2, r8
 801170a:	464b      	mov	r3, r9
 801170c:	1891      	adds	r1, r2, r2
 801170e:	64b9      	str	r1, [r7, #72]	; 0x48
 8011710:	415b      	adcs	r3, r3
 8011712:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011714:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8011718:	4641      	mov	r1, r8
 801171a:	eb12 0a01 	adds.w	sl, r2, r1
 801171e:	4649      	mov	r1, r9
 8011720:	eb43 0b01 	adc.w	fp, r3, r1
 8011724:	f04f 0200 	mov.w	r2, #0
 8011728:	f04f 0300 	mov.w	r3, #0
 801172c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011730:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8011734:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011738:	4692      	mov	sl, r2
 801173a:	469b      	mov	fp, r3
 801173c:	4643      	mov	r3, r8
 801173e:	eb1a 0303 	adds.w	r3, sl, r3
 8011742:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8011746:	464b      	mov	r3, r9
 8011748:	eb4b 0303 	adc.w	r3, fp, r3
 801174c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8011750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011754:	685b      	ldr	r3, [r3, #4]
 8011756:	2200      	movs	r2, #0
 8011758:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801175c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8011760:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8011764:	460b      	mov	r3, r1
 8011766:	18db      	adds	r3, r3, r3
 8011768:	643b      	str	r3, [r7, #64]	; 0x40
 801176a:	4613      	mov	r3, r2
 801176c:	eb42 0303 	adc.w	r3, r2, r3
 8011770:	647b      	str	r3, [r7, #68]	; 0x44
 8011772:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8011776:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 801177a:	f7ef faa5 	bl	8000cc8 <__aeabi_uldivmod>
 801177e:	4602      	mov	r2, r0
 8011780:	460b      	mov	r3, r1
 8011782:	4611      	mov	r1, r2
 8011784:	4b3b      	ldr	r3, [pc, #236]	; (8011874 <UART_SetConfig+0x2d4>)
 8011786:	fba3 2301 	umull	r2, r3, r3, r1
 801178a:	095b      	lsrs	r3, r3, #5
 801178c:	2264      	movs	r2, #100	; 0x64
 801178e:	fb02 f303 	mul.w	r3, r2, r3
 8011792:	1acb      	subs	r3, r1, r3
 8011794:	00db      	lsls	r3, r3, #3
 8011796:	f103 0232 	add.w	r2, r3, #50	; 0x32
 801179a:	4b36      	ldr	r3, [pc, #216]	; (8011874 <UART_SetConfig+0x2d4>)
 801179c:	fba3 2302 	umull	r2, r3, r3, r2
 80117a0:	095b      	lsrs	r3, r3, #5
 80117a2:	005b      	lsls	r3, r3, #1
 80117a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80117a8:	441c      	add	r4, r3
 80117aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80117ae:	2200      	movs	r2, #0
 80117b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80117b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80117b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80117bc:	4642      	mov	r2, r8
 80117be:	464b      	mov	r3, r9
 80117c0:	1891      	adds	r1, r2, r2
 80117c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80117c4:	415b      	adcs	r3, r3
 80117c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80117c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80117cc:	4641      	mov	r1, r8
 80117ce:	1851      	adds	r1, r2, r1
 80117d0:	6339      	str	r1, [r7, #48]	; 0x30
 80117d2:	4649      	mov	r1, r9
 80117d4:	414b      	adcs	r3, r1
 80117d6:	637b      	str	r3, [r7, #52]	; 0x34
 80117d8:	f04f 0200 	mov.w	r2, #0
 80117dc:	f04f 0300 	mov.w	r3, #0
 80117e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80117e4:	4659      	mov	r1, fp
 80117e6:	00cb      	lsls	r3, r1, #3
 80117e8:	4651      	mov	r1, sl
 80117ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80117ee:	4651      	mov	r1, sl
 80117f0:	00ca      	lsls	r2, r1, #3
 80117f2:	4610      	mov	r0, r2
 80117f4:	4619      	mov	r1, r3
 80117f6:	4603      	mov	r3, r0
 80117f8:	4642      	mov	r2, r8
 80117fa:	189b      	adds	r3, r3, r2
 80117fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8011800:	464b      	mov	r3, r9
 8011802:	460a      	mov	r2, r1
 8011804:	eb42 0303 	adc.w	r3, r2, r3
 8011808:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 801180c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011810:	685b      	ldr	r3, [r3, #4]
 8011812:	2200      	movs	r2, #0
 8011814:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8011818:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 801181c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8011820:	460b      	mov	r3, r1
 8011822:	18db      	adds	r3, r3, r3
 8011824:	62bb      	str	r3, [r7, #40]	; 0x28
 8011826:	4613      	mov	r3, r2
 8011828:	eb42 0303 	adc.w	r3, r2, r3
 801182c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801182e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8011832:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8011836:	f7ef fa47 	bl	8000cc8 <__aeabi_uldivmod>
 801183a:	4602      	mov	r2, r0
 801183c:	460b      	mov	r3, r1
 801183e:	4b0d      	ldr	r3, [pc, #52]	; (8011874 <UART_SetConfig+0x2d4>)
 8011840:	fba3 1302 	umull	r1, r3, r3, r2
 8011844:	095b      	lsrs	r3, r3, #5
 8011846:	2164      	movs	r1, #100	; 0x64
 8011848:	fb01 f303 	mul.w	r3, r1, r3
 801184c:	1ad3      	subs	r3, r2, r3
 801184e:	00db      	lsls	r3, r3, #3
 8011850:	3332      	adds	r3, #50	; 0x32
 8011852:	4a08      	ldr	r2, [pc, #32]	; (8011874 <UART_SetConfig+0x2d4>)
 8011854:	fba2 2303 	umull	r2, r3, r2, r3
 8011858:	095b      	lsrs	r3, r3, #5
 801185a:	f003 0207 	and.w	r2, r3, #7
 801185e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	4422      	add	r2, r4
 8011866:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8011868:	e105      	b.n	8011a76 <UART_SetConfig+0x4d6>
 801186a:	bf00      	nop
 801186c:	40011000 	.word	0x40011000
 8011870:	40011400 	.word	0x40011400
 8011874:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011878:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801187c:	2200      	movs	r2, #0
 801187e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8011882:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8011886:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 801188a:	4642      	mov	r2, r8
 801188c:	464b      	mov	r3, r9
 801188e:	1891      	adds	r1, r2, r2
 8011890:	6239      	str	r1, [r7, #32]
 8011892:	415b      	adcs	r3, r3
 8011894:	627b      	str	r3, [r7, #36]	; 0x24
 8011896:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801189a:	4641      	mov	r1, r8
 801189c:	1854      	adds	r4, r2, r1
 801189e:	4649      	mov	r1, r9
 80118a0:	eb43 0501 	adc.w	r5, r3, r1
 80118a4:	f04f 0200 	mov.w	r2, #0
 80118a8:	f04f 0300 	mov.w	r3, #0
 80118ac:	00eb      	lsls	r3, r5, #3
 80118ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80118b2:	00e2      	lsls	r2, r4, #3
 80118b4:	4614      	mov	r4, r2
 80118b6:	461d      	mov	r5, r3
 80118b8:	4643      	mov	r3, r8
 80118ba:	18e3      	adds	r3, r4, r3
 80118bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80118c0:	464b      	mov	r3, r9
 80118c2:	eb45 0303 	adc.w	r3, r5, r3
 80118c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80118ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80118ce:	685b      	ldr	r3, [r3, #4]
 80118d0:	2200      	movs	r2, #0
 80118d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80118d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80118da:	f04f 0200 	mov.w	r2, #0
 80118de:	f04f 0300 	mov.w	r3, #0
 80118e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80118e6:	4629      	mov	r1, r5
 80118e8:	008b      	lsls	r3, r1, #2
 80118ea:	4621      	mov	r1, r4
 80118ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80118f0:	4621      	mov	r1, r4
 80118f2:	008a      	lsls	r2, r1, #2
 80118f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80118f8:	f7ef f9e6 	bl	8000cc8 <__aeabi_uldivmod>
 80118fc:	4602      	mov	r2, r0
 80118fe:	460b      	mov	r3, r1
 8011900:	4b60      	ldr	r3, [pc, #384]	; (8011a84 <UART_SetConfig+0x4e4>)
 8011902:	fba3 2302 	umull	r2, r3, r3, r2
 8011906:	095b      	lsrs	r3, r3, #5
 8011908:	011c      	lsls	r4, r3, #4
 801190a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 801190e:	2200      	movs	r2, #0
 8011910:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8011914:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8011918:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 801191c:	4642      	mov	r2, r8
 801191e:	464b      	mov	r3, r9
 8011920:	1891      	adds	r1, r2, r2
 8011922:	61b9      	str	r1, [r7, #24]
 8011924:	415b      	adcs	r3, r3
 8011926:	61fb      	str	r3, [r7, #28]
 8011928:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801192c:	4641      	mov	r1, r8
 801192e:	1851      	adds	r1, r2, r1
 8011930:	6139      	str	r1, [r7, #16]
 8011932:	4649      	mov	r1, r9
 8011934:	414b      	adcs	r3, r1
 8011936:	617b      	str	r3, [r7, #20]
 8011938:	f04f 0200 	mov.w	r2, #0
 801193c:	f04f 0300 	mov.w	r3, #0
 8011940:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8011944:	4659      	mov	r1, fp
 8011946:	00cb      	lsls	r3, r1, #3
 8011948:	4651      	mov	r1, sl
 801194a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801194e:	4651      	mov	r1, sl
 8011950:	00ca      	lsls	r2, r1, #3
 8011952:	4610      	mov	r0, r2
 8011954:	4619      	mov	r1, r3
 8011956:	4603      	mov	r3, r0
 8011958:	4642      	mov	r2, r8
 801195a:	189b      	adds	r3, r3, r2
 801195c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8011960:	464b      	mov	r3, r9
 8011962:	460a      	mov	r2, r1
 8011964:	eb42 0303 	adc.w	r3, r2, r3
 8011968:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801196c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011970:	685b      	ldr	r3, [r3, #4]
 8011972:	2200      	movs	r2, #0
 8011974:	67bb      	str	r3, [r7, #120]	; 0x78
 8011976:	67fa      	str	r2, [r7, #124]	; 0x7c
 8011978:	f04f 0200 	mov.w	r2, #0
 801197c:	f04f 0300 	mov.w	r3, #0
 8011980:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8011984:	4649      	mov	r1, r9
 8011986:	008b      	lsls	r3, r1, #2
 8011988:	4641      	mov	r1, r8
 801198a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801198e:	4641      	mov	r1, r8
 8011990:	008a      	lsls	r2, r1, #2
 8011992:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8011996:	f7ef f997 	bl	8000cc8 <__aeabi_uldivmod>
 801199a:	4602      	mov	r2, r0
 801199c:	460b      	mov	r3, r1
 801199e:	4b39      	ldr	r3, [pc, #228]	; (8011a84 <UART_SetConfig+0x4e4>)
 80119a0:	fba3 1302 	umull	r1, r3, r3, r2
 80119a4:	095b      	lsrs	r3, r3, #5
 80119a6:	2164      	movs	r1, #100	; 0x64
 80119a8:	fb01 f303 	mul.w	r3, r1, r3
 80119ac:	1ad3      	subs	r3, r2, r3
 80119ae:	011b      	lsls	r3, r3, #4
 80119b0:	3332      	adds	r3, #50	; 0x32
 80119b2:	4a34      	ldr	r2, [pc, #208]	; (8011a84 <UART_SetConfig+0x4e4>)
 80119b4:	fba2 2303 	umull	r2, r3, r2, r3
 80119b8:	095b      	lsrs	r3, r3, #5
 80119ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80119be:	441c      	add	r4, r3
 80119c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80119c4:	2200      	movs	r2, #0
 80119c6:	673b      	str	r3, [r7, #112]	; 0x70
 80119c8:	677a      	str	r2, [r7, #116]	; 0x74
 80119ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80119ce:	4642      	mov	r2, r8
 80119d0:	464b      	mov	r3, r9
 80119d2:	1891      	adds	r1, r2, r2
 80119d4:	60b9      	str	r1, [r7, #8]
 80119d6:	415b      	adcs	r3, r3
 80119d8:	60fb      	str	r3, [r7, #12]
 80119da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80119de:	4641      	mov	r1, r8
 80119e0:	1851      	adds	r1, r2, r1
 80119e2:	6039      	str	r1, [r7, #0]
 80119e4:	4649      	mov	r1, r9
 80119e6:	414b      	adcs	r3, r1
 80119e8:	607b      	str	r3, [r7, #4]
 80119ea:	f04f 0200 	mov.w	r2, #0
 80119ee:	f04f 0300 	mov.w	r3, #0
 80119f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80119f6:	4659      	mov	r1, fp
 80119f8:	00cb      	lsls	r3, r1, #3
 80119fa:	4651      	mov	r1, sl
 80119fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011a00:	4651      	mov	r1, sl
 8011a02:	00ca      	lsls	r2, r1, #3
 8011a04:	4610      	mov	r0, r2
 8011a06:	4619      	mov	r1, r3
 8011a08:	4603      	mov	r3, r0
 8011a0a:	4642      	mov	r2, r8
 8011a0c:	189b      	adds	r3, r3, r2
 8011a0e:	66bb      	str	r3, [r7, #104]	; 0x68
 8011a10:	464b      	mov	r3, r9
 8011a12:	460a      	mov	r2, r1
 8011a14:	eb42 0303 	adc.w	r3, r2, r3
 8011a18:	66fb      	str	r3, [r7, #108]	; 0x6c
 8011a1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011a1e:	685b      	ldr	r3, [r3, #4]
 8011a20:	2200      	movs	r2, #0
 8011a22:	663b      	str	r3, [r7, #96]	; 0x60
 8011a24:	667a      	str	r2, [r7, #100]	; 0x64
 8011a26:	f04f 0200 	mov.w	r2, #0
 8011a2a:	f04f 0300 	mov.w	r3, #0
 8011a2e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8011a32:	4649      	mov	r1, r9
 8011a34:	008b      	lsls	r3, r1, #2
 8011a36:	4641      	mov	r1, r8
 8011a38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011a3c:	4641      	mov	r1, r8
 8011a3e:	008a      	lsls	r2, r1, #2
 8011a40:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8011a44:	f7ef f940 	bl	8000cc8 <__aeabi_uldivmod>
 8011a48:	4602      	mov	r2, r0
 8011a4a:	460b      	mov	r3, r1
 8011a4c:	4b0d      	ldr	r3, [pc, #52]	; (8011a84 <UART_SetConfig+0x4e4>)
 8011a4e:	fba3 1302 	umull	r1, r3, r3, r2
 8011a52:	095b      	lsrs	r3, r3, #5
 8011a54:	2164      	movs	r1, #100	; 0x64
 8011a56:	fb01 f303 	mul.w	r3, r1, r3
 8011a5a:	1ad3      	subs	r3, r2, r3
 8011a5c:	011b      	lsls	r3, r3, #4
 8011a5e:	3332      	adds	r3, #50	; 0x32
 8011a60:	4a08      	ldr	r2, [pc, #32]	; (8011a84 <UART_SetConfig+0x4e4>)
 8011a62:	fba2 2303 	umull	r2, r3, r2, r3
 8011a66:	095b      	lsrs	r3, r3, #5
 8011a68:	f003 020f 	and.w	r2, r3, #15
 8011a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	4422      	add	r2, r4
 8011a74:	609a      	str	r2, [r3, #8]
}
 8011a76:	bf00      	nop
 8011a78:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8011a7c:	46bd      	mov	sp, r7
 8011a7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011a82:	bf00      	nop
 8011a84:	51eb851f 	.word	0x51eb851f

08011a88 <LL_EXTI_EnableIT_0_31>:
{
 8011a88:	b480      	push	{r7}
 8011a8a:	b083      	sub	sp, #12
 8011a8c:	af00      	add	r7, sp, #0
 8011a8e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8011a90:	4b05      	ldr	r3, [pc, #20]	; (8011aa8 <LL_EXTI_EnableIT_0_31+0x20>)
 8011a92:	681a      	ldr	r2, [r3, #0]
 8011a94:	4904      	ldr	r1, [pc, #16]	; (8011aa8 <LL_EXTI_EnableIT_0_31+0x20>)
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	4313      	orrs	r3, r2
 8011a9a:	600b      	str	r3, [r1, #0]
}
 8011a9c:	bf00      	nop
 8011a9e:	370c      	adds	r7, #12
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa6:	4770      	bx	lr
 8011aa8:	40013c00 	.word	0x40013c00

08011aac <LL_EXTI_DisableIT_0_31>:
{
 8011aac:	b480      	push	{r7}
 8011aae:	b083      	sub	sp, #12
 8011ab0:	af00      	add	r7, sp, #0
 8011ab2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8011ab4:	4b06      	ldr	r3, [pc, #24]	; (8011ad0 <LL_EXTI_DisableIT_0_31+0x24>)
 8011ab6:	681a      	ldr	r2, [r3, #0]
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	43db      	mvns	r3, r3
 8011abc:	4904      	ldr	r1, [pc, #16]	; (8011ad0 <LL_EXTI_DisableIT_0_31+0x24>)
 8011abe:	4013      	ands	r3, r2
 8011ac0:	600b      	str	r3, [r1, #0]
}
 8011ac2:	bf00      	nop
 8011ac4:	370c      	adds	r7, #12
 8011ac6:	46bd      	mov	sp, r7
 8011ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011acc:	4770      	bx	lr
 8011ace:	bf00      	nop
 8011ad0:	40013c00 	.word	0x40013c00

08011ad4 <LL_EXTI_EnableEvent_0_31>:
{
 8011ad4:	b480      	push	{r7}
 8011ad6:	b083      	sub	sp, #12
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8011adc:	4b05      	ldr	r3, [pc, #20]	; (8011af4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8011ade:	685a      	ldr	r2, [r3, #4]
 8011ae0:	4904      	ldr	r1, [pc, #16]	; (8011af4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	4313      	orrs	r3, r2
 8011ae6:	604b      	str	r3, [r1, #4]
}
 8011ae8:	bf00      	nop
 8011aea:	370c      	adds	r7, #12
 8011aec:	46bd      	mov	sp, r7
 8011aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af2:	4770      	bx	lr
 8011af4:	40013c00 	.word	0x40013c00

08011af8 <LL_EXTI_DisableEvent_0_31>:
{
 8011af8:	b480      	push	{r7}
 8011afa:	b083      	sub	sp, #12
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8011b00:	4b06      	ldr	r3, [pc, #24]	; (8011b1c <LL_EXTI_DisableEvent_0_31+0x24>)
 8011b02:	685a      	ldr	r2, [r3, #4]
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	43db      	mvns	r3, r3
 8011b08:	4904      	ldr	r1, [pc, #16]	; (8011b1c <LL_EXTI_DisableEvent_0_31+0x24>)
 8011b0a:	4013      	ands	r3, r2
 8011b0c:	604b      	str	r3, [r1, #4]
}
 8011b0e:	bf00      	nop
 8011b10:	370c      	adds	r7, #12
 8011b12:	46bd      	mov	sp, r7
 8011b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b18:	4770      	bx	lr
 8011b1a:	bf00      	nop
 8011b1c:	40013c00 	.word	0x40013c00

08011b20 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8011b20:	b480      	push	{r7}
 8011b22:	b083      	sub	sp, #12
 8011b24:	af00      	add	r7, sp, #0
 8011b26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8011b28:	4b05      	ldr	r3, [pc, #20]	; (8011b40 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8011b2a:	689a      	ldr	r2, [r3, #8]
 8011b2c:	4904      	ldr	r1, [pc, #16]	; (8011b40 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	4313      	orrs	r3, r2
 8011b32:	608b      	str	r3, [r1, #8]
}
 8011b34:	bf00      	nop
 8011b36:	370c      	adds	r7, #12
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3e:	4770      	bx	lr
 8011b40:	40013c00 	.word	0x40013c00

08011b44 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8011b44:	b480      	push	{r7}
 8011b46:	b083      	sub	sp, #12
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8011b4c:	4b06      	ldr	r3, [pc, #24]	; (8011b68 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8011b4e:	689a      	ldr	r2, [r3, #8]
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	43db      	mvns	r3, r3
 8011b54:	4904      	ldr	r1, [pc, #16]	; (8011b68 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8011b56:	4013      	ands	r3, r2
 8011b58:	608b      	str	r3, [r1, #8]
}
 8011b5a:	bf00      	nop
 8011b5c:	370c      	adds	r7, #12
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b64:	4770      	bx	lr
 8011b66:	bf00      	nop
 8011b68:	40013c00 	.word	0x40013c00

08011b6c <LL_EXTI_EnableFallingTrig_0_31>:
{
 8011b6c:	b480      	push	{r7}
 8011b6e:	b083      	sub	sp, #12
 8011b70:	af00      	add	r7, sp, #0
 8011b72:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8011b74:	4b05      	ldr	r3, [pc, #20]	; (8011b8c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8011b76:	68da      	ldr	r2, [r3, #12]
 8011b78:	4904      	ldr	r1, [pc, #16]	; (8011b8c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	4313      	orrs	r3, r2
 8011b7e:	60cb      	str	r3, [r1, #12]
}
 8011b80:	bf00      	nop
 8011b82:	370c      	adds	r7, #12
 8011b84:	46bd      	mov	sp, r7
 8011b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b8a:	4770      	bx	lr
 8011b8c:	40013c00 	.word	0x40013c00

08011b90 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8011b90:	b480      	push	{r7}
 8011b92:	b083      	sub	sp, #12
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8011b98:	4b06      	ldr	r3, [pc, #24]	; (8011bb4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8011b9a:	68da      	ldr	r2, [r3, #12]
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	43db      	mvns	r3, r3
 8011ba0:	4904      	ldr	r1, [pc, #16]	; (8011bb4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8011ba2:	4013      	ands	r3, r2
 8011ba4:	60cb      	str	r3, [r1, #12]
}
 8011ba6:	bf00      	nop
 8011ba8:	370c      	adds	r7, #12
 8011baa:	46bd      	mov	sp, r7
 8011bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb0:	4770      	bx	lr
 8011bb2:	bf00      	nop
 8011bb4:	40013c00 	.word	0x40013c00

08011bb8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b084      	sub	sp, #16
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8011bc0:	2300      	movs	r3, #0
 8011bc2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	791b      	ldrb	r3, [r3, #4]
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d065      	beq.n	8011c98 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d06c      	beq.n	8011cae <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	795b      	ldrb	r3, [r3, #5]
 8011bd8:	2b02      	cmp	r3, #2
 8011bda:	d01c      	beq.n	8011c16 <LL_EXTI_Init+0x5e>
 8011bdc:	2b02      	cmp	r3, #2
 8011bde:	dc25      	bgt.n	8011c2c <LL_EXTI_Init+0x74>
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d002      	beq.n	8011bea <LL_EXTI_Init+0x32>
 8011be4:	2b01      	cmp	r3, #1
 8011be6:	d00b      	beq.n	8011c00 <LL_EXTI_Init+0x48>
 8011be8:	e020      	b.n	8011c2c <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	681b      	ldr	r3, [r3, #0]
 8011bee:	4618      	mov	r0, r3
 8011bf0:	f7ff ff82 	bl	8011af8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	681b      	ldr	r3, [r3, #0]
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	f7ff ff45 	bl	8011a88 <LL_EXTI_EnableIT_0_31>
          break;
 8011bfe:	e018      	b.n	8011c32 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	4618      	mov	r0, r3
 8011c06:	f7ff ff51 	bl	8011aac <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	4618      	mov	r0, r3
 8011c10:	f7ff ff60 	bl	8011ad4 <LL_EXTI_EnableEvent_0_31>
          break;
 8011c14:	e00d      	b.n	8011c32 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	f7ff ff34 	bl	8011a88 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	4618      	mov	r0, r3
 8011c26:	f7ff ff55 	bl	8011ad4 <LL_EXTI_EnableEvent_0_31>
          break;
 8011c2a:	e002      	b.n	8011c32 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8011c2c:	2301      	movs	r3, #1
 8011c2e:	73fb      	strb	r3, [r7, #15]
          break;
 8011c30:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	799b      	ldrb	r3, [r3, #6]
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d039      	beq.n	8011cae <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	799b      	ldrb	r3, [r3, #6]
 8011c3e:	2b03      	cmp	r3, #3
 8011c40:	d01c      	beq.n	8011c7c <LL_EXTI_Init+0xc4>
 8011c42:	2b03      	cmp	r3, #3
 8011c44:	dc25      	bgt.n	8011c92 <LL_EXTI_Init+0xda>
 8011c46:	2b01      	cmp	r3, #1
 8011c48:	d002      	beq.n	8011c50 <LL_EXTI_Init+0x98>
 8011c4a:	2b02      	cmp	r3, #2
 8011c4c:	d00b      	beq.n	8011c66 <LL_EXTI_Init+0xae>
 8011c4e:	e020      	b.n	8011c92 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	4618      	mov	r0, r3
 8011c56:	f7ff ff9b 	bl	8011b90 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	4618      	mov	r0, r3
 8011c60:	f7ff ff5e 	bl	8011b20 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8011c64:	e024      	b.n	8011cb0 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	f7ff ff6a 	bl	8011b44 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	4618      	mov	r0, r3
 8011c76:	f7ff ff79 	bl	8011b6c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8011c7a:	e019      	b.n	8011cb0 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	4618      	mov	r0, r3
 8011c82:	f7ff ff4d 	bl	8011b20 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	f7ff ff6e 	bl	8011b6c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8011c90:	e00e      	b.n	8011cb0 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 8011c92:	2301      	movs	r3, #1
 8011c94:	73fb      	strb	r3, [r7, #15]
            break;
 8011c96:	e00b      	b.n	8011cb0 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	681b      	ldr	r3, [r3, #0]
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	f7ff ff05 	bl	8011aac <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	f7ff ff26 	bl	8011af8 <LL_EXTI_DisableEvent_0_31>
 8011cac:	e000      	b.n	8011cb0 <LL_EXTI_Init+0xf8>
      }
 8011cae:	bf00      	nop
  }
  return status;
 8011cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cb2:	4618      	mov	r0, r3
 8011cb4:	3710      	adds	r7, #16
 8011cb6:	46bd      	mov	sp, r7
 8011cb8:	bd80      	pop	{r7, pc}

08011cba <LL_GPIO_SetPinMode>:
{
 8011cba:	b480      	push	{r7}
 8011cbc:	b089      	sub	sp, #36	; 0x24
 8011cbe:	af00      	add	r7, sp, #0
 8011cc0:	60f8      	str	r0, [r7, #12]
 8011cc2:	60b9      	str	r1, [r7, #8]
 8011cc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	681a      	ldr	r2, [r3, #0]
 8011cca:	68bb      	ldr	r3, [r7, #8]
 8011ccc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	fa93 f3a3 	rbit	r3, r3
 8011cd4:	613b      	str	r3, [r7, #16]
  return result;
 8011cd6:	693b      	ldr	r3, [r7, #16]
 8011cd8:	fab3 f383 	clz	r3, r3
 8011cdc:	b2db      	uxtb	r3, r3
 8011cde:	005b      	lsls	r3, r3, #1
 8011ce0:	2103      	movs	r1, #3
 8011ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8011ce6:	43db      	mvns	r3, r3
 8011ce8:	401a      	ands	r2, r3
 8011cea:	68bb      	ldr	r3, [r7, #8]
 8011cec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011cee:	69fb      	ldr	r3, [r7, #28]
 8011cf0:	fa93 f3a3 	rbit	r3, r3
 8011cf4:	61bb      	str	r3, [r7, #24]
  return result;
 8011cf6:	69bb      	ldr	r3, [r7, #24]
 8011cf8:	fab3 f383 	clz	r3, r3
 8011cfc:	b2db      	uxtb	r3, r3
 8011cfe:	005b      	lsls	r3, r3, #1
 8011d00:	6879      	ldr	r1, [r7, #4]
 8011d02:	fa01 f303 	lsl.w	r3, r1, r3
 8011d06:	431a      	orrs	r2, r3
 8011d08:	68fb      	ldr	r3, [r7, #12]
 8011d0a:	601a      	str	r2, [r3, #0]
}
 8011d0c:	bf00      	nop
 8011d0e:	3724      	adds	r7, #36	; 0x24
 8011d10:	46bd      	mov	sp, r7
 8011d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d16:	4770      	bx	lr

08011d18 <LL_GPIO_SetPinOutputType>:
{
 8011d18:	b480      	push	{r7}
 8011d1a:	b085      	sub	sp, #20
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	60f8      	str	r0, [r7, #12]
 8011d20:	60b9      	str	r1, [r7, #8]
 8011d22:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	685a      	ldr	r2, [r3, #4]
 8011d28:	68bb      	ldr	r3, [r7, #8]
 8011d2a:	43db      	mvns	r3, r3
 8011d2c:	401a      	ands	r2, r3
 8011d2e:	68bb      	ldr	r3, [r7, #8]
 8011d30:	6879      	ldr	r1, [r7, #4]
 8011d32:	fb01 f303 	mul.w	r3, r1, r3
 8011d36:	431a      	orrs	r2, r3
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	605a      	str	r2, [r3, #4]
}
 8011d3c:	bf00      	nop
 8011d3e:	3714      	adds	r7, #20
 8011d40:	46bd      	mov	sp, r7
 8011d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d46:	4770      	bx	lr

08011d48 <LL_GPIO_SetPinSpeed>:
{
 8011d48:	b480      	push	{r7}
 8011d4a:	b089      	sub	sp, #36	; 0x24
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	60f8      	str	r0, [r7, #12]
 8011d50:	60b9      	str	r1, [r7, #8]
 8011d52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	689a      	ldr	r2, [r3, #8]
 8011d58:	68bb      	ldr	r3, [r7, #8]
 8011d5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011d5c:	697b      	ldr	r3, [r7, #20]
 8011d5e:	fa93 f3a3 	rbit	r3, r3
 8011d62:	613b      	str	r3, [r7, #16]
  return result;
 8011d64:	693b      	ldr	r3, [r7, #16]
 8011d66:	fab3 f383 	clz	r3, r3
 8011d6a:	b2db      	uxtb	r3, r3
 8011d6c:	005b      	lsls	r3, r3, #1
 8011d6e:	2103      	movs	r1, #3
 8011d70:	fa01 f303 	lsl.w	r3, r1, r3
 8011d74:	43db      	mvns	r3, r3
 8011d76:	401a      	ands	r2, r3
 8011d78:	68bb      	ldr	r3, [r7, #8]
 8011d7a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011d7c:	69fb      	ldr	r3, [r7, #28]
 8011d7e:	fa93 f3a3 	rbit	r3, r3
 8011d82:	61bb      	str	r3, [r7, #24]
  return result;
 8011d84:	69bb      	ldr	r3, [r7, #24]
 8011d86:	fab3 f383 	clz	r3, r3
 8011d8a:	b2db      	uxtb	r3, r3
 8011d8c:	005b      	lsls	r3, r3, #1
 8011d8e:	6879      	ldr	r1, [r7, #4]
 8011d90:	fa01 f303 	lsl.w	r3, r1, r3
 8011d94:	431a      	orrs	r2, r3
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	609a      	str	r2, [r3, #8]
}
 8011d9a:	bf00      	nop
 8011d9c:	3724      	adds	r7, #36	; 0x24
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da4:	4770      	bx	lr

08011da6 <LL_GPIO_SetPinPull>:
{
 8011da6:	b480      	push	{r7}
 8011da8:	b089      	sub	sp, #36	; 0x24
 8011daa:	af00      	add	r7, sp, #0
 8011dac:	60f8      	str	r0, [r7, #12]
 8011dae:	60b9      	str	r1, [r7, #8]
 8011db0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	68da      	ldr	r2, [r3, #12]
 8011db6:	68bb      	ldr	r3, [r7, #8]
 8011db8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011dba:	697b      	ldr	r3, [r7, #20]
 8011dbc:	fa93 f3a3 	rbit	r3, r3
 8011dc0:	613b      	str	r3, [r7, #16]
  return result;
 8011dc2:	693b      	ldr	r3, [r7, #16]
 8011dc4:	fab3 f383 	clz	r3, r3
 8011dc8:	b2db      	uxtb	r3, r3
 8011dca:	005b      	lsls	r3, r3, #1
 8011dcc:	2103      	movs	r1, #3
 8011dce:	fa01 f303 	lsl.w	r3, r1, r3
 8011dd2:	43db      	mvns	r3, r3
 8011dd4:	401a      	ands	r2, r3
 8011dd6:	68bb      	ldr	r3, [r7, #8]
 8011dd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011dda:	69fb      	ldr	r3, [r7, #28]
 8011ddc:	fa93 f3a3 	rbit	r3, r3
 8011de0:	61bb      	str	r3, [r7, #24]
  return result;
 8011de2:	69bb      	ldr	r3, [r7, #24]
 8011de4:	fab3 f383 	clz	r3, r3
 8011de8:	b2db      	uxtb	r3, r3
 8011dea:	005b      	lsls	r3, r3, #1
 8011dec:	6879      	ldr	r1, [r7, #4]
 8011dee:	fa01 f303 	lsl.w	r3, r1, r3
 8011df2:	431a      	orrs	r2, r3
 8011df4:	68fb      	ldr	r3, [r7, #12]
 8011df6:	60da      	str	r2, [r3, #12]
}
 8011df8:	bf00      	nop
 8011dfa:	3724      	adds	r7, #36	; 0x24
 8011dfc:	46bd      	mov	sp, r7
 8011dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e02:	4770      	bx	lr

08011e04 <LL_GPIO_SetAFPin_0_7>:
{
 8011e04:	b480      	push	{r7}
 8011e06:	b089      	sub	sp, #36	; 0x24
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	60f8      	str	r0, [r7, #12]
 8011e0c:	60b9      	str	r1, [r7, #8]
 8011e0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	6a1a      	ldr	r2, [r3, #32]
 8011e14:	68bb      	ldr	r3, [r7, #8]
 8011e16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011e18:	697b      	ldr	r3, [r7, #20]
 8011e1a:	fa93 f3a3 	rbit	r3, r3
 8011e1e:	613b      	str	r3, [r7, #16]
  return result;
 8011e20:	693b      	ldr	r3, [r7, #16]
 8011e22:	fab3 f383 	clz	r3, r3
 8011e26:	b2db      	uxtb	r3, r3
 8011e28:	009b      	lsls	r3, r3, #2
 8011e2a:	210f      	movs	r1, #15
 8011e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8011e30:	43db      	mvns	r3, r3
 8011e32:	401a      	ands	r2, r3
 8011e34:	68bb      	ldr	r3, [r7, #8]
 8011e36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011e38:	69fb      	ldr	r3, [r7, #28]
 8011e3a:	fa93 f3a3 	rbit	r3, r3
 8011e3e:	61bb      	str	r3, [r7, #24]
  return result;
 8011e40:	69bb      	ldr	r3, [r7, #24]
 8011e42:	fab3 f383 	clz	r3, r3
 8011e46:	b2db      	uxtb	r3, r3
 8011e48:	009b      	lsls	r3, r3, #2
 8011e4a:	6879      	ldr	r1, [r7, #4]
 8011e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8011e50:	431a      	orrs	r2, r3
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	621a      	str	r2, [r3, #32]
}
 8011e56:	bf00      	nop
 8011e58:	3724      	adds	r7, #36	; 0x24
 8011e5a:	46bd      	mov	sp, r7
 8011e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e60:	4770      	bx	lr

08011e62 <LL_GPIO_SetAFPin_8_15>:
{
 8011e62:	b480      	push	{r7}
 8011e64:	b089      	sub	sp, #36	; 0x24
 8011e66:	af00      	add	r7, sp, #0
 8011e68:	60f8      	str	r0, [r7, #12]
 8011e6a:	60b9      	str	r1, [r7, #8]
 8011e6c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011e72:	68bb      	ldr	r3, [r7, #8]
 8011e74:	0a1b      	lsrs	r3, r3, #8
 8011e76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011e78:	697b      	ldr	r3, [r7, #20]
 8011e7a:	fa93 f3a3 	rbit	r3, r3
 8011e7e:	613b      	str	r3, [r7, #16]
  return result;
 8011e80:	693b      	ldr	r3, [r7, #16]
 8011e82:	fab3 f383 	clz	r3, r3
 8011e86:	b2db      	uxtb	r3, r3
 8011e88:	009b      	lsls	r3, r3, #2
 8011e8a:	210f      	movs	r1, #15
 8011e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8011e90:	43db      	mvns	r3, r3
 8011e92:	401a      	ands	r2, r3
 8011e94:	68bb      	ldr	r3, [r7, #8]
 8011e96:	0a1b      	lsrs	r3, r3, #8
 8011e98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011e9a:	69fb      	ldr	r3, [r7, #28]
 8011e9c:	fa93 f3a3 	rbit	r3, r3
 8011ea0:	61bb      	str	r3, [r7, #24]
  return result;
 8011ea2:	69bb      	ldr	r3, [r7, #24]
 8011ea4:	fab3 f383 	clz	r3, r3
 8011ea8:	b2db      	uxtb	r3, r3
 8011eaa:	009b      	lsls	r3, r3, #2
 8011eac:	6879      	ldr	r1, [r7, #4]
 8011eae:	fa01 f303 	lsl.w	r3, r1, r3
 8011eb2:	431a      	orrs	r2, r3
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8011eb8:	bf00      	nop
 8011eba:	3724      	adds	r7, #36	; 0x24
 8011ebc:	46bd      	mov	sp, r7
 8011ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec2:	4770      	bx	lr

08011ec4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b088      	sub	sp, #32
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
 8011ecc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8011ece:	2300      	movs	r3, #0
 8011ed0:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8011ed2:	2300      	movs	r3, #0
 8011ed4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011edc:	697b      	ldr	r3, [r7, #20]
 8011ede:	fa93 f3a3 	rbit	r3, r3
 8011ee2:	613b      	str	r3, [r7, #16]
  return result;
 8011ee4:	693b      	ldr	r3, [r7, #16]
 8011ee6:	fab3 f383 	clz	r3, r3
 8011eea:	b2db      	uxtb	r3, r3
 8011eec:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8011eee:	e050      	b.n	8011f92 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8011ef0:	683b      	ldr	r3, [r7, #0]
 8011ef2:	681a      	ldr	r2, [r3, #0]
 8011ef4:	2101      	movs	r1, #1
 8011ef6:	69fb      	ldr	r3, [r7, #28]
 8011ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8011efc:	4013      	ands	r3, r2
 8011efe:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8011f00:	69bb      	ldr	r3, [r7, #24]
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d042      	beq.n	8011f8c <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8011f06:	683b      	ldr	r3, [r7, #0]
 8011f08:	685b      	ldr	r3, [r3, #4]
 8011f0a:	2b01      	cmp	r3, #1
 8011f0c:	d003      	beq.n	8011f16 <LL_GPIO_Init+0x52>
 8011f0e:	683b      	ldr	r3, [r7, #0]
 8011f10:	685b      	ldr	r3, [r3, #4]
 8011f12:	2b02      	cmp	r3, #2
 8011f14:	d10d      	bne.n	8011f32 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8011f16:	683b      	ldr	r3, [r7, #0]
 8011f18:	689b      	ldr	r3, [r3, #8]
 8011f1a:	461a      	mov	r2, r3
 8011f1c:	69b9      	ldr	r1, [r7, #24]
 8011f1e:	6878      	ldr	r0, [r7, #4]
 8011f20:	f7ff ff12 	bl	8011d48 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8011f24:	683b      	ldr	r3, [r7, #0]
 8011f26:	68db      	ldr	r3, [r3, #12]
 8011f28:	461a      	mov	r2, r3
 8011f2a:	69b9      	ldr	r1, [r7, #24]
 8011f2c:	6878      	ldr	r0, [r7, #4]
 8011f2e:	f7ff fef3 	bl	8011d18 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8011f32:	683b      	ldr	r3, [r7, #0]
 8011f34:	691b      	ldr	r3, [r3, #16]
 8011f36:	461a      	mov	r2, r3
 8011f38:	69b9      	ldr	r1, [r7, #24]
 8011f3a:	6878      	ldr	r0, [r7, #4]
 8011f3c:	f7ff ff33 	bl	8011da6 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8011f40:	683b      	ldr	r3, [r7, #0]
 8011f42:	685b      	ldr	r3, [r3, #4]
 8011f44:	2b02      	cmp	r3, #2
 8011f46:	d11a      	bne.n	8011f7e <LL_GPIO_Init+0xba>
 8011f48:	69bb      	ldr	r3, [r7, #24]
 8011f4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	fa93 f3a3 	rbit	r3, r3
 8011f52:	60bb      	str	r3, [r7, #8]
  return result;
 8011f54:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8011f56:	fab3 f383 	clz	r3, r3
 8011f5a:	b2db      	uxtb	r3, r3
 8011f5c:	2b07      	cmp	r3, #7
 8011f5e:	d807      	bhi.n	8011f70 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8011f60:	683b      	ldr	r3, [r7, #0]
 8011f62:	695b      	ldr	r3, [r3, #20]
 8011f64:	461a      	mov	r2, r3
 8011f66:	69b9      	ldr	r1, [r7, #24]
 8011f68:	6878      	ldr	r0, [r7, #4]
 8011f6a:	f7ff ff4b 	bl	8011e04 <LL_GPIO_SetAFPin_0_7>
 8011f6e:	e006      	b.n	8011f7e <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8011f70:	683b      	ldr	r3, [r7, #0]
 8011f72:	695b      	ldr	r3, [r3, #20]
 8011f74:	461a      	mov	r2, r3
 8011f76:	69b9      	ldr	r1, [r7, #24]
 8011f78:	6878      	ldr	r0, [r7, #4]
 8011f7a:	f7ff ff72 	bl	8011e62 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8011f7e:	683b      	ldr	r3, [r7, #0]
 8011f80:	685b      	ldr	r3, [r3, #4]
 8011f82:	461a      	mov	r2, r3
 8011f84:	69b9      	ldr	r1, [r7, #24]
 8011f86:	6878      	ldr	r0, [r7, #4]
 8011f88:	f7ff fe97 	bl	8011cba <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8011f8c:	69fb      	ldr	r3, [r7, #28]
 8011f8e:	3301      	adds	r3, #1
 8011f90:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8011f92:	683b      	ldr	r3, [r7, #0]
 8011f94:	681a      	ldr	r2, [r3, #0]
 8011f96:	69fb      	ldr	r3, [r7, #28]
 8011f98:	fa22 f303 	lsr.w	r3, r2, r3
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d1a7      	bne.n	8011ef0 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8011fa0:	2300      	movs	r3, #0
}
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	3720      	adds	r7, #32
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	bd80      	pop	{r7, pc}
	...

08011fac <LL_RCC_GetSysClkSource>:
{
 8011fac:	b480      	push	{r7}
 8011fae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8011fb0:	4b04      	ldr	r3, [pc, #16]	; (8011fc4 <LL_RCC_GetSysClkSource+0x18>)
 8011fb2:	689b      	ldr	r3, [r3, #8]
 8011fb4:	f003 030c 	and.w	r3, r3, #12
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	46bd      	mov	sp, r7
 8011fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fc0:	4770      	bx	lr
 8011fc2:	bf00      	nop
 8011fc4:	40023800 	.word	0x40023800

08011fc8 <LL_RCC_GetAHBPrescaler>:
{
 8011fc8:	b480      	push	{r7}
 8011fca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8011fcc:	4b04      	ldr	r3, [pc, #16]	; (8011fe0 <LL_RCC_GetAHBPrescaler+0x18>)
 8011fce:	689b      	ldr	r3, [r3, #8]
 8011fd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fdc:	4770      	bx	lr
 8011fde:	bf00      	nop
 8011fe0:	40023800 	.word	0x40023800

08011fe4 <LL_RCC_GetAPB1Prescaler>:
{
 8011fe4:	b480      	push	{r7}
 8011fe6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8011fe8:	4b04      	ldr	r3, [pc, #16]	; (8011ffc <LL_RCC_GetAPB1Prescaler+0x18>)
 8011fea:	689b      	ldr	r3, [r3, #8]
 8011fec:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8011ff0:	4618      	mov	r0, r3
 8011ff2:	46bd      	mov	sp, r7
 8011ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ff8:	4770      	bx	lr
 8011ffa:	bf00      	nop
 8011ffc:	40023800 	.word	0x40023800

08012000 <LL_RCC_GetAPB2Prescaler>:
{
 8012000:	b480      	push	{r7}
 8012002:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8012004:	4b04      	ldr	r3, [pc, #16]	; (8012018 <LL_RCC_GetAPB2Prescaler+0x18>)
 8012006:	689b      	ldr	r3, [r3, #8]
 8012008:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 801200c:	4618      	mov	r0, r3
 801200e:	46bd      	mov	sp, r7
 8012010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012014:	4770      	bx	lr
 8012016:	bf00      	nop
 8012018:	40023800 	.word	0x40023800

0801201c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 801201c:	b480      	push	{r7}
 801201e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8012020:	4b04      	ldr	r3, [pc, #16]	; (8012034 <LL_RCC_PLL_GetMainSource+0x18>)
 8012022:	685b      	ldr	r3, [r3, #4]
 8012024:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8012028:	4618      	mov	r0, r3
 801202a:	46bd      	mov	sp, r7
 801202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012030:	4770      	bx	lr
 8012032:	bf00      	nop
 8012034:	40023800 	.word	0x40023800

08012038 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8012038:	b480      	push	{r7}
 801203a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 801203c:	4b04      	ldr	r3, [pc, #16]	; (8012050 <LL_RCC_PLL_GetN+0x18>)
 801203e:	685b      	ldr	r3, [r3, #4]
 8012040:	099b      	lsrs	r3, r3, #6
 8012042:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8012046:	4618      	mov	r0, r3
 8012048:	46bd      	mov	sp, r7
 801204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801204e:	4770      	bx	lr
 8012050:	40023800 	.word	0x40023800

08012054 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8012054:	b480      	push	{r7}
 8012056:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8012058:	4b04      	ldr	r3, [pc, #16]	; (801206c <LL_RCC_PLL_GetP+0x18>)
 801205a:	685b      	ldr	r3, [r3, #4]
 801205c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8012060:	4618      	mov	r0, r3
 8012062:	46bd      	mov	sp, r7
 8012064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012068:	4770      	bx	lr
 801206a:	bf00      	nop
 801206c:	40023800 	.word	0x40023800

08012070 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8012070:	b480      	push	{r7}
 8012072:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8012074:	4b04      	ldr	r3, [pc, #16]	; (8012088 <LL_RCC_PLL_GetR+0x18>)
 8012076:	685b      	ldr	r3, [r3, #4]
 8012078:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 801207c:	4618      	mov	r0, r3
 801207e:	46bd      	mov	sp, r7
 8012080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012084:	4770      	bx	lr
 8012086:	bf00      	nop
 8012088:	40023800 	.word	0x40023800

0801208c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 801208c:	b480      	push	{r7}
 801208e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8012090:	4b04      	ldr	r3, [pc, #16]	; (80120a4 <LL_RCC_PLL_GetDivider+0x18>)
 8012092:	685b      	ldr	r3, [r3, #4]
 8012094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8012098:	4618      	mov	r0, r3
 801209a:	46bd      	mov	sp, r7
 801209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120a0:	4770      	bx	lr
 80120a2:	bf00      	nop
 80120a4:	40023800 	.word	0x40023800

080120a8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80120a8:	b580      	push	{r7, lr}
 80120aa:	b082      	sub	sp, #8
 80120ac:	af00      	add	r7, sp, #0
 80120ae:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80120b0:	f000 f820 	bl	80120f4 <RCC_GetSystemClockFreq>
 80120b4:	4602      	mov	r2, r0
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	4618      	mov	r0, r3
 80120c0:	f000 f85c 	bl	801217c <RCC_GetHCLKClockFreq>
 80120c4:	4602      	mov	r2, r0
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	685b      	ldr	r3, [r3, #4]
 80120ce:	4618      	mov	r0, r3
 80120d0:	f000 f86a 	bl	80121a8 <RCC_GetPCLK1ClockFreq>
 80120d4:	4602      	mov	r2, r0
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	685b      	ldr	r3, [r3, #4]
 80120de:	4618      	mov	r0, r3
 80120e0:	f000 f876 	bl	80121d0 <RCC_GetPCLK2ClockFreq>
 80120e4:	4602      	mov	r2, r0
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	60da      	str	r2, [r3, #12]
}
 80120ea:	bf00      	nop
 80120ec:	3708      	adds	r7, #8
 80120ee:	46bd      	mov	sp, r7
 80120f0:	bd80      	pop	{r7, pc}
	...

080120f4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	b082      	sub	sp, #8
 80120f8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80120fa:	2300      	movs	r3, #0
 80120fc:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80120fe:	f7ff ff55 	bl	8011fac <LL_RCC_GetSysClkSource>
 8012102:	4603      	mov	r3, r0
 8012104:	2b0c      	cmp	r3, #12
 8012106:	d82d      	bhi.n	8012164 <RCC_GetSystemClockFreq+0x70>
 8012108:	a201      	add	r2, pc, #4	; (adr r2, 8012110 <RCC_GetSystemClockFreq+0x1c>)
 801210a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801210e:	bf00      	nop
 8012110:	08012145 	.word	0x08012145
 8012114:	08012165 	.word	0x08012165
 8012118:	08012165 	.word	0x08012165
 801211c:	08012165 	.word	0x08012165
 8012120:	0801214b 	.word	0x0801214b
 8012124:	08012165 	.word	0x08012165
 8012128:	08012165 	.word	0x08012165
 801212c:	08012165 	.word	0x08012165
 8012130:	08012151 	.word	0x08012151
 8012134:	08012165 	.word	0x08012165
 8012138:	08012165 	.word	0x08012165
 801213c:	08012165 	.word	0x08012165
 8012140:	0801215b 	.word	0x0801215b
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8012144:	4b0b      	ldr	r3, [pc, #44]	; (8012174 <RCC_GetSystemClockFreq+0x80>)
 8012146:	607b      	str	r3, [r7, #4]
      break;
 8012148:	e00f      	b.n	801216a <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 801214a:	4b0b      	ldr	r3, [pc, #44]	; (8012178 <RCC_GetSystemClockFreq+0x84>)
 801214c:	607b      	str	r3, [r7, #4]
      break;
 801214e:	e00c      	b.n	801216a <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8012150:	2008      	movs	r0, #8
 8012152:	f000 f851 	bl	80121f8 <RCC_PLL_GetFreqDomain_SYS>
 8012156:	6078      	str	r0, [r7, #4]
      break;
 8012158:	e007      	b.n	801216a <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 801215a:	200c      	movs	r0, #12
 801215c:	f000 f84c 	bl	80121f8 <RCC_PLL_GetFreqDomain_SYS>
 8012160:	6078      	str	r0, [r7, #4]
      break;
 8012162:	e002      	b.n	801216a <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8012164:	4b03      	ldr	r3, [pc, #12]	; (8012174 <RCC_GetSystemClockFreq+0x80>)
 8012166:	607b      	str	r3, [r7, #4]
      break;
 8012168:	bf00      	nop
  }

  return frequency;
 801216a:	687b      	ldr	r3, [r7, #4]
}
 801216c:	4618      	mov	r0, r3
 801216e:	3708      	adds	r7, #8
 8012170:	46bd      	mov	sp, r7
 8012172:	bd80      	pop	{r7, pc}
 8012174:	00f42400 	.word	0x00f42400
 8012178:	007a1200 	.word	0x007a1200

0801217c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b082      	sub	sp, #8
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8012184:	f7ff ff20 	bl	8011fc8 <LL_RCC_GetAHBPrescaler>
 8012188:	4603      	mov	r3, r0
 801218a:	091b      	lsrs	r3, r3, #4
 801218c:	f003 030f 	and.w	r3, r3, #15
 8012190:	4a04      	ldr	r2, [pc, #16]	; (80121a4 <RCC_GetHCLKClockFreq+0x28>)
 8012192:	5cd3      	ldrb	r3, [r2, r3]
 8012194:	461a      	mov	r2, r3
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	40d3      	lsrs	r3, r2
}
 801219a:	4618      	mov	r0, r3
 801219c:	3708      	adds	r7, #8
 801219e:	46bd      	mov	sp, r7
 80121a0:	bd80      	pop	{r7, pc}
 80121a2:	bf00      	nop
 80121a4:	0801843c 	.word	0x0801843c

080121a8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	b082      	sub	sp, #8
 80121ac:	af00      	add	r7, sp, #0
 80121ae:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80121b0:	f7ff ff18 	bl	8011fe4 <LL_RCC_GetAPB1Prescaler>
 80121b4:	4603      	mov	r3, r0
 80121b6:	0a9b      	lsrs	r3, r3, #10
 80121b8:	4a04      	ldr	r2, [pc, #16]	; (80121cc <RCC_GetPCLK1ClockFreq+0x24>)
 80121ba:	5cd3      	ldrb	r3, [r2, r3]
 80121bc:	461a      	mov	r2, r3
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	40d3      	lsrs	r3, r2
}
 80121c2:	4618      	mov	r0, r3
 80121c4:	3708      	adds	r7, #8
 80121c6:	46bd      	mov	sp, r7
 80121c8:	bd80      	pop	{r7, pc}
 80121ca:	bf00      	nop
 80121cc:	0801844c 	.word	0x0801844c

080121d0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80121d0:	b580      	push	{r7, lr}
 80121d2:	b082      	sub	sp, #8
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80121d8:	f7ff ff12 	bl	8012000 <LL_RCC_GetAPB2Prescaler>
 80121dc:	4603      	mov	r3, r0
 80121de:	0b5b      	lsrs	r3, r3, #13
 80121e0:	4a04      	ldr	r2, [pc, #16]	; (80121f4 <RCC_GetPCLK2ClockFreq+0x24>)
 80121e2:	5cd3      	ldrb	r3, [r2, r3]
 80121e4:	461a      	mov	r2, r3
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	40d3      	lsrs	r3, r2
}
 80121ea:	4618      	mov	r0, r3
 80121ec:	3708      	adds	r7, #8
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}
 80121f2:	bf00      	nop
 80121f4:	0801844c 	.word	0x0801844c

080121f8 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80121f8:	b590      	push	{r4, r7, lr}
 80121fa:	b087      	sub	sp, #28
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8012200:	2300      	movs	r3, #0
 8012202:	617b      	str	r3, [r7, #20]
 8012204:	2300      	movs	r3, #0
 8012206:	60fb      	str	r3, [r7, #12]
 8012208:	2300      	movs	r3, #0
 801220a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 801220c:	f7ff ff06 	bl	801201c <LL_RCC_PLL_GetMainSource>
 8012210:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	2b00      	cmp	r3, #0
 8012216:	d004      	beq.n	8012222 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801221e:	d003      	beq.n	8012228 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8012220:	e005      	b.n	801222e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8012222:	4b1c      	ldr	r3, [pc, #112]	; (8012294 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8012224:	617b      	str	r3, [r7, #20]
      break;
 8012226:	e005      	b.n	8012234 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8012228:	4b1b      	ldr	r3, [pc, #108]	; (8012298 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 801222a:	617b      	str	r3, [r7, #20]
      break;
 801222c:	e002      	b.n	8012234 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 801222e:	4b19      	ldr	r3, [pc, #100]	; (8012294 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8012230:	617b      	str	r3, [r7, #20]
      break;
 8012232:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	2b08      	cmp	r3, #8
 8012238:	d114      	bne.n	8012264 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 801223a:	f7ff ff27 	bl	801208c <LL_RCC_PLL_GetDivider>
 801223e:	4602      	mov	r2, r0
 8012240:	697b      	ldr	r3, [r7, #20]
 8012242:	fbb3 f4f2 	udiv	r4, r3, r2
 8012246:	f7ff fef7 	bl	8012038 <LL_RCC_PLL_GetN>
 801224a:	4603      	mov	r3, r0
 801224c:	fb03 f404 	mul.w	r4, r3, r4
 8012250:	f7ff ff00 	bl	8012054 <LL_RCC_PLL_GetP>
 8012254:	4603      	mov	r3, r0
 8012256:	0c1b      	lsrs	r3, r3, #16
 8012258:	3301      	adds	r3, #1
 801225a:	005b      	lsls	r3, r3, #1
 801225c:	fbb4 f3f3 	udiv	r3, r4, r3
 8012260:	613b      	str	r3, [r7, #16]
 8012262:	e011      	b.n	8012288 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8012264:	f7ff ff12 	bl	801208c <LL_RCC_PLL_GetDivider>
 8012268:	4602      	mov	r2, r0
 801226a:	697b      	ldr	r3, [r7, #20]
 801226c:	fbb3 f4f2 	udiv	r4, r3, r2
 8012270:	f7ff fee2 	bl	8012038 <LL_RCC_PLL_GetN>
 8012274:	4603      	mov	r3, r0
 8012276:	fb03 f404 	mul.w	r4, r3, r4
 801227a:	f7ff fef9 	bl	8012070 <LL_RCC_PLL_GetR>
 801227e:	4603      	mov	r3, r0
 8012280:	0f1b      	lsrs	r3, r3, #28
 8012282:	fbb4 f3f3 	udiv	r3, r4, r3
 8012286:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8012288:	693b      	ldr	r3, [r7, #16]
}
 801228a:	4618      	mov	r0, r3
 801228c:	371c      	adds	r7, #28
 801228e:	46bd      	mov	sp, r7
 8012290:	bd90      	pop	{r4, r7, pc}
 8012292:	bf00      	nop
 8012294:	00f42400 	.word	0x00f42400
 8012298:	007a1200 	.word	0x007a1200

0801229c <LL_TIM_SetPrescaler>:
{
 801229c:	b480      	push	{r7}
 801229e:	b083      	sub	sp, #12
 80122a0:	af00      	add	r7, sp, #0
 80122a2:	6078      	str	r0, [r7, #4]
 80122a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	683a      	ldr	r2, [r7, #0]
 80122aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80122ac:	bf00      	nop
 80122ae:	370c      	adds	r7, #12
 80122b0:	46bd      	mov	sp, r7
 80122b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122b6:	4770      	bx	lr

080122b8 <LL_TIM_SetAutoReload>:
{
 80122b8:	b480      	push	{r7}
 80122ba:	b083      	sub	sp, #12
 80122bc:	af00      	add	r7, sp, #0
 80122be:	6078      	str	r0, [r7, #4]
 80122c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	683a      	ldr	r2, [r7, #0]
 80122c6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80122c8:	bf00      	nop
 80122ca:	370c      	adds	r7, #12
 80122cc:	46bd      	mov	sp, r7
 80122ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122d2:	4770      	bx	lr

080122d4 <LL_TIM_SetRepetitionCounter>:
{
 80122d4:	b480      	push	{r7}
 80122d6:	b083      	sub	sp, #12
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
 80122dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	683a      	ldr	r2, [r7, #0]
 80122e2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80122e4:	bf00      	nop
 80122e6:	370c      	adds	r7, #12
 80122e8:	46bd      	mov	sp, r7
 80122ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ee:	4770      	bx	lr

080122f0 <LL_TIM_OC_SetCompareCH1>:
{
 80122f0:	b480      	push	{r7}
 80122f2:	b083      	sub	sp, #12
 80122f4:	af00      	add	r7, sp, #0
 80122f6:	6078      	str	r0, [r7, #4]
 80122f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	683a      	ldr	r2, [r7, #0]
 80122fe:	635a      	str	r2, [r3, #52]	; 0x34
}
 8012300:	bf00      	nop
 8012302:	370c      	adds	r7, #12
 8012304:	46bd      	mov	sp, r7
 8012306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801230a:	4770      	bx	lr

0801230c <LL_TIM_OC_SetCompareCH2>:
{
 801230c:	b480      	push	{r7}
 801230e:	b083      	sub	sp, #12
 8012310:	af00      	add	r7, sp, #0
 8012312:	6078      	str	r0, [r7, #4]
 8012314:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	683a      	ldr	r2, [r7, #0]
 801231a:	639a      	str	r2, [r3, #56]	; 0x38
}
 801231c:	bf00      	nop
 801231e:	370c      	adds	r7, #12
 8012320:	46bd      	mov	sp, r7
 8012322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012326:	4770      	bx	lr

08012328 <LL_TIM_OC_SetCompareCH3>:
{
 8012328:	b480      	push	{r7}
 801232a:	b083      	sub	sp, #12
 801232c:	af00      	add	r7, sp, #0
 801232e:	6078      	str	r0, [r7, #4]
 8012330:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	683a      	ldr	r2, [r7, #0]
 8012336:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8012338:	bf00      	nop
 801233a:	370c      	adds	r7, #12
 801233c:	46bd      	mov	sp, r7
 801233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012342:	4770      	bx	lr

08012344 <LL_TIM_OC_SetCompareCH4>:
{
 8012344:	b480      	push	{r7}
 8012346:	b083      	sub	sp, #12
 8012348:	af00      	add	r7, sp, #0
 801234a:	6078      	str	r0, [r7, #4]
 801234c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	683a      	ldr	r2, [r7, #0]
 8012352:	641a      	str	r2, [r3, #64]	; 0x40
}
 8012354:	bf00      	nop
 8012356:	370c      	adds	r7, #12
 8012358:	46bd      	mov	sp, r7
 801235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801235e:	4770      	bx	lr

08012360 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8012360:	b480      	push	{r7}
 8012362:	b083      	sub	sp, #12
 8012364:	af00      	add	r7, sp, #0
 8012366:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	695b      	ldr	r3, [r3, #20]
 801236c:	f043 0201 	orr.w	r2, r3, #1
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	615a      	str	r2, [r3, #20]
}
 8012374:	bf00      	nop
 8012376:	370c      	adds	r7, #12
 8012378:	46bd      	mov	sp, r7
 801237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237e:	4770      	bx	lr

08012380 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8012380:	b580      	push	{r7, lr}
 8012382:	b084      	sub	sp, #16
 8012384:	af00      	add	r7, sp, #0
 8012386:	6078      	str	r0, [r7, #4]
 8012388:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	4a3d      	ldr	r2, [pc, #244]	; (8012488 <LL_TIM_Init+0x108>)
 8012394:	4293      	cmp	r3, r2
 8012396:	d013      	beq.n	80123c0 <LL_TIM_Init+0x40>
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801239e:	d00f      	beq.n	80123c0 <LL_TIM_Init+0x40>
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	4a3a      	ldr	r2, [pc, #232]	; (801248c <LL_TIM_Init+0x10c>)
 80123a4:	4293      	cmp	r3, r2
 80123a6:	d00b      	beq.n	80123c0 <LL_TIM_Init+0x40>
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	4a39      	ldr	r2, [pc, #228]	; (8012490 <LL_TIM_Init+0x110>)
 80123ac:	4293      	cmp	r3, r2
 80123ae:	d007      	beq.n	80123c0 <LL_TIM_Init+0x40>
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	4a38      	ldr	r2, [pc, #224]	; (8012494 <LL_TIM_Init+0x114>)
 80123b4:	4293      	cmp	r3, r2
 80123b6:	d003      	beq.n	80123c0 <LL_TIM_Init+0x40>
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	4a37      	ldr	r2, [pc, #220]	; (8012498 <LL_TIM_Init+0x118>)
 80123bc:	4293      	cmp	r3, r2
 80123be:	d106      	bne.n	80123ce <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80123c6:	683b      	ldr	r3, [r7, #0]
 80123c8:	685b      	ldr	r3, [r3, #4]
 80123ca:	4313      	orrs	r3, r2
 80123cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80123ce:	687b      	ldr	r3, [r7, #4]
 80123d0:	4a2d      	ldr	r2, [pc, #180]	; (8012488 <LL_TIM_Init+0x108>)
 80123d2:	4293      	cmp	r3, r2
 80123d4:	d02b      	beq.n	801242e <LL_TIM_Init+0xae>
 80123d6:	687b      	ldr	r3, [r7, #4]
 80123d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80123dc:	d027      	beq.n	801242e <LL_TIM_Init+0xae>
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	4a2a      	ldr	r2, [pc, #168]	; (801248c <LL_TIM_Init+0x10c>)
 80123e2:	4293      	cmp	r3, r2
 80123e4:	d023      	beq.n	801242e <LL_TIM_Init+0xae>
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	4a29      	ldr	r2, [pc, #164]	; (8012490 <LL_TIM_Init+0x110>)
 80123ea:	4293      	cmp	r3, r2
 80123ec:	d01f      	beq.n	801242e <LL_TIM_Init+0xae>
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	4a28      	ldr	r2, [pc, #160]	; (8012494 <LL_TIM_Init+0x114>)
 80123f2:	4293      	cmp	r3, r2
 80123f4:	d01b      	beq.n	801242e <LL_TIM_Init+0xae>
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	4a27      	ldr	r2, [pc, #156]	; (8012498 <LL_TIM_Init+0x118>)
 80123fa:	4293      	cmp	r3, r2
 80123fc:	d017      	beq.n	801242e <LL_TIM_Init+0xae>
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	4a26      	ldr	r2, [pc, #152]	; (801249c <LL_TIM_Init+0x11c>)
 8012402:	4293      	cmp	r3, r2
 8012404:	d013      	beq.n	801242e <LL_TIM_Init+0xae>
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	4a25      	ldr	r2, [pc, #148]	; (80124a0 <LL_TIM_Init+0x120>)
 801240a:	4293      	cmp	r3, r2
 801240c:	d00f      	beq.n	801242e <LL_TIM_Init+0xae>
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	4a24      	ldr	r2, [pc, #144]	; (80124a4 <LL_TIM_Init+0x124>)
 8012412:	4293      	cmp	r3, r2
 8012414:	d00b      	beq.n	801242e <LL_TIM_Init+0xae>
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	4a23      	ldr	r2, [pc, #140]	; (80124a8 <LL_TIM_Init+0x128>)
 801241a:	4293      	cmp	r3, r2
 801241c:	d007      	beq.n	801242e <LL_TIM_Init+0xae>
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	4a22      	ldr	r2, [pc, #136]	; (80124ac <LL_TIM_Init+0x12c>)
 8012422:	4293      	cmp	r3, r2
 8012424:	d003      	beq.n	801242e <LL_TIM_Init+0xae>
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	4a21      	ldr	r2, [pc, #132]	; (80124b0 <LL_TIM_Init+0x130>)
 801242a:	4293      	cmp	r3, r2
 801242c:	d106      	bne.n	801243c <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 801242e:	68fb      	ldr	r3, [r7, #12]
 8012430:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8012434:	683b      	ldr	r3, [r7, #0]
 8012436:	68db      	ldr	r3, [r3, #12]
 8012438:	4313      	orrs	r3, r2
 801243a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	68fa      	ldr	r2, [r7, #12]
 8012440:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8012442:	683b      	ldr	r3, [r7, #0]
 8012444:	689b      	ldr	r3, [r3, #8]
 8012446:	4619      	mov	r1, r3
 8012448:	6878      	ldr	r0, [r7, #4]
 801244a:	f7ff ff35 	bl	80122b8 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 801244e:	683b      	ldr	r3, [r7, #0]
 8012450:	881b      	ldrh	r3, [r3, #0]
 8012452:	4619      	mov	r1, r3
 8012454:	6878      	ldr	r0, [r7, #4]
 8012456:	f7ff ff21 	bl	801229c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801245a:	687b      	ldr	r3, [r7, #4]
 801245c:	4a0a      	ldr	r2, [pc, #40]	; (8012488 <LL_TIM_Init+0x108>)
 801245e:	4293      	cmp	r3, r2
 8012460:	d003      	beq.n	801246a <LL_TIM_Init+0xea>
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	4a0c      	ldr	r2, [pc, #48]	; (8012498 <LL_TIM_Init+0x118>)
 8012466:	4293      	cmp	r3, r2
 8012468:	d105      	bne.n	8012476 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 801246a:	683b      	ldr	r3, [r7, #0]
 801246c:	691b      	ldr	r3, [r3, #16]
 801246e:	4619      	mov	r1, r3
 8012470:	6878      	ldr	r0, [r7, #4]
 8012472:	f7ff ff2f 	bl	80122d4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8012476:	6878      	ldr	r0, [r7, #4]
 8012478:	f7ff ff72 	bl	8012360 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 801247c:	2300      	movs	r3, #0
}
 801247e:	4618      	mov	r0, r3
 8012480:	3710      	adds	r7, #16
 8012482:	46bd      	mov	sp, r7
 8012484:	bd80      	pop	{r7, pc}
 8012486:	bf00      	nop
 8012488:	40010000 	.word	0x40010000
 801248c:	40000400 	.word	0x40000400
 8012490:	40000800 	.word	0x40000800
 8012494:	40000c00 	.word	0x40000c00
 8012498:	40010400 	.word	0x40010400
 801249c:	40014000 	.word	0x40014000
 80124a0:	40014400 	.word	0x40014400
 80124a4:	40014800 	.word	0x40014800
 80124a8:	40001800 	.word	0x40001800
 80124ac:	40001c00 	.word	0x40001c00
 80124b0:	40002000 	.word	0x40002000

080124b4 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80124b4:	b580      	push	{r7, lr}
 80124b6:	b086      	sub	sp, #24
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	60f8      	str	r0, [r7, #12]
 80124bc:	60b9      	str	r1, [r7, #8]
 80124be:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80124c0:	2301      	movs	r3, #1
 80124c2:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80124c4:	68bb      	ldr	r3, [r7, #8]
 80124c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80124ca:	d027      	beq.n	801251c <LL_TIM_OC_Init+0x68>
 80124cc:	68bb      	ldr	r3, [r7, #8]
 80124ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80124d2:	d82a      	bhi.n	801252a <LL_TIM_OC_Init+0x76>
 80124d4:	68bb      	ldr	r3, [r7, #8]
 80124d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80124da:	d018      	beq.n	801250e <LL_TIM_OC_Init+0x5a>
 80124dc:	68bb      	ldr	r3, [r7, #8]
 80124de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80124e2:	d822      	bhi.n	801252a <LL_TIM_OC_Init+0x76>
 80124e4:	68bb      	ldr	r3, [r7, #8]
 80124e6:	2b01      	cmp	r3, #1
 80124e8:	d003      	beq.n	80124f2 <LL_TIM_OC_Init+0x3e>
 80124ea:	68bb      	ldr	r3, [r7, #8]
 80124ec:	2b10      	cmp	r3, #16
 80124ee:	d007      	beq.n	8012500 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80124f0:	e01b      	b.n	801252a <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80124f2:	6879      	ldr	r1, [r7, #4]
 80124f4:	68f8      	ldr	r0, [r7, #12]
 80124f6:	f000 f81f 	bl	8012538 <OC1Config>
 80124fa:	4603      	mov	r3, r0
 80124fc:	75fb      	strb	r3, [r7, #23]
      break;
 80124fe:	e015      	b.n	801252c <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8012500:	6879      	ldr	r1, [r7, #4]
 8012502:	68f8      	ldr	r0, [r7, #12]
 8012504:	f000 f884 	bl	8012610 <OC2Config>
 8012508:	4603      	mov	r3, r0
 801250a:	75fb      	strb	r3, [r7, #23]
      break;
 801250c:	e00e      	b.n	801252c <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 801250e:	6879      	ldr	r1, [r7, #4]
 8012510:	68f8      	ldr	r0, [r7, #12]
 8012512:	f000 f8ed 	bl	80126f0 <OC3Config>
 8012516:	4603      	mov	r3, r0
 8012518:	75fb      	strb	r3, [r7, #23]
      break;
 801251a:	e007      	b.n	801252c <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 801251c:	6879      	ldr	r1, [r7, #4]
 801251e:	68f8      	ldr	r0, [r7, #12]
 8012520:	f000 f956 	bl	80127d0 <OC4Config>
 8012524:	4603      	mov	r3, r0
 8012526:	75fb      	strb	r3, [r7, #23]
      break;
 8012528:	e000      	b.n	801252c <LL_TIM_OC_Init+0x78>
      break;
 801252a:	bf00      	nop
  }

  return result;
 801252c:	7dfb      	ldrb	r3, [r7, #23]
}
 801252e:	4618      	mov	r0, r3
 8012530:	3718      	adds	r7, #24
 8012532:	46bd      	mov	sp, r7
 8012534:	bd80      	pop	{r7, pc}
	...

08012538 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8012538:	b580      	push	{r7, lr}
 801253a:	b086      	sub	sp, #24
 801253c:	af00      	add	r7, sp, #0
 801253e:	6078      	str	r0, [r7, #4]
 8012540:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	6a1b      	ldr	r3, [r3, #32]
 8012546:	f023 0201 	bic.w	r2, r3, #1
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	6a1b      	ldr	r3, [r3, #32]
 8012552:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	685b      	ldr	r3, [r3, #4]
 8012558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	699b      	ldr	r3, [r3, #24]
 801255e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8012560:	68fb      	ldr	r3, [r7, #12]
 8012562:	f023 0303 	bic.w	r3, r3, #3
 8012566:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 801256e:	683b      	ldr	r3, [r7, #0]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	4313      	orrs	r3, r2
 8012574:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8012576:	697b      	ldr	r3, [r7, #20]
 8012578:	f023 0202 	bic.w	r2, r3, #2
 801257c:	683b      	ldr	r3, [r7, #0]
 801257e:	691b      	ldr	r3, [r3, #16]
 8012580:	4313      	orrs	r3, r2
 8012582:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8012584:	697b      	ldr	r3, [r7, #20]
 8012586:	f023 0201 	bic.w	r2, r3, #1
 801258a:	683b      	ldr	r3, [r7, #0]
 801258c:	685b      	ldr	r3, [r3, #4]
 801258e:	4313      	orrs	r3, r2
 8012590:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	4a1c      	ldr	r2, [pc, #112]	; (8012608 <OC1Config+0xd0>)
 8012596:	4293      	cmp	r3, r2
 8012598:	d003      	beq.n	80125a2 <OC1Config+0x6a>
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	4a1b      	ldr	r2, [pc, #108]	; (801260c <OC1Config+0xd4>)
 801259e:	4293      	cmp	r3, r2
 80125a0:	d11e      	bne.n	80125e0 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80125a2:	697b      	ldr	r3, [r7, #20]
 80125a4:	f023 0208 	bic.w	r2, r3, #8
 80125a8:	683b      	ldr	r3, [r7, #0]
 80125aa:	695b      	ldr	r3, [r3, #20]
 80125ac:	009b      	lsls	r3, r3, #2
 80125ae:	4313      	orrs	r3, r2
 80125b0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80125b2:	697b      	ldr	r3, [r7, #20]
 80125b4:	f023 0204 	bic.w	r2, r3, #4
 80125b8:	683b      	ldr	r3, [r7, #0]
 80125ba:	689b      	ldr	r3, [r3, #8]
 80125bc:	009b      	lsls	r3, r3, #2
 80125be:	4313      	orrs	r3, r2
 80125c0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80125c2:	693b      	ldr	r3, [r7, #16]
 80125c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80125c8:	683b      	ldr	r3, [r7, #0]
 80125ca:	699b      	ldr	r3, [r3, #24]
 80125cc:	4313      	orrs	r3, r2
 80125ce:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80125d0:	693b      	ldr	r3, [r7, #16]
 80125d2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80125d6:	683b      	ldr	r3, [r7, #0]
 80125d8:	69db      	ldr	r3, [r3, #28]
 80125da:	005b      	lsls	r3, r3, #1
 80125dc:	4313      	orrs	r3, r2
 80125de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	693a      	ldr	r2, [r7, #16]
 80125e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	68fa      	ldr	r2, [r7, #12]
 80125ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80125ec:	683b      	ldr	r3, [r7, #0]
 80125ee:	68db      	ldr	r3, [r3, #12]
 80125f0:	4619      	mov	r1, r3
 80125f2:	6878      	ldr	r0, [r7, #4]
 80125f4:	f7ff fe7c 	bl	80122f0 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	697a      	ldr	r2, [r7, #20]
 80125fc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80125fe:	2300      	movs	r3, #0
}
 8012600:	4618      	mov	r0, r3
 8012602:	3718      	adds	r7, #24
 8012604:	46bd      	mov	sp, r7
 8012606:	bd80      	pop	{r7, pc}
 8012608:	40010000 	.word	0x40010000
 801260c:	40010400 	.word	0x40010400

08012610 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8012610:	b580      	push	{r7, lr}
 8012612:	b086      	sub	sp, #24
 8012614:	af00      	add	r7, sp, #0
 8012616:	6078      	str	r0, [r7, #4]
 8012618:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	6a1b      	ldr	r3, [r3, #32]
 801261e:	f023 0210 	bic.w	r2, r3, #16
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	6a1b      	ldr	r3, [r3, #32]
 801262a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	685b      	ldr	r3, [r3, #4]
 8012630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	699b      	ldr	r3, [r3, #24]
 8012636:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8012638:	68fb      	ldr	r3, [r7, #12]
 801263a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801263e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8012646:	683b      	ldr	r3, [r7, #0]
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	021b      	lsls	r3, r3, #8
 801264c:	4313      	orrs	r3, r2
 801264e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8012650:	697b      	ldr	r3, [r7, #20]
 8012652:	f023 0220 	bic.w	r2, r3, #32
 8012656:	683b      	ldr	r3, [r7, #0]
 8012658:	691b      	ldr	r3, [r3, #16]
 801265a:	011b      	lsls	r3, r3, #4
 801265c:	4313      	orrs	r3, r2
 801265e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8012660:	697b      	ldr	r3, [r7, #20]
 8012662:	f023 0210 	bic.w	r2, r3, #16
 8012666:	683b      	ldr	r3, [r7, #0]
 8012668:	685b      	ldr	r3, [r3, #4]
 801266a:	011b      	lsls	r3, r3, #4
 801266c:	4313      	orrs	r3, r2
 801266e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	4a1d      	ldr	r2, [pc, #116]	; (80126e8 <OC2Config+0xd8>)
 8012674:	4293      	cmp	r3, r2
 8012676:	d003      	beq.n	8012680 <OC2Config+0x70>
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	4a1c      	ldr	r2, [pc, #112]	; (80126ec <OC2Config+0xdc>)
 801267c:	4293      	cmp	r3, r2
 801267e:	d11f      	bne.n	80126c0 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8012680:	697b      	ldr	r3, [r7, #20]
 8012682:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8012686:	683b      	ldr	r3, [r7, #0]
 8012688:	695b      	ldr	r3, [r3, #20]
 801268a:	019b      	lsls	r3, r3, #6
 801268c:	4313      	orrs	r3, r2
 801268e:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8012690:	697b      	ldr	r3, [r7, #20]
 8012692:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8012696:	683b      	ldr	r3, [r7, #0]
 8012698:	689b      	ldr	r3, [r3, #8]
 801269a:	019b      	lsls	r3, r3, #6
 801269c:	4313      	orrs	r3, r2
 801269e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80126a0:	693b      	ldr	r3, [r7, #16]
 80126a2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80126a6:	683b      	ldr	r3, [r7, #0]
 80126a8:	699b      	ldr	r3, [r3, #24]
 80126aa:	009b      	lsls	r3, r3, #2
 80126ac:	4313      	orrs	r3, r2
 80126ae:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80126b0:	693b      	ldr	r3, [r7, #16]
 80126b2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80126b6:	683b      	ldr	r3, [r7, #0]
 80126b8:	69db      	ldr	r3, [r3, #28]
 80126ba:	00db      	lsls	r3, r3, #3
 80126bc:	4313      	orrs	r3, r2
 80126be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	693a      	ldr	r2, [r7, #16]
 80126c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	68fa      	ldr	r2, [r7, #12]
 80126ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80126cc:	683b      	ldr	r3, [r7, #0]
 80126ce:	68db      	ldr	r3, [r3, #12]
 80126d0:	4619      	mov	r1, r3
 80126d2:	6878      	ldr	r0, [r7, #4]
 80126d4:	f7ff fe1a 	bl	801230c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	697a      	ldr	r2, [r7, #20]
 80126dc:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80126de:	2300      	movs	r3, #0
}
 80126e0:	4618      	mov	r0, r3
 80126e2:	3718      	adds	r7, #24
 80126e4:	46bd      	mov	sp, r7
 80126e6:	bd80      	pop	{r7, pc}
 80126e8:	40010000 	.word	0x40010000
 80126ec:	40010400 	.word	0x40010400

080126f0 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80126f0:	b580      	push	{r7, lr}
 80126f2:	b086      	sub	sp, #24
 80126f4:	af00      	add	r7, sp, #0
 80126f6:	6078      	str	r0, [r7, #4]
 80126f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	6a1b      	ldr	r3, [r3, #32]
 80126fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	6a1b      	ldr	r3, [r3, #32]
 801270a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	685b      	ldr	r3, [r3, #4]
 8012710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	69db      	ldr	r3, [r3, #28]
 8012716:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	f023 0303 	bic.w	r3, r3, #3
 801271e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8012726:	683b      	ldr	r3, [r7, #0]
 8012728:	681b      	ldr	r3, [r3, #0]
 801272a:	4313      	orrs	r3, r2
 801272c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 801272e:	697b      	ldr	r3, [r7, #20]
 8012730:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8012734:	683b      	ldr	r3, [r7, #0]
 8012736:	691b      	ldr	r3, [r3, #16]
 8012738:	021b      	lsls	r3, r3, #8
 801273a:	4313      	orrs	r3, r2
 801273c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 801273e:	697b      	ldr	r3, [r7, #20]
 8012740:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8012744:	683b      	ldr	r3, [r7, #0]
 8012746:	685b      	ldr	r3, [r3, #4]
 8012748:	021b      	lsls	r3, r3, #8
 801274a:	4313      	orrs	r3, r2
 801274c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	4a1d      	ldr	r2, [pc, #116]	; (80127c8 <OC3Config+0xd8>)
 8012752:	4293      	cmp	r3, r2
 8012754:	d003      	beq.n	801275e <OC3Config+0x6e>
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	4a1c      	ldr	r2, [pc, #112]	; (80127cc <OC3Config+0xdc>)
 801275a:	4293      	cmp	r3, r2
 801275c:	d11f      	bne.n	801279e <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 801275e:	697b      	ldr	r3, [r7, #20]
 8012760:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8012764:	683b      	ldr	r3, [r7, #0]
 8012766:	695b      	ldr	r3, [r3, #20]
 8012768:	029b      	lsls	r3, r3, #10
 801276a:	4313      	orrs	r3, r2
 801276c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 801276e:	697b      	ldr	r3, [r7, #20]
 8012770:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8012774:	683b      	ldr	r3, [r7, #0]
 8012776:	689b      	ldr	r3, [r3, #8]
 8012778:	029b      	lsls	r3, r3, #10
 801277a:	4313      	orrs	r3, r2
 801277c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 801277e:	693b      	ldr	r3, [r7, #16]
 8012780:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8012784:	683b      	ldr	r3, [r7, #0]
 8012786:	699b      	ldr	r3, [r3, #24]
 8012788:	011b      	lsls	r3, r3, #4
 801278a:	4313      	orrs	r3, r2
 801278c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 801278e:	693b      	ldr	r3, [r7, #16]
 8012790:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8012794:	683b      	ldr	r3, [r7, #0]
 8012796:	69db      	ldr	r3, [r3, #28]
 8012798:	015b      	lsls	r3, r3, #5
 801279a:	4313      	orrs	r3, r2
 801279c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	693a      	ldr	r2, [r7, #16]
 80127a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	68fa      	ldr	r2, [r7, #12]
 80127a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80127aa:	683b      	ldr	r3, [r7, #0]
 80127ac:	68db      	ldr	r3, [r3, #12]
 80127ae:	4619      	mov	r1, r3
 80127b0:	6878      	ldr	r0, [r7, #4]
 80127b2:	f7ff fdb9 	bl	8012328 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	697a      	ldr	r2, [r7, #20]
 80127ba:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80127bc:	2300      	movs	r3, #0
}
 80127be:	4618      	mov	r0, r3
 80127c0:	3718      	adds	r7, #24
 80127c2:	46bd      	mov	sp, r7
 80127c4:	bd80      	pop	{r7, pc}
 80127c6:	bf00      	nop
 80127c8:	40010000 	.word	0x40010000
 80127cc:	40010400 	.word	0x40010400

080127d0 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b086      	sub	sp, #24
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]
 80127d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	6a1b      	ldr	r3, [r3, #32]
 80127de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	6a1b      	ldr	r3, [r3, #32]
 80127ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	685b      	ldr	r3, [r3, #4]
 80127f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	69db      	ldr	r3, [r3, #28]
 80127f6:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80127fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8012806:	683b      	ldr	r3, [r7, #0]
 8012808:	681b      	ldr	r3, [r3, #0]
 801280a:	021b      	lsls	r3, r3, #8
 801280c:	4313      	orrs	r3, r2
 801280e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8012810:	693b      	ldr	r3, [r7, #16]
 8012812:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8012816:	683b      	ldr	r3, [r7, #0]
 8012818:	691b      	ldr	r3, [r3, #16]
 801281a:	031b      	lsls	r3, r3, #12
 801281c:	4313      	orrs	r3, r2
 801281e:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8012820:	693b      	ldr	r3, [r7, #16]
 8012822:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8012826:	683b      	ldr	r3, [r7, #0]
 8012828:	685b      	ldr	r3, [r3, #4]
 801282a:	031b      	lsls	r3, r3, #12
 801282c:	4313      	orrs	r3, r2
 801282e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	4a11      	ldr	r2, [pc, #68]	; (8012878 <OC4Config+0xa8>)
 8012834:	4293      	cmp	r3, r2
 8012836:	d003      	beq.n	8012840 <OC4Config+0x70>
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	4a10      	ldr	r2, [pc, #64]	; (801287c <OC4Config+0xac>)
 801283c:	4293      	cmp	r3, r2
 801283e:	d107      	bne.n	8012850 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8012840:	697b      	ldr	r3, [r7, #20]
 8012842:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8012846:	683b      	ldr	r3, [r7, #0]
 8012848:	699b      	ldr	r3, [r3, #24]
 801284a:	019b      	lsls	r3, r3, #6
 801284c:	4313      	orrs	r3, r2
 801284e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	697a      	ldr	r2, [r7, #20]
 8012854:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	68fa      	ldr	r2, [r7, #12]
 801285a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 801285c:	683b      	ldr	r3, [r7, #0]
 801285e:	68db      	ldr	r3, [r3, #12]
 8012860:	4619      	mov	r1, r3
 8012862:	6878      	ldr	r0, [r7, #4]
 8012864:	f7ff fd6e 	bl	8012344 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	693a      	ldr	r2, [r7, #16]
 801286c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 801286e:	2300      	movs	r3, #0
}
 8012870:	4618      	mov	r0, r3
 8012872:	3718      	adds	r7, #24
 8012874:	46bd      	mov	sp, r7
 8012876:	bd80      	pop	{r7, pc}
 8012878:	40010000 	.word	0x40010000
 801287c:	40010400 	.word	0x40010400

08012880 <LL_USART_IsEnabled>:
{
 8012880:	b480      	push	{r7}
 8012882:	b083      	sub	sp, #12
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	68db      	ldr	r3, [r3, #12]
 801288c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012890:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012894:	bf0c      	ite	eq
 8012896:	2301      	moveq	r3, #1
 8012898:	2300      	movne	r3, #0
 801289a:	b2db      	uxtb	r3, r3
}
 801289c:	4618      	mov	r0, r3
 801289e:	370c      	adds	r7, #12
 80128a0:	46bd      	mov	sp, r7
 80128a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a6:	4770      	bx	lr

080128a8 <LL_USART_SetStopBitsLength>:
{
 80128a8:	b480      	push	{r7}
 80128aa:	b083      	sub	sp, #12
 80128ac:	af00      	add	r7, sp, #0
 80128ae:	6078      	str	r0, [r7, #4]
 80128b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	691b      	ldr	r3, [r3, #16]
 80128b6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80128ba:	683b      	ldr	r3, [r7, #0]
 80128bc:	431a      	orrs	r2, r3
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	611a      	str	r2, [r3, #16]
}
 80128c2:	bf00      	nop
 80128c4:	370c      	adds	r7, #12
 80128c6:	46bd      	mov	sp, r7
 80128c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128cc:	4770      	bx	lr

080128ce <LL_USART_SetHWFlowCtrl>:
{
 80128ce:	b480      	push	{r7}
 80128d0:	b083      	sub	sp, #12
 80128d2:	af00      	add	r7, sp, #0
 80128d4:	6078      	str	r0, [r7, #4]
 80128d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	695b      	ldr	r3, [r3, #20]
 80128dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80128e0:	683b      	ldr	r3, [r7, #0]
 80128e2:	431a      	orrs	r2, r3
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	615a      	str	r2, [r3, #20]
}
 80128e8:	bf00      	nop
 80128ea:	370c      	adds	r7, #12
 80128ec:	46bd      	mov	sp, r7
 80128ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128f2:	4770      	bx	lr

080128f4 <LL_USART_SetBaudRate>:
{
 80128f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80128f8:	b0c0      	sub	sp, #256	; 0x100
 80128fa:	af00      	add	r7, sp, #0
 80128fc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8012900:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8012904:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8012908:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 801290c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8012910:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012914:	f040 810c 	bne.w	8012b30 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8012918:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 801291c:	2200      	movs	r2, #0
 801291e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8012922:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8012926:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 801292a:	4622      	mov	r2, r4
 801292c:	462b      	mov	r3, r5
 801292e:	1891      	adds	r1, r2, r2
 8012930:	6639      	str	r1, [r7, #96]	; 0x60
 8012932:	415b      	adcs	r3, r3
 8012934:	667b      	str	r3, [r7, #100]	; 0x64
 8012936:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 801293a:	4621      	mov	r1, r4
 801293c:	eb12 0801 	adds.w	r8, r2, r1
 8012940:	4629      	mov	r1, r5
 8012942:	eb43 0901 	adc.w	r9, r3, r1
 8012946:	f04f 0200 	mov.w	r2, #0
 801294a:	f04f 0300 	mov.w	r3, #0
 801294e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8012952:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8012956:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801295a:	4690      	mov	r8, r2
 801295c:	4699      	mov	r9, r3
 801295e:	4623      	mov	r3, r4
 8012960:	eb18 0303 	adds.w	r3, r8, r3
 8012964:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8012968:	462b      	mov	r3, r5
 801296a:	eb49 0303 	adc.w	r3, r9, r3
 801296e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8012972:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012976:	2200      	movs	r2, #0
 8012978:	469a      	mov	sl, r3
 801297a:	4693      	mov	fp, r2
 801297c:	eb1a 030a 	adds.w	r3, sl, sl
 8012980:	65bb      	str	r3, [r7, #88]	; 0x58
 8012982:	eb4b 030b 	adc.w	r3, fp, fp
 8012986:	65fb      	str	r3, [r7, #92]	; 0x5c
 8012988:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 801298c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8012990:	f7ee f99a 	bl	8000cc8 <__aeabi_uldivmod>
 8012994:	4602      	mov	r2, r0
 8012996:	460b      	mov	r3, r1
 8012998:	4b64      	ldr	r3, [pc, #400]	; (8012b2c <LL_USART_SetBaudRate+0x238>)
 801299a:	fba3 2302 	umull	r2, r3, r3, r2
 801299e:	095b      	lsrs	r3, r3, #5
 80129a0:	b29b      	uxth	r3, r3
 80129a2:	011b      	lsls	r3, r3, #4
 80129a4:	b29c      	uxth	r4, r3
 80129a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80129aa:	2200      	movs	r2, #0
 80129ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80129b0:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80129b4:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80129b8:	4642      	mov	r2, r8
 80129ba:	464b      	mov	r3, r9
 80129bc:	1891      	adds	r1, r2, r2
 80129be:	6539      	str	r1, [r7, #80]	; 0x50
 80129c0:	415b      	adcs	r3, r3
 80129c2:	657b      	str	r3, [r7, #84]	; 0x54
 80129c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80129c8:	4641      	mov	r1, r8
 80129ca:	1851      	adds	r1, r2, r1
 80129cc:	64b9      	str	r1, [r7, #72]	; 0x48
 80129ce:	4649      	mov	r1, r9
 80129d0:	414b      	adcs	r3, r1
 80129d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80129d4:	f04f 0200 	mov.w	r2, #0
 80129d8:	f04f 0300 	mov.w	r3, #0
 80129dc:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 80129e0:	4659      	mov	r1, fp
 80129e2:	00cb      	lsls	r3, r1, #3
 80129e4:	4651      	mov	r1, sl
 80129e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80129ea:	4651      	mov	r1, sl
 80129ec:	00ca      	lsls	r2, r1, #3
 80129ee:	4610      	mov	r0, r2
 80129f0:	4619      	mov	r1, r3
 80129f2:	4603      	mov	r3, r0
 80129f4:	4642      	mov	r2, r8
 80129f6:	189b      	adds	r3, r3, r2
 80129f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80129fc:	464b      	mov	r3, r9
 80129fe:	460a      	mov	r2, r1
 8012a00:	eb42 0303 	adc.w	r3, r2, r3
 8012a04:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8012a08:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012a0c:	2200      	movs	r2, #0
 8012a0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8012a12:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8012a16:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8012a1a:	460b      	mov	r3, r1
 8012a1c:	18db      	adds	r3, r3, r3
 8012a1e:	643b      	str	r3, [r7, #64]	; 0x40
 8012a20:	4613      	mov	r3, r2
 8012a22:	eb42 0303 	adc.w	r3, r2, r3
 8012a26:	647b      	str	r3, [r7, #68]	; 0x44
 8012a28:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8012a2c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8012a30:	f7ee f94a 	bl	8000cc8 <__aeabi_uldivmod>
 8012a34:	4602      	mov	r2, r0
 8012a36:	460b      	mov	r3, r1
 8012a38:	4611      	mov	r1, r2
 8012a3a:	4b3c      	ldr	r3, [pc, #240]	; (8012b2c <LL_USART_SetBaudRate+0x238>)
 8012a3c:	fba3 2301 	umull	r2, r3, r3, r1
 8012a40:	095b      	lsrs	r3, r3, #5
 8012a42:	2264      	movs	r2, #100	; 0x64
 8012a44:	fb02 f303 	mul.w	r3, r2, r3
 8012a48:	1acb      	subs	r3, r1, r3
 8012a4a:	00db      	lsls	r3, r3, #3
 8012a4c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8012a50:	4b36      	ldr	r3, [pc, #216]	; (8012b2c <LL_USART_SetBaudRate+0x238>)
 8012a52:	fba3 2302 	umull	r2, r3, r3, r2
 8012a56:	095b      	lsrs	r3, r3, #5
 8012a58:	b29b      	uxth	r3, r3
 8012a5a:	005b      	lsls	r3, r3, #1
 8012a5c:	b29b      	uxth	r3, r3
 8012a5e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8012a62:	b29b      	uxth	r3, r3
 8012a64:	4423      	add	r3, r4
 8012a66:	b29c      	uxth	r4, r3
 8012a68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8012a6c:	2200      	movs	r2, #0
 8012a6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8012a72:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8012a76:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8012a7a:	4642      	mov	r2, r8
 8012a7c:	464b      	mov	r3, r9
 8012a7e:	1891      	adds	r1, r2, r2
 8012a80:	63b9      	str	r1, [r7, #56]	; 0x38
 8012a82:	415b      	adcs	r3, r3
 8012a84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012a86:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8012a8a:	4641      	mov	r1, r8
 8012a8c:	1851      	adds	r1, r2, r1
 8012a8e:	6339      	str	r1, [r7, #48]	; 0x30
 8012a90:	4649      	mov	r1, r9
 8012a92:	414b      	adcs	r3, r1
 8012a94:	637b      	str	r3, [r7, #52]	; 0x34
 8012a96:	f04f 0200 	mov.w	r2, #0
 8012a9a:	f04f 0300 	mov.w	r3, #0
 8012a9e:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8012aa2:	4659      	mov	r1, fp
 8012aa4:	00cb      	lsls	r3, r1, #3
 8012aa6:	4651      	mov	r1, sl
 8012aa8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012aac:	4651      	mov	r1, sl
 8012aae:	00ca      	lsls	r2, r1, #3
 8012ab0:	4610      	mov	r0, r2
 8012ab2:	4619      	mov	r1, r3
 8012ab4:	4603      	mov	r3, r0
 8012ab6:	4642      	mov	r2, r8
 8012ab8:	189b      	adds	r3, r3, r2
 8012aba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8012abe:	464b      	mov	r3, r9
 8012ac0:	460a      	mov	r2, r1
 8012ac2:	eb42 0303 	adc.w	r3, r2, r3
 8012ac6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8012aca:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012ace:	2200      	movs	r2, #0
 8012ad0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8012ad4:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8012ad8:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8012adc:	460b      	mov	r3, r1
 8012ade:	18db      	adds	r3, r3, r3
 8012ae0:	62bb      	str	r3, [r7, #40]	; 0x28
 8012ae2:	4613      	mov	r3, r2
 8012ae4:	eb42 0303 	adc.w	r3, r2, r3
 8012ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012aea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8012aee:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8012af2:	f7ee f8e9 	bl	8000cc8 <__aeabi_uldivmod>
 8012af6:	4602      	mov	r2, r0
 8012af8:	460b      	mov	r3, r1
 8012afa:	4b0c      	ldr	r3, [pc, #48]	; (8012b2c <LL_USART_SetBaudRate+0x238>)
 8012afc:	fba3 1302 	umull	r1, r3, r3, r2
 8012b00:	095b      	lsrs	r3, r3, #5
 8012b02:	2164      	movs	r1, #100	; 0x64
 8012b04:	fb01 f303 	mul.w	r3, r1, r3
 8012b08:	1ad3      	subs	r3, r2, r3
 8012b0a:	00db      	lsls	r3, r3, #3
 8012b0c:	3332      	adds	r3, #50	; 0x32
 8012b0e:	4a07      	ldr	r2, [pc, #28]	; (8012b2c <LL_USART_SetBaudRate+0x238>)
 8012b10:	fba2 2303 	umull	r2, r3, r2, r3
 8012b14:	095b      	lsrs	r3, r3, #5
 8012b16:	b29b      	uxth	r3, r3
 8012b18:	f003 0307 	and.w	r3, r3, #7
 8012b1c:	b29b      	uxth	r3, r3
 8012b1e:	4423      	add	r3, r4
 8012b20:	b29b      	uxth	r3, r3
 8012b22:	461a      	mov	r2, r3
 8012b24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8012b28:	609a      	str	r2, [r3, #8]
}
 8012b2a:	e107      	b.n	8012d3c <LL_USART_SetBaudRate+0x448>
 8012b2c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8012b30:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8012b34:	2200      	movs	r2, #0
 8012b36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8012b3a:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8012b3e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8012b42:	4642      	mov	r2, r8
 8012b44:	464b      	mov	r3, r9
 8012b46:	1891      	adds	r1, r2, r2
 8012b48:	6239      	str	r1, [r7, #32]
 8012b4a:	415b      	adcs	r3, r3
 8012b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8012b4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012b52:	4641      	mov	r1, r8
 8012b54:	1854      	adds	r4, r2, r1
 8012b56:	4649      	mov	r1, r9
 8012b58:	eb43 0501 	adc.w	r5, r3, r1
 8012b5c:	f04f 0200 	mov.w	r2, #0
 8012b60:	f04f 0300 	mov.w	r3, #0
 8012b64:	00eb      	lsls	r3, r5, #3
 8012b66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8012b6a:	00e2      	lsls	r2, r4, #3
 8012b6c:	4614      	mov	r4, r2
 8012b6e:	461d      	mov	r5, r3
 8012b70:	4643      	mov	r3, r8
 8012b72:	18e3      	adds	r3, r4, r3
 8012b74:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8012b78:	464b      	mov	r3, r9
 8012b7a:	eb45 0303 	adc.w	r3, r5, r3
 8012b7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8012b82:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012b86:	2200      	movs	r2, #0
 8012b88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8012b8c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8012b90:	f04f 0200 	mov.w	r2, #0
 8012b94:	f04f 0300 	mov.w	r3, #0
 8012b98:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8012b9c:	4629      	mov	r1, r5
 8012b9e:	008b      	lsls	r3, r1, #2
 8012ba0:	4621      	mov	r1, r4
 8012ba2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012ba6:	4621      	mov	r1, r4
 8012ba8:	008a      	lsls	r2, r1, #2
 8012baa:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8012bae:	f7ee f88b 	bl	8000cc8 <__aeabi_uldivmod>
 8012bb2:	4602      	mov	r2, r0
 8012bb4:	460b      	mov	r3, r1
 8012bb6:	4b64      	ldr	r3, [pc, #400]	; (8012d48 <LL_USART_SetBaudRate+0x454>)
 8012bb8:	fba3 2302 	umull	r2, r3, r3, r2
 8012bbc:	095b      	lsrs	r3, r3, #5
 8012bbe:	b29b      	uxth	r3, r3
 8012bc0:	011b      	lsls	r3, r3, #4
 8012bc2:	b29c      	uxth	r4, r3
 8012bc4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8012bc8:	2200      	movs	r2, #0
 8012bca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8012bce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8012bd2:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8012bd6:	4642      	mov	r2, r8
 8012bd8:	464b      	mov	r3, r9
 8012bda:	1891      	adds	r1, r2, r2
 8012bdc:	61b9      	str	r1, [r7, #24]
 8012bde:	415b      	adcs	r3, r3
 8012be0:	61fb      	str	r3, [r7, #28]
 8012be2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8012be6:	4641      	mov	r1, r8
 8012be8:	1851      	adds	r1, r2, r1
 8012bea:	6139      	str	r1, [r7, #16]
 8012bec:	4649      	mov	r1, r9
 8012bee:	414b      	adcs	r3, r1
 8012bf0:	617b      	str	r3, [r7, #20]
 8012bf2:	f04f 0200 	mov.w	r2, #0
 8012bf6:	f04f 0300 	mov.w	r3, #0
 8012bfa:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8012bfe:	4659      	mov	r1, fp
 8012c00:	00cb      	lsls	r3, r1, #3
 8012c02:	4651      	mov	r1, sl
 8012c04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012c08:	4651      	mov	r1, sl
 8012c0a:	00ca      	lsls	r2, r1, #3
 8012c0c:	4610      	mov	r0, r2
 8012c0e:	4619      	mov	r1, r3
 8012c10:	4603      	mov	r3, r0
 8012c12:	4642      	mov	r2, r8
 8012c14:	189b      	adds	r3, r3, r2
 8012c16:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8012c1a:	464b      	mov	r3, r9
 8012c1c:	460a      	mov	r2, r1
 8012c1e:	eb42 0303 	adc.w	r3, r2, r3
 8012c22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8012c26:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012c2a:	2200      	movs	r2, #0
 8012c2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8012c30:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8012c34:	f04f 0200 	mov.w	r2, #0
 8012c38:	f04f 0300 	mov.w	r3, #0
 8012c3c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8012c40:	4649      	mov	r1, r9
 8012c42:	008b      	lsls	r3, r1, #2
 8012c44:	4641      	mov	r1, r8
 8012c46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012c4a:	4641      	mov	r1, r8
 8012c4c:	008a      	lsls	r2, r1, #2
 8012c4e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8012c52:	f7ee f839 	bl	8000cc8 <__aeabi_uldivmod>
 8012c56:	4602      	mov	r2, r0
 8012c58:	460b      	mov	r3, r1
 8012c5a:	4b3b      	ldr	r3, [pc, #236]	; (8012d48 <LL_USART_SetBaudRate+0x454>)
 8012c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8012c60:	095b      	lsrs	r3, r3, #5
 8012c62:	2164      	movs	r1, #100	; 0x64
 8012c64:	fb01 f303 	mul.w	r3, r1, r3
 8012c68:	1ad3      	subs	r3, r2, r3
 8012c6a:	011b      	lsls	r3, r3, #4
 8012c6c:	3332      	adds	r3, #50	; 0x32
 8012c6e:	4a36      	ldr	r2, [pc, #216]	; (8012d48 <LL_USART_SetBaudRate+0x454>)
 8012c70:	fba2 2303 	umull	r2, r3, r2, r3
 8012c74:	095b      	lsrs	r3, r3, #5
 8012c76:	b29b      	uxth	r3, r3
 8012c78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012c7c:	b29b      	uxth	r3, r3
 8012c7e:	4423      	add	r3, r4
 8012c80:	b29c      	uxth	r4, r3
 8012c82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8012c86:	2200      	movs	r2, #0
 8012c88:	67bb      	str	r3, [r7, #120]	; 0x78
 8012c8a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8012c8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8012c90:	4642      	mov	r2, r8
 8012c92:	464b      	mov	r3, r9
 8012c94:	1891      	adds	r1, r2, r2
 8012c96:	60b9      	str	r1, [r7, #8]
 8012c98:	415b      	adcs	r3, r3
 8012c9a:	60fb      	str	r3, [r7, #12]
 8012c9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8012ca0:	4641      	mov	r1, r8
 8012ca2:	1851      	adds	r1, r2, r1
 8012ca4:	6039      	str	r1, [r7, #0]
 8012ca6:	4649      	mov	r1, r9
 8012ca8:	414b      	adcs	r3, r1
 8012caa:	607b      	str	r3, [r7, #4]
 8012cac:	f04f 0200 	mov.w	r2, #0
 8012cb0:	f04f 0300 	mov.w	r3, #0
 8012cb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8012cb8:	4659      	mov	r1, fp
 8012cba:	00cb      	lsls	r3, r1, #3
 8012cbc:	4651      	mov	r1, sl
 8012cbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012cc2:	4651      	mov	r1, sl
 8012cc4:	00ca      	lsls	r2, r1, #3
 8012cc6:	4610      	mov	r0, r2
 8012cc8:	4619      	mov	r1, r3
 8012cca:	4603      	mov	r3, r0
 8012ccc:	4642      	mov	r2, r8
 8012cce:	189b      	adds	r3, r3, r2
 8012cd0:	673b      	str	r3, [r7, #112]	; 0x70
 8012cd2:	464b      	mov	r3, r9
 8012cd4:	460a      	mov	r2, r1
 8012cd6:	eb42 0303 	adc.w	r3, r2, r3
 8012cda:	677b      	str	r3, [r7, #116]	; 0x74
 8012cdc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8012ce0:	2200      	movs	r2, #0
 8012ce2:	66bb      	str	r3, [r7, #104]	; 0x68
 8012ce4:	66fa      	str	r2, [r7, #108]	; 0x6c
 8012ce6:	f04f 0200 	mov.w	r2, #0
 8012cea:	f04f 0300 	mov.w	r3, #0
 8012cee:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8012cf2:	4649      	mov	r1, r9
 8012cf4:	008b      	lsls	r3, r1, #2
 8012cf6:	4641      	mov	r1, r8
 8012cf8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012cfc:	4641      	mov	r1, r8
 8012cfe:	008a      	lsls	r2, r1, #2
 8012d00:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8012d04:	f7ed ffe0 	bl	8000cc8 <__aeabi_uldivmod>
 8012d08:	4602      	mov	r2, r0
 8012d0a:	460b      	mov	r3, r1
 8012d0c:	4b0e      	ldr	r3, [pc, #56]	; (8012d48 <LL_USART_SetBaudRate+0x454>)
 8012d0e:	fba3 1302 	umull	r1, r3, r3, r2
 8012d12:	095b      	lsrs	r3, r3, #5
 8012d14:	2164      	movs	r1, #100	; 0x64
 8012d16:	fb01 f303 	mul.w	r3, r1, r3
 8012d1a:	1ad3      	subs	r3, r2, r3
 8012d1c:	011b      	lsls	r3, r3, #4
 8012d1e:	3332      	adds	r3, #50	; 0x32
 8012d20:	4a09      	ldr	r2, [pc, #36]	; (8012d48 <LL_USART_SetBaudRate+0x454>)
 8012d22:	fba2 2303 	umull	r2, r3, r2, r3
 8012d26:	095b      	lsrs	r3, r3, #5
 8012d28:	b29b      	uxth	r3, r3
 8012d2a:	f003 030f 	and.w	r3, r3, #15
 8012d2e:	b29b      	uxth	r3, r3
 8012d30:	4423      	add	r3, r4
 8012d32:	b29b      	uxth	r3, r3
 8012d34:	461a      	mov	r2, r3
 8012d36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8012d3a:	609a      	str	r2, [r3, #8]
}
 8012d3c:	bf00      	nop
 8012d3e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8012d42:	46bd      	mov	sp, r7
 8012d44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012d48:	51eb851f 	.word	0x51eb851f

08012d4c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8012d4c:	b580      	push	{r7, lr}
 8012d4e:	b088      	sub	sp, #32
 8012d50:	af00      	add	r7, sp, #0
 8012d52:	6078      	str	r0, [r7, #4]
 8012d54:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8012d56:	2301      	movs	r3, #1
 8012d58:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8012d5a:	2300      	movs	r3, #0
 8012d5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8012d5e:	6878      	ldr	r0, [r7, #4]
 8012d60:	f7ff fd8e 	bl	8012880 <LL_USART_IsEnabled>
 8012d64:	4603      	mov	r3, r0
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d15e      	bne.n	8012e28 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	68db      	ldr	r3, [r3, #12]
 8012d6e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8012d72:	f023 030c 	bic.w	r3, r3, #12
 8012d76:	683a      	ldr	r2, [r7, #0]
 8012d78:	6851      	ldr	r1, [r2, #4]
 8012d7a:	683a      	ldr	r2, [r7, #0]
 8012d7c:	68d2      	ldr	r2, [r2, #12]
 8012d7e:	4311      	orrs	r1, r2
 8012d80:	683a      	ldr	r2, [r7, #0]
 8012d82:	6912      	ldr	r2, [r2, #16]
 8012d84:	4311      	orrs	r1, r2
 8012d86:	683a      	ldr	r2, [r7, #0]
 8012d88:	6992      	ldr	r2, [r2, #24]
 8012d8a:	430a      	orrs	r2, r1
 8012d8c:	431a      	orrs	r2, r3
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8012d92:	683b      	ldr	r3, [r7, #0]
 8012d94:	689b      	ldr	r3, [r3, #8]
 8012d96:	4619      	mov	r1, r3
 8012d98:	6878      	ldr	r0, [r7, #4]
 8012d9a:	f7ff fd85 	bl	80128a8 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8012d9e:	683b      	ldr	r3, [r7, #0]
 8012da0:	695b      	ldr	r3, [r3, #20]
 8012da2:	4619      	mov	r1, r3
 8012da4:	6878      	ldr	r0, [r7, #4]
 8012da6:	f7ff fd92 	bl	80128ce <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8012daa:	f107 0308 	add.w	r3, r7, #8
 8012dae:	4618      	mov	r0, r3
 8012db0:	f7ff f97a 	bl	80120a8 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	4a1f      	ldr	r2, [pc, #124]	; (8012e34 <LL_USART_Init+0xe8>)
 8012db8:	4293      	cmp	r3, r2
 8012dba:	d102      	bne.n	8012dc2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8012dbc:	697b      	ldr	r3, [r7, #20]
 8012dbe:	61bb      	str	r3, [r7, #24]
 8012dc0:	e021      	b.n	8012e06 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	4a1c      	ldr	r2, [pc, #112]	; (8012e38 <LL_USART_Init+0xec>)
 8012dc6:	4293      	cmp	r3, r2
 8012dc8:	d102      	bne.n	8012dd0 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8012dca:	693b      	ldr	r3, [r7, #16]
 8012dcc:	61bb      	str	r3, [r7, #24]
 8012dce:	e01a      	b.n	8012e06 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	4a1a      	ldr	r2, [pc, #104]	; (8012e3c <LL_USART_Init+0xf0>)
 8012dd4:	4293      	cmp	r3, r2
 8012dd6:	d102      	bne.n	8012dde <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8012dd8:	693b      	ldr	r3, [r7, #16]
 8012dda:	61bb      	str	r3, [r7, #24]
 8012ddc:	e013      	b.n	8012e06 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	4a17      	ldr	r2, [pc, #92]	; (8012e40 <LL_USART_Init+0xf4>)
 8012de2:	4293      	cmp	r3, r2
 8012de4:	d102      	bne.n	8012dec <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8012de6:	697b      	ldr	r3, [r7, #20]
 8012de8:	61bb      	str	r3, [r7, #24]
 8012dea:	e00c      	b.n	8012e06 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	4a15      	ldr	r2, [pc, #84]	; (8012e44 <LL_USART_Init+0xf8>)
 8012df0:	4293      	cmp	r3, r2
 8012df2:	d102      	bne.n	8012dfa <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8012df4:	693b      	ldr	r3, [r7, #16]
 8012df6:	61bb      	str	r3, [r7, #24]
 8012df8:	e005      	b.n	8012e06 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	4a12      	ldr	r2, [pc, #72]	; (8012e48 <LL_USART_Init+0xfc>)
 8012dfe:	4293      	cmp	r3, r2
 8012e00:	d101      	bne.n	8012e06 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8012e02:	693b      	ldr	r3, [r7, #16]
 8012e04:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8012e06:	69bb      	ldr	r3, [r7, #24]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d00d      	beq.n	8012e28 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8012e0c:	683b      	ldr	r3, [r7, #0]
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d009      	beq.n	8012e28 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8012e14:	2300      	movs	r3, #0
 8012e16:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8012e18:	683b      	ldr	r3, [r7, #0]
 8012e1a:	699a      	ldr	r2, [r3, #24]
 8012e1c:	683b      	ldr	r3, [r7, #0]
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	69b9      	ldr	r1, [r7, #24]
 8012e22:	6878      	ldr	r0, [r7, #4]
 8012e24:	f7ff fd66 	bl	80128f4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8012e28:	7ffb      	ldrb	r3, [r7, #31]
}
 8012e2a:	4618      	mov	r0, r3
 8012e2c:	3720      	adds	r7, #32
 8012e2e:	46bd      	mov	sp, r7
 8012e30:	bd80      	pop	{r7, pc}
 8012e32:	bf00      	nop
 8012e34:	40011000 	.word	0x40011000
 8012e38:	40004400 	.word	0x40004400
 8012e3c:	40004800 	.word	0x40004800
 8012e40:	40011400 	.word	0x40011400
 8012e44:	40004c00 	.word	0x40004c00
 8012e48:	40005000 	.word	0x40005000

08012e4c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8012e4c:	b480      	push	{r7}
 8012e4e:	b083      	sub	sp, #12
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	6078      	str	r0, [r7, #4]
 8012e54:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8012e56:	687a      	ldr	r2, [r7, #4]
 8012e58:	683b      	ldr	r3, [r7, #0]
 8012e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8012e5e:	4a07      	ldr	r2, [pc, #28]	; (8012e7c <LL_InitTick+0x30>)
 8012e60:	3b01      	subs	r3, #1
 8012e62:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8012e64:	4b05      	ldr	r3, [pc, #20]	; (8012e7c <LL_InitTick+0x30>)
 8012e66:	2200      	movs	r2, #0
 8012e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8012e6a:	4b04      	ldr	r3, [pc, #16]	; (8012e7c <LL_InitTick+0x30>)
 8012e6c:	2205      	movs	r2, #5
 8012e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8012e70:	bf00      	nop
 8012e72:	370c      	adds	r7, #12
 8012e74:	46bd      	mov	sp, r7
 8012e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e7a:	4770      	bx	lr
 8012e7c:	e000e010 	.word	0xe000e010

08012e80 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8012e80:	b580      	push	{r7, lr}
 8012e82:	b082      	sub	sp, #8
 8012e84:	af00      	add	r7, sp, #0
 8012e86:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8012e88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012e8c:	6878      	ldr	r0, [r7, #4]
 8012e8e:	f7ff ffdd 	bl	8012e4c <LL_InitTick>
}
 8012e92:	bf00      	nop
 8012e94:	3708      	adds	r7, #8
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}
	...

08012e9c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	b083      	sub	sp, #12
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8012ea4:	4a04      	ldr	r2, [pc, #16]	; (8012eb8 <LL_SetSystemCoreClock+0x1c>)
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	6013      	str	r3, [r2, #0]
}
 8012eaa:	bf00      	nop
 8012eac:	370c      	adds	r7, #12
 8012eae:	46bd      	mov	sp, r7
 8012eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb4:	4770      	bx	lr
 8012eb6:	bf00      	nop
 8012eb8:	2000005c 	.word	0x2000005c

08012ebc <__cxa_pure_virtual>:
 8012ebc:	b508      	push	{r3, lr}
 8012ebe:	f000 f80d 	bl	8012edc <_ZSt9terminatev>

08012ec2 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8012ec2:	b508      	push	{r3, lr}
 8012ec4:	4780      	blx	r0
 8012ec6:	f003 ff05 	bl	8016cd4 <abort>
	...

08012ecc <_ZSt13get_terminatev>:
 8012ecc:	4b02      	ldr	r3, [pc, #8]	; (8012ed8 <_ZSt13get_terminatev+0xc>)
 8012ece:	6818      	ldr	r0, [r3, #0]
 8012ed0:	f3bf 8f5b 	dmb	ish
 8012ed4:	4770      	bx	lr
 8012ed6:	bf00      	nop
 8012ed8:	20000068 	.word	0x20000068

08012edc <_ZSt9terminatev>:
 8012edc:	b508      	push	{r3, lr}
 8012ede:	f7ff fff5 	bl	8012ecc <_ZSt13get_terminatev>
 8012ee2:	f7ff ffee 	bl	8012ec2 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08012ee8 <atan>:
 8012ee8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012eec:	ec55 4b10 	vmov	r4, r5, d0
 8012ef0:	4bc3      	ldr	r3, [pc, #780]	; (8013200 <atan+0x318>)
 8012ef2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012ef6:	429e      	cmp	r6, r3
 8012ef8:	46ab      	mov	fp, r5
 8012efa:	dd18      	ble.n	8012f2e <atan+0x46>
 8012efc:	4bc1      	ldr	r3, [pc, #772]	; (8013204 <atan+0x31c>)
 8012efe:	429e      	cmp	r6, r3
 8012f00:	dc01      	bgt.n	8012f06 <atan+0x1e>
 8012f02:	d109      	bne.n	8012f18 <atan+0x30>
 8012f04:	b144      	cbz	r4, 8012f18 <atan+0x30>
 8012f06:	4622      	mov	r2, r4
 8012f08:	462b      	mov	r3, r5
 8012f0a:	4620      	mov	r0, r4
 8012f0c:	4629      	mov	r1, r5
 8012f0e:	f7ed f9dd 	bl	80002cc <__adddf3>
 8012f12:	4604      	mov	r4, r0
 8012f14:	460d      	mov	r5, r1
 8012f16:	e006      	b.n	8012f26 <atan+0x3e>
 8012f18:	f1bb 0f00 	cmp.w	fp, #0
 8012f1c:	f300 8131 	bgt.w	8013182 <atan+0x29a>
 8012f20:	a59b      	add	r5, pc, #620	; (adr r5, 8013190 <atan+0x2a8>)
 8012f22:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012f26:	ec45 4b10 	vmov	d0, r4, r5
 8012f2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f2e:	4bb6      	ldr	r3, [pc, #728]	; (8013208 <atan+0x320>)
 8012f30:	429e      	cmp	r6, r3
 8012f32:	dc14      	bgt.n	8012f5e <atan+0x76>
 8012f34:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8012f38:	429e      	cmp	r6, r3
 8012f3a:	dc0d      	bgt.n	8012f58 <atan+0x70>
 8012f3c:	a396      	add	r3, pc, #600	; (adr r3, 8013198 <atan+0x2b0>)
 8012f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f42:	ee10 0a10 	vmov	r0, s0
 8012f46:	4629      	mov	r1, r5
 8012f48:	f7ed f9c0 	bl	80002cc <__adddf3>
 8012f4c:	4baf      	ldr	r3, [pc, #700]	; (801320c <atan+0x324>)
 8012f4e:	2200      	movs	r2, #0
 8012f50:	f7ed fe02 	bl	8000b58 <__aeabi_dcmpgt>
 8012f54:	2800      	cmp	r0, #0
 8012f56:	d1e6      	bne.n	8012f26 <atan+0x3e>
 8012f58:	f04f 3aff 	mov.w	sl, #4294967295
 8012f5c:	e02b      	b.n	8012fb6 <atan+0xce>
 8012f5e:	f000 f9b7 	bl	80132d0 <fabs>
 8012f62:	4bab      	ldr	r3, [pc, #684]	; (8013210 <atan+0x328>)
 8012f64:	429e      	cmp	r6, r3
 8012f66:	ec55 4b10 	vmov	r4, r5, d0
 8012f6a:	f300 80bf 	bgt.w	80130ec <atan+0x204>
 8012f6e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8012f72:	429e      	cmp	r6, r3
 8012f74:	f300 80a0 	bgt.w	80130b8 <atan+0x1d0>
 8012f78:	ee10 2a10 	vmov	r2, s0
 8012f7c:	ee10 0a10 	vmov	r0, s0
 8012f80:	462b      	mov	r3, r5
 8012f82:	4629      	mov	r1, r5
 8012f84:	f7ed f9a2 	bl	80002cc <__adddf3>
 8012f88:	4ba0      	ldr	r3, [pc, #640]	; (801320c <atan+0x324>)
 8012f8a:	2200      	movs	r2, #0
 8012f8c:	f7ed f99c 	bl	80002c8 <__aeabi_dsub>
 8012f90:	2200      	movs	r2, #0
 8012f92:	4606      	mov	r6, r0
 8012f94:	460f      	mov	r7, r1
 8012f96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012f9a:	4620      	mov	r0, r4
 8012f9c:	4629      	mov	r1, r5
 8012f9e:	f7ed f995 	bl	80002cc <__adddf3>
 8012fa2:	4602      	mov	r2, r0
 8012fa4:	460b      	mov	r3, r1
 8012fa6:	4630      	mov	r0, r6
 8012fa8:	4639      	mov	r1, r7
 8012faa:	f7ed fc6f 	bl	800088c <__aeabi_ddiv>
 8012fae:	f04f 0a00 	mov.w	sl, #0
 8012fb2:	4604      	mov	r4, r0
 8012fb4:	460d      	mov	r5, r1
 8012fb6:	4622      	mov	r2, r4
 8012fb8:	462b      	mov	r3, r5
 8012fba:	4620      	mov	r0, r4
 8012fbc:	4629      	mov	r1, r5
 8012fbe:	f7ed fb3b 	bl	8000638 <__aeabi_dmul>
 8012fc2:	4602      	mov	r2, r0
 8012fc4:	460b      	mov	r3, r1
 8012fc6:	4680      	mov	r8, r0
 8012fc8:	4689      	mov	r9, r1
 8012fca:	f7ed fb35 	bl	8000638 <__aeabi_dmul>
 8012fce:	a374      	add	r3, pc, #464	; (adr r3, 80131a0 <atan+0x2b8>)
 8012fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fd4:	4606      	mov	r6, r0
 8012fd6:	460f      	mov	r7, r1
 8012fd8:	f7ed fb2e 	bl	8000638 <__aeabi_dmul>
 8012fdc:	a372      	add	r3, pc, #456	; (adr r3, 80131a8 <atan+0x2c0>)
 8012fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fe2:	f7ed f973 	bl	80002cc <__adddf3>
 8012fe6:	4632      	mov	r2, r6
 8012fe8:	463b      	mov	r3, r7
 8012fea:	f7ed fb25 	bl	8000638 <__aeabi_dmul>
 8012fee:	a370      	add	r3, pc, #448	; (adr r3, 80131b0 <atan+0x2c8>)
 8012ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ff4:	f7ed f96a 	bl	80002cc <__adddf3>
 8012ff8:	4632      	mov	r2, r6
 8012ffa:	463b      	mov	r3, r7
 8012ffc:	f7ed fb1c 	bl	8000638 <__aeabi_dmul>
 8013000:	a36d      	add	r3, pc, #436	; (adr r3, 80131b8 <atan+0x2d0>)
 8013002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013006:	f7ed f961 	bl	80002cc <__adddf3>
 801300a:	4632      	mov	r2, r6
 801300c:	463b      	mov	r3, r7
 801300e:	f7ed fb13 	bl	8000638 <__aeabi_dmul>
 8013012:	a36b      	add	r3, pc, #428	; (adr r3, 80131c0 <atan+0x2d8>)
 8013014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013018:	f7ed f958 	bl	80002cc <__adddf3>
 801301c:	4632      	mov	r2, r6
 801301e:	463b      	mov	r3, r7
 8013020:	f7ed fb0a 	bl	8000638 <__aeabi_dmul>
 8013024:	a368      	add	r3, pc, #416	; (adr r3, 80131c8 <atan+0x2e0>)
 8013026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801302a:	f7ed f94f 	bl	80002cc <__adddf3>
 801302e:	4642      	mov	r2, r8
 8013030:	464b      	mov	r3, r9
 8013032:	f7ed fb01 	bl	8000638 <__aeabi_dmul>
 8013036:	a366      	add	r3, pc, #408	; (adr r3, 80131d0 <atan+0x2e8>)
 8013038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801303c:	4680      	mov	r8, r0
 801303e:	4689      	mov	r9, r1
 8013040:	4630      	mov	r0, r6
 8013042:	4639      	mov	r1, r7
 8013044:	f7ed faf8 	bl	8000638 <__aeabi_dmul>
 8013048:	a363      	add	r3, pc, #396	; (adr r3, 80131d8 <atan+0x2f0>)
 801304a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801304e:	f7ed f93b 	bl	80002c8 <__aeabi_dsub>
 8013052:	4632      	mov	r2, r6
 8013054:	463b      	mov	r3, r7
 8013056:	f7ed faef 	bl	8000638 <__aeabi_dmul>
 801305a:	a361      	add	r3, pc, #388	; (adr r3, 80131e0 <atan+0x2f8>)
 801305c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013060:	f7ed f932 	bl	80002c8 <__aeabi_dsub>
 8013064:	4632      	mov	r2, r6
 8013066:	463b      	mov	r3, r7
 8013068:	f7ed fae6 	bl	8000638 <__aeabi_dmul>
 801306c:	a35e      	add	r3, pc, #376	; (adr r3, 80131e8 <atan+0x300>)
 801306e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013072:	f7ed f929 	bl	80002c8 <__aeabi_dsub>
 8013076:	4632      	mov	r2, r6
 8013078:	463b      	mov	r3, r7
 801307a:	f7ed fadd 	bl	8000638 <__aeabi_dmul>
 801307e:	a35c      	add	r3, pc, #368	; (adr r3, 80131f0 <atan+0x308>)
 8013080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013084:	f7ed f920 	bl	80002c8 <__aeabi_dsub>
 8013088:	4632      	mov	r2, r6
 801308a:	463b      	mov	r3, r7
 801308c:	f7ed fad4 	bl	8000638 <__aeabi_dmul>
 8013090:	4602      	mov	r2, r0
 8013092:	460b      	mov	r3, r1
 8013094:	4640      	mov	r0, r8
 8013096:	4649      	mov	r1, r9
 8013098:	f7ed f918 	bl	80002cc <__adddf3>
 801309c:	4622      	mov	r2, r4
 801309e:	462b      	mov	r3, r5
 80130a0:	f7ed faca 	bl	8000638 <__aeabi_dmul>
 80130a4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80130a8:	4602      	mov	r2, r0
 80130aa:	460b      	mov	r3, r1
 80130ac:	d14b      	bne.n	8013146 <atan+0x25e>
 80130ae:	4620      	mov	r0, r4
 80130b0:	4629      	mov	r1, r5
 80130b2:	f7ed f909 	bl	80002c8 <__aeabi_dsub>
 80130b6:	e72c      	b.n	8012f12 <atan+0x2a>
 80130b8:	ee10 0a10 	vmov	r0, s0
 80130bc:	4b53      	ldr	r3, [pc, #332]	; (801320c <atan+0x324>)
 80130be:	2200      	movs	r2, #0
 80130c0:	4629      	mov	r1, r5
 80130c2:	f7ed f901 	bl	80002c8 <__aeabi_dsub>
 80130c6:	4b51      	ldr	r3, [pc, #324]	; (801320c <atan+0x324>)
 80130c8:	4606      	mov	r6, r0
 80130ca:	460f      	mov	r7, r1
 80130cc:	2200      	movs	r2, #0
 80130ce:	4620      	mov	r0, r4
 80130d0:	4629      	mov	r1, r5
 80130d2:	f7ed f8fb 	bl	80002cc <__adddf3>
 80130d6:	4602      	mov	r2, r0
 80130d8:	460b      	mov	r3, r1
 80130da:	4630      	mov	r0, r6
 80130dc:	4639      	mov	r1, r7
 80130de:	f7ed fbd5 	bl	800088c <__aeabi_ddiv>
 80130e2:	f04f 0a01 	mov.w	sl, #1
 80130e6:	4604      	mov	r4, r0
 80130e8:	460d      	mov	r5, r1
 80130ea:	e764      	b.n	8012fb6 <atan+0xce>
 80130ec:	4b49      	ldr	r3, [pc, #292]	; (8013214 <atan+0x32c>)
 80130ee:	429e      	cmp	r6, r3
 80130f0:	da1d      	bge.n	801312e <atan+0x246>
 80130f2:	ee10 0a10 	vmov	r0, s0
 80130f6:	4b48      	ldr	r3, [pc, #288]	; (8013218 <atan+0x330>)
 80130f8:	2200      	movs	r2, #0
 80130fa:	4629      	mov	r1, r5
 80130fc:	f7ed f8e4 	bl	80002c8 <__aeabi_dsub>
 8013100:	4b45      	ldr	r3, [pc, #276]	; (8013218 <atan+0x330>)
 8013102:	4606      	mov	r6, r0
 8013104:	460f      	mov	r7, r1
 8013106:	2200      	movs	r2, #0
 8013108:	4620      	mov	r0, r4
 801310a:	4629      	mov	r1, r5
 801310c:	f7ed fa94 	bl	8000638 <__aeabi_dmul>
 8013110:	4b3e      	ldr	r3, [pc, #248]	; (801320c <atan+0x324>)
 8013112:	2200      	movs	r2, #0
 8013114:	f7ed f8da 	bl	80002cc <__adddf3>
 8013118:	4602      	mov	r2, r0
 801311a:	460b      	mov	r3, r1
 801311c:	4630      	mov	r0, r6
 801311e:	4639      	mov	r1, r7
 8013120:	f7ed fbb4 	bl	800088c <__aeabi_ddiv>
 8013124:	f04f 0a02 	mov.w	sl, #2
 8013128:	4604      	mov	r4, r0
 801312a:	460d      	mov	r5, r1
 801312c:	e743      	b.n	8012fb6 <atan+0xce>
 801312e:	462b      	mov	r3, r5
 8013130:	ee10 2a10 	vmov	r2, s0
 8013134:	4939      	ldr	r1, [pc, #228]	; (801321c <atan+0x334>)
 8013136:	2000      	movs	r0, #0
 8013138:	f7ed fba8 	bl	800088c <__aeabi_ddiv>
 801313c:	f04f 0a03 	mov.w	sl, #3
 8013140:	4604      	mov	r4, r0
 8013142:	460d      	mov	r5, r1
 8013144:	e737      	b.n	8012fb6 <atan+0xce>
 8013146:	4b36      	ldr	r3, [pc, #216]	; (8013220 <atan+0x338>)
 8013148:	4e36      	ldr	r6, [pc, #216]	; (8013224 <atan+0x33c>)
 801314a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801314e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8013152:	e9da 2300 	ldrd	r2, r3, [sl]
 8013156:	f7ed f8b7 	bl	80002c8 <__aeabi_dsub>
 801315a:	4622      	mov	r2, r4
 801315c:	462b      	mov	r3, r5
 801315e:	f7ed f8b3 	bl	80002c8 <__aeabi_dsub>
 8013162:	4602      	mov	r2, r0
 8013164:	460b      	mov	r3, r1
 8013166:	e9d6 0100 	ldrd	r0, r1, [r6]
 801316a:	f7ed f8ad 	bl	80002c8 <__aeabi_dsub>
 801316e:	f1bb 0f00 	cmp.w	fp, #0
 8013172:	4604      	mov	r4, r0
 8013174:	460d      	mov	r5, r1
 8013176:	f6bf aed6 	bge.w	8012f26 <atan+0x3e>
 801317a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801317e:	461d      	mov	r5, r3
 8013180:	e6d1      	b.n	8012f26 <atan+0x3e>
 8013182:	a51d      	add	r5, pc, #116	; (adr r5, 80131f8 <atan+0x310>)
 8013184:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013188:	e6cd      	b.n	8012f26 <atan+0x3e>
 801318a:	bf00      	nop
 801318c:	f3af 8000 	nop.w
 8013190:	54442d18 	.word	0x54442d18
 8013194:	bff921fb 	.word	0xbff921fb
 8013198:	8800759c 	.word	0x8800759c
 801319c:	7e37e43c 	.word	0x7e37e43c
 80131a0:	e322da11 	.word	0xe322da11
 80131a4:	3f90ad3a 	.word	0x3f90ad3a
 80131a8:	24760deb 	.word	0x24760deb
 80131ac:	3fa97b4b 	.word	0x3fa97b4b
 80131b0:	a0d03d51 	.word	0xa0d03d51
 80131b4:	3fb10d66 	.word	0x3fb10d66
 80131b8:	c54c206e 	.word	0xc54c206e
 80131bc:	3fb745cd 	.word	0x3fb745cd
 80131c0:	920083ff 	.word	0x920083ff
 80131c4:	3fc24924 	.word	0x3fc24924
 80131c8:	5555550d 	.word	0x5555550d
 80131cc:	3fd55555 	.word	0x3fd55555
 80131d0:	2c6a6c2f 	.word	0x2c6a6c2f
 80131d4:	bfa2b444 	.word	0xbfa2b444
 80131d8:	52defd9a 	.word	0x52defd9a
 80131dc:	3fadde2d 	.word	0x3fadde2d
 80131e0:	af749a6d 	.word	0xaf749a6d
 80131e4:	3fb3b0f2 	.word	0x3fb3b0f2
 80131e8:	fe231671 	.word	0xfe231671
 80131ec:	3fbc71c6 	.word	0x3fbc71c6
 80131f0:	9998ebc4 	.word	0x9998ebc4
 80131f4:	3fc99999 	.word	0x3fc99999
 80131f8:	54442d18 	.word	0x54442d18
 80131fc:	3ff921fb 	.word	0x3ff921fb
 8013200:	440fffff 	.word	0x440fffff
 8013204:	7ff00000 	.word	0x7ff00000
 8013208:	3fdbffff 	.word	0x3fdbffff
 801320c:	3ff00000 	.word	0x3ff00000
 8013210:	3ff2ffff 	.word	0x3ff2ffff
 8013214:	40038000 	.word	0x40038000
 8013218:	3ff80000 	.word	0x3ff80000
 801321c:	bff00000 	.word	0xbff00000
 8013220:	080184a8 	.word	0x080184a8
 8013224:	08018488 	.word	0x08018488

08013228 <cos>:
 8013228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801322a:	ec53 2b10 	vmov	r2, r3, d0
 801322e:	4826      	ldr	r0, [pc, #152]	; (80132c8 <cos+0xa0>)
 8013230:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013234:	4281      	cmp	r1, r0
 8013236:	dc06      	bgt.n	8013246 <cos+0x1e>
 8013238:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80132c0 <cos+0x98>
 801323c:	b005      	add	sp, #20
 801323e:	f85d eb04 	ldr.w	lr, [sp], #4
 8013242:	f002 b919 	b.w	8015478 <__kernel_cos>
 8013246:	4821      	ldr	r0, [pc, #132]	; (80132cc <cos+0xa4>)
 8013248:	4281      	cmp	r1, r0
 801324a:	dd09      	ble.n	8013260 <cos+0x38>
 801324c:	ee10 0a10 	vmov	r0, s0
 8013250:	4619      	mov	r1, r3
 8013252:	f7ed f839 	bl	80002c8 <__aeabi_dsub>
 8013256:	ec41 0b10 	vmov	d0, r0, r1
 801325a:	b005      	add	sp, #20
 801325c:	f85d fb04 	ldr.w	pc, [sp], #4
 8013260:	4668      	mov	r0, sp
 8013262:	f001 f8a5 	bl	80143b0 <__ieee754_rem_pio2>
 8013266:	f000 0003 	and.w	r0, r0, #3
 801326a:	2801      	cmp	r0, #1
 801326c:	d00b      	beq.n	8013286 <cos+0x5e>
 801326e:	2802      	cmp	r0, #2
 8013270:	d016      	beq.n	80132a0 <cos+0x78>
 8013272:	b9e0      	cbnz	r0, 80132ae <cos+0x86>
 8013274:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013278:	ed9d 0b00 	vldr	d0, [sp]
 801327c:	f002 f8fc 	bl	8015478 <__kernel_cos>
 8013280:	ec51 0b10 	vmov	r0, r1, d0
 8013284:	e7e7      	b.n	8013256 <cos+0x2e>
 8013286:	ed9d 1b02 	vldr	d1, [sp, #8]
 801328a:	ed9d 0b00 	vldr	d0, [sp]
 801328e:	f002 fd0b 	bl	8015ca8 <__kernel_sin>
 8013292:	ec53 2b10 	vmov	r2, r3, d0
 8013296:	ee10 0a10 	vmov	r0, s0
 801329a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801329e:	e7da      	b.n	8013256 <cos+0x2e>
 80132a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132a4:	ed9d 0b00 	vldr	d0, [sp]
 80132a8:	f002 f8e6 	bl	8015478 <__kernel_cos>
 80132ac:	e7f1      	b.n	8013292 <cos+0x6a>
 80132ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80132b2:	ed9d 0b00 	vldr	d0, [sp]
 80132b6:	2001      	movs	r0, #1
 80132b8:	f002 fcf6 	bl	8015ca8 <__kernel_sin>
 80132bc:	e7e0      	b.n	8013280 <cos+0x58>
 80132be:	bf00      	nop
	...
 80132c8:	3fe921fb 	.word	0x3fe921fb
 80132cc:	7fefffff 	.word	0x7fefffff

080132d0 <fabs>:
 80132d0:	ec51 0b10 	vmov	r0, r1, d0
 80132d4:	ee10 2a10 	vmov	r2, s0
 80132d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80132dc:	ec43 2b10 	vmov	d0, r2, r3
 80132e0:	4770      	bx	lr
 80132e2:	0000      	movs	r0, r0
 80132e4:	0000      	movs	r0, r0
	...

080132e8 <sin>:
 80132e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80132ea:	ec53 2b10 	vmov	r2, r3, d0
 80132ee:	4828      	ldr	r0, [pc, #160]	; (8013390 <sin+0xa8>)
 80132f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80132f4:	4281      	cmp	r1, r0
 80132f6:	dc07      	bgt.n	8013308 <sin+0x20>
 80132f8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8013388 <sin+0xa0>
 80132fc:	2000      	movs	r0, #0
 80132fe:	b005      	add	sp, #20
 8013300:	f85d eb04 	ldr.w	lr, [sp], #4
 8013304:	f002 bcd0 	b.w	8015ca8 <__kernel_sin>
 8013308:	4822      	ldr	r0, [pc, #136]	; (8013394 <sin+0xac>)
 801330a:	4281      	cmp	r1, r0
 801330c:	dd09      	ble.n	8013322 <sin+0x3a>
 801330e:	ee10 0a10 	vmov	r0, s0
 8013312:	4619      	mov	r1, r3
 8013314:	f7ec ffd8 	bl	80002c8 <__aeabi_dsub>
 8013318:	ec41 0b10 	vmov	d0, r0, r1
 801331c:	b005      	add	sp, #20
 801331e:	f85d fb04 	ldr.w	pc, [sp], #4
 8013322:	4668      	mov	r0, sp
 8013324:	f001 f844 	bl	80143b0 <__ieee754_rem_pio2>
 8013328:	f000 0003 	and.w	r0, r0, #3
 801332c:	2801      	cmp	r0, #1
 801332e:	d00c      	beq.n	801334a <sin+0x62>
 8013330:	2802      	cmp	r0, #2
 8013332:	d011      	beq.n	8013358 <sin+0x70>
 8013334:	b9f0      	cbnz	r0, 8013374 <sin+0x8c>
 8013336:	ed9d 1b02 	vldr	d1, [sp, #8]
 801333a:	ed9d 0b00 	vldr	d0, [sp]
 801333e:	2001      	movs	r0, #1
 8013340:	f002 fcb2 	bl	8015ca8 <__kernel_sin>
 8013344:	ec51 0b10 	vmov	r0, r1, d0
 8013348:	e7e6      	b.n	8013318 <sin+0x30>
 801334a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801334e:	ed9d 0b00 	vldr	d0, [sp]
 8013352:	f002 f891 	bl	8015478 <__kernel_cos>
 8013356:	e7f5      	b.n	8013344 <sin+0x5c>
 8013358:	ed9d 1b02 	vldr	d1, [sp, #8]
 801335c:	ed9d 0b00 	vldr	d0, [sp]
 8013360:	2001      	movs	r0, #1
 8013362:	f002 fca1 	bl	8015ca8 <__kernel_sin>
 8013366:	ec53 2b10 	vmov	r2, r3, d0
 801336a:	ee10 0a10 	vmov	r0, s0
 801336e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013372:	e7d1      	b.n	8013318 <sin+0x30>
 8013374:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013378:	ed9d 0b00 	vldr	d0, [sp]
 801337c:	f002 f87c 	bl	8015478 <__kernel_cos>
 8013380:	e7f1      	b.n	8013366 <sin+0x7e>
 8013382:	bf00      	nop
 8013384:	f3af 8000 	nop.w
	...
 8013390:	3fe921fb 	.word	0x3fe921fb
 8013394:	7fefffff 	.word	0x7fefffff

08013398 <tan>:
 8013398:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801339a:	ec53 2b10 	vmov	r2, r3, d0
 801339e:	4816      	ldr	r0, [pc, #88]	; (80133f8 <tan+0x60>)
 80133a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80133a4:	4281      	cmp	r1, r0
 80133a6:	dc07      	bgt.n	80133b8 <tan+0x20>
 80133a8:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80133f0 <tan+0x58>
 80133ac:	2001      	movs	r0, #1
 80133ae:	b005      	add	sp, #20
 80133b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80133b4:	f002 bd38 	b.w	8015e28 <__kernel_tan>
 80133b8:	4810      	ldr	r0, [pc, #64]	; (80133fc <tan+0x64>)
 80133ba:	4281      	cmp	r1, r0
 80133bc:	dd09      	ble.n	80133d2 <tan+0x3a>
 80133be:	ee10 0a10 	vmov	r0, s0
 80133c2:	4619      	mov	r1, r3
 80133c4:	f7ec ff80 	bl	80002c8 <__aeabi_dsub>
 80133c8:	ec41 0b10 	vmov	d0, r0, r1
 80133cc:	b005      	add	sp, #20
 80133ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80133d2:	4668      	mov	r0, sp
 80133d4:	f000 ffec 	bl	80143b0 <__ieee754_rem_pio2>
 80133d8:	0040      	lsls	r0, r0, #1
 80133da:	f000 0002 	and.w	r0, r0, #2
 80133de:	ed9d 1b02 	vldr	d1, [sp, #8]
 80133e2:	ed9d 0b00 	vldr	d0, [sp]
 80133e6:	f1c0 0001 	rsb	r0, r0, #1
 80133ea:	f002 fd1d 	bl	8015e28 <__kernel_tan>
 80133ee:	e7ed      	b.n	80133cc <tan+0x34>
	...
 80133f8:	3fe921fb 	.word	0x3fe921fb
 80133fc:	7fefffff 	.word	0x7fefffff

08013400 <atanf>:
 8013400:	b538      	push	{r3, r4, r5, lr}
 8013402:	ee10 5a10 	vmov	r5, s0
 8013406:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 801340a:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 801340e:	eef0 7a40 	vmov.f32	s15, s0
 8013412:	db10      	blt.n	8013436 <atanf+0x36>
 8013414:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8013418:	dd04      	ble.n	8013424 <atanf+0x24>
 801341a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801341e:	eeb0 0a67 	vmov.f32	s0, s15
 8013422:	bd38      	pop	{r3, r4, r5, pc}
 8013424:	eddf 7a4d 	vldr	s15, [pc, #308]	; 801355c <atanf+0x15c>
 8013428:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8013560 <atanf+0x160>
 801342c:	2d00      	cmp	r5, #0
 801342e:	bfd8      	it	le
 8013430:	eef0 7a40 	vmovle.f32	s15, s0
 8013434:	e7f3      	b.n	801341e <atanf+0x1e>
 8013436:	4b4b      	ldr	r3, [pc, #300]	; (8013564 <atanf+0x164>)
 8013438:	429c      	cmp	r4, r3
 801343a:	dc10      	bgt.n	801345e <atanf+0x5e>
 801343c:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8013440:	da0a      	bge.n	8013458 <atanf+0x58>
 8013442:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8013568 <atanf+0x168>
 8013446:	ee30 7a07 	vadd.f32	s14, s0, s14
 801344a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801344e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013456:	dce2      	bgt.n	801341e <atanf+0x1e>
 8013458:	f04f 33ff 	mov.w	r3, #4294967295
 801345c:	e013      	b.n	8013486 <atanf+0x86>
 801345e:	f000 f8e7 	bl	8013630 <fabsf>
 8013462:	4b42      	ldr	r3, [pc, #264]	; (801356c <atanf+0x16c>)
 8013464:	429c      	cmp	r4, r3
 8013466:	dc4f      	bgt.n	8013508 <atanf+0x108>
 8013468:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 801346c:	429c      	cmp	r4, r3
 801346e:	dc41      	bgt.n	80134f4 <atanf+0xf4>
 8013470:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8013474:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8013478:	eea0 7a27 	vfma.f32	s14, s0, s15
 801347c:	2300      	movs	r3, #0
 801347e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013482:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013486:	1c5a      	adds	r2, r3, #1
 8013488:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801348c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8013570 <atanf+0x170>
 8013490:	eddf 5a38 	vldr	s11, [pc, #224]	; 8013574 <atanf+0x174>
 8013494:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8013578 <atanf+0x178>
 8013498:	ee66 6a06 	vmul.f32	s13, s12, s12
 801349c:	eee6 5a87 	vfma.f32	s11, s13, s14
 80134a0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 801357c <atanf+0x17c>
 80134a4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80134a8:	eddf 5a35 	vldr	s11, [pc, #212]	; 8013580 <atanf+0x180>
 80134ac:	eee7 5a26 	vfma.f32	s11, s14, s13
 80134b0:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8013584 <atanf+0x184>
 80134b4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80134b8:	eddf 5a33 	vldr	s11, [pc, #204]	; 8013588 <atanf+0x188>
 80134bc:	eee7 5a26 	vfma.f32	s11, s14, s13
 80134c0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 801358c <atanf+0x18c>
 80134c4:	eea6 5a87 	vfma.f32	s10, s13, s14
 80134c8:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8013590 <atanf+0x190>
 80134cc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80134d0:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8013594 <atanf+0x194>
 80134d4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80134d8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8013598 <atanf+0x198>
 80134dc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80134e0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80134e4:	eea5 7a86 	vfma.f32	s14, s11, s12
 80134e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80134ec:	d121      	bne.n	8013532 <atanf+0x132>
 80134ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80134f2:	e794      	b.n	801341e <atanf+0x1e>
 80134f4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80134f8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80134fc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013500:	2301      	movs	r3, #1
 8013502:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013506:	e7be      	b.n	8013486 <atanf+0x86>
 8013508:	4b24      	ldr	r3, [pc, #144]	; (801359c <atanf+0x19c>)
 801350a:	429c      	cmp	r4, r3
 801350c:	dc0b      	bgt.n	8013526 <atanf+0x126>
 801350e:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8013512:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8013516:	eea0 7a27 	vfma.f32	s14, s0, s15
 801351a:	2302      	movs	r3, #2
 801351c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013520:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013524:	e7af      	b.n	8013486 <atanf+0x86>
 8013526:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801352a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801352e:	2303      	movs	r3, #3
 8013530:	e7a9      	b.n	8013486 <atanf+0x86>
 8013532:	4a1b      	ldr	r2, [pc, #108]	; (80135a0 <atanf+0x1a0>)
 8013534:	491b      	ldr	r1, [pc, #108]	; (80135a4 <atanf+0x1a4>)
 8013536:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801353a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801353e:	ed93 0a00 	vldr	s0, [r3]
 8013542:	ee37 7a40 	vsub.f32	s14, s14, s0
 8013546:	ed92 0a00 	vldr	s0, [r2]
 801354a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801354e:	2d00      	cmp	r5, #0
 8013550:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013554:	bfb8      	it	lt
 8013556:	eef1 7a67 	vneglt.f32	s15, s15
 801355a:	e760      	b.n	801341e <atanf+0x1e>
 801355c:	3fc90fdb 	.word	0x3fc90fdb
 8013560:	bfc90fdb 	.word	0xbfc90fdb
 8013564:	3edfffff 	.word	0x3edfffff
 8013568:	7149f2ca 	.word	0x7149f2ca
 801356c:	3f97ffff 	.word	0x3f97ffff
 8013570:	3c8569d7 	.word	0x3c8569d7
 8013574:	3d4bda59 	.word	0x3d4bda59
 8013578:	bd6ef16b 	.word	0xbd6ef16b
 801357c:	3d886b35 	.word	0x3d886b35
 8013580:	3dba2e6e 	.word	0x3dba2e6e
 8013584:	3e124925 	.word	0x3e124925
 8013588:	3eaaaaab 	.word	0x3eaaaaab
 801358c:	bd15a221 	.word	0xbd15a221
 8013590:	bd9d8795 	.word	0xbd9d8795
 8013594:	bde38e38 	.word	0xbde38e38
 8013598:	be4ccccd 	.word	0xbe4ccccd
 801359c:	401bffff 	.word	0x401bffff
 80135a0:	080184c8 	.word	0x080184c8
 80135a4:	080184d8 	.word	0x080184d8

080135a8 <cosf>:
 80135a8:	ee10 3a10 	vmov	r3, s0
 80135ac:	b507      	push	{r0, r1, r2, lr}
 80135ae:	4a1e      	ldr	r2, [pc, #120]	; (8013628 <cosf+0x80>)
 80135b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80135b4:	4293      	cmp	r3, r2
 80135b6:	dc06      	bgt.n	80135c6 <cosf+0x1e>
 80135b8:	eddf 0a1c 	vldr	s1, [pc, #112]	; 801362c <cosf+0x84>
 80135bc:	b003      	add	sp, #12
 80135be:	f85d eb04 	ldr.w	lr, [sp], #4
 80135c2:	f002 be3b 	b.w	801623c <__kernel_cosf>
 80135c6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80135ca:	db04      	blt.n	80135d6 <cosf+0x2e>
 80135cc:	ee30 0a40 	vsub.f32	s0, s0, s0
 80135d0:	b003      	add	sp, #12
 80135d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80135d6:	4668      	mov	r0, sp
 80135d8:	f001 fe0e 	bl	80151f8 <__ieee754_rem_pio2f>
 80135dc:	f000 0003 	and.w	r0, r0, #3
 80135e0:	2801      	cmp	r0, #1
 80135e2:	d009      	beq.n	80135f8 <cosf+0x50>
 80135e4:	2802      	cmp	r0, #2
 80135e6:	d010      	beq.n	801360a <cosf+0x62>
 80135e8:	b9b0      	cbnz	r0, 8013618 <cosf+0x70>
 80135ea:	eddd 0a01 	vldr	s1, [sp, #4]
 80135ee:	ed9d 0a00 	vldr	s0, [sp]
 80135f2:	f002 fe23 	bl	801623c <__kernel_cosf>
 80135f6:	e7eb      	b.n	80135d0 <cosf+0x28>
 80135f8:	eddd 0a01 	vldr	s1, [sp, #4]
 80135fc:	ed9d 0a00 	vldr	s0, [sp]
 8013600:	f003 f8f2 	bl	80167e8 <__kernel_sinf>
 8013604:	eeb1 0a40 	vneg.f32	s0, s0
 8013608:	e7e2      	b.n	80135d0 <cosf+0x28>
 801360a:	eddd 0a01 	vldr	s1, [sp, #4]
 801360e:	ed9d 0a00 	vldr	s0, [sp]
 8013612:	f002 fe13 	bl	801623c <__kernel_cosf>
 8013616:	e7f5      	b.n	8013604 <cosf+0x5c>
 8013618:	eddd 0a01 	vldr	s1, [sp, #4]
 801361c:	ed9d 0a00 	vldr	s0, [sp]
 8013620:	2001      	movs	r0, #1
 8013622:	f003 f8e1 	bl	80167e8 <__kernel_sinf>
 8013626:	e7d3      	b.n	80135d0 <cosf+0x28>
 8013628:	3f490fd8 	.word	0x3f490fd8
 801362c:	00000000 	.word	0x00000000

08013630 <fabsf>:
 8013630:	ee10 3a10 	vmov	r3, s0
 8013634:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013638:	ee00 3a10 	vmov	s0, r3
 801363c:	4770      	bx	lr
	...

08013640 <sinf>:
 8013640:	ee10 3a10 	vmov	r3, s0
 8013644:	b507      	push	{r0, r1, r2, lr}
 8013646:	4a1f      	ldr	r2, [pc, #124]	; (80136c4 <sinf+0x84>)
 8013648:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801364c:	4293      	cmp	r3, r2
 801364e:	dc07      	bgt.n	8013660 <sinf+0x20>
 8013650:	eddf 0a1d 	vldr	s1, [pc, #116]	; 80136c8 <sinf+0x88>
 8013654:	2000      	movs	r0, #0
 8013656:	b003      	add	sp, #12
 8013658:	f85d eb04 	ldr.w	lr, [sp], #4
 801365c:	f003 b8c4 	b.w	80167e8 <__kernel_sinf>
 8013660:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013664:	db04      	blt.n	8013670 <sinf+0x30>
 8013666:	ee30 0a40 	vsub.f32	s0, s0, s0
 801366a:	b003      	add	sp, #12
 801366c:	f85d fb04 	ldr.w	pc, [sp], #4
 8013670:	4668      	mov	r0, sp
 8013672:	f001 fdc1 	bl	80151f8 <__ieee754_rem_pio2f>
 8013676:	f000 0003 	and.w	r0, r0, #3
 801367a:	2801      	cmp	r0, #1
 801367c:	d00a      	beq.n	8013694 <sinf+0x54>
 801367e:	2802      	cmp	r0, #2
 8013680:	d00f      	beq.n	80136a2 <sinf+0x62>
 8013682:	b9c0      	cbnz	r0, 80136b6 <sinf+0x76>
 8013684:	eddd 0a01 	vldr	s1, [sp, #4]
 8013688:	ed9d 0a00 	vldr	s0, [sp]
 801368c:	2001      	movs	r0, #1
 801368e:	f003 f8ab 	bl	80167e8 <__kernel_sinf>
 8013692:	e7ea      	b.n	801366a <sinf+0x2a>
 8013694:	eddd 0a01 	vldr	s1, [sp, #4]
 8013698:	ed9d 0a00 	vldr	s0, [sp]
 801369c:	f002 fdce 	bl	801623c <__kernel_cosf>
 80136a0:	e7e3      	b.n	801366a <sinf+0x2a>
 80136a2:	eddd 0a01 	vldr	s1, [sp, #4]
 80136a6:	ed9d 0a00 	vldr	s0, [sp]
 80136aa:	2001      	movs	r0, #1
 80136ac:	f003 f89c 	bl	80167e8 <__kernel_sinf>
 80136b0:	eeb1 0a40 	vneg.f32	s0, s0
 80136b4:	e7d9      	b.n	801366a <sinf+0x2a>
 80136b6:	eddd 0a01 	vldr	s1, [sp, #4]
 80136ba:	ed9d 0a00 	vldr	s0, [sp]
 80136be:	f002 fdbd 	bl	801623c <__kernel_cosf>
 80136c2:	e7f5      	b.n	80136b0 <sinf+0x70>
 80136c4:	3f490fd8 	.word	0x3f490fd8
 80136c8:	00000000 	.word	0x00000000

080136cc <pow>:
 80136cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136ce:	ed2d 8b02 	vpush	{d8}
 80136d2:	eeb0 8a40 	vmov.f32	s16, s0
 80136d6:	eef0 8a60 	vmov.f32	s17, s1
 80136da:	ec55 4b11 	vmov	r4, r5, d1
 80136de:	f000 f937 	bl	8013950 <__ieee754_pow>
 80136e2:	4622      	mov	r2, r4
 80136e4:	462b      	mov	r3, r5
 80136e6:	4620      	mov	r0, r4
 80136e8:	4629      	mov	r1, r5
 80136ea:	ec57 6b10 	vmov	r6, r7, d0
 80136ee:	f7ed fa3d 	bl	8000b6c <__aeabi_dcmpun>
 80136f2:	2800      	cmp	r0, #0
 80136f4:	d13b      	bne.n	801376e <pow+0xa2>
 80136f6:	ec51 0b18 	vmov	r0, r1, d8
 80136fa:	2200      	movs	r2, #0
 80136fc:	2300      	movs	r3, #0
 80136fe:	f7ed fa03 	bl	8000b08 <__aeabi_dcmpeq>
 8013702:	b1b8      	cbz	r0, 8013734 <pow+0x68>
 8013704:	2200      	movs	r2, #0
 8013706:	2300      	movs	r3, #0
 8013708:	4620      	mov	r0, r4
 801370a:	4629      	mov	r1, r5
 801370c:	f7ed f9fc 	bl	8000b08 <__aeabi_dcmpeq>
 8013710:	2800      	cmp	r0, #0
 8013712:	d146      	bne.n	80137a2 <pow+0xd6>
 8013714:	ec45 4b10 	vmov	d0, r4, r5
 8013718:	f003 f900 	bl	801691c <finite>
 801371c:	b338      	cbz	r0, 801376e <pow+0xa2>
 801371e:	2200      	movs	r2, #0
 8013720:	2300      	movs	r3, #0
 8013722:	4620      	mov	r0, r4
 8013724:	4629      	mov	r1, r5
 8013726:	f7ed f9f9 	bl	8000b1c <__aeabi_dcmplt>
 801372a:	b300      	cbz	r0, 801376e <pow+0xa2>
 801372c:	f003 fada 	bl	8016ce4 <__errno>
 8013730:	2322      	movs	r3, #34	; 0x22
 8013732:	e01b      	b.n	801376c <pow+0xa0>
 8013734:	ec47 6b10 	vmov	d0, r6, r7
 8013738:	f003 f8f0 	bl	801691c <finite>
 801373c:	b9e0      	cbnz	r0, 8013778 <pow+0xac>
 801373e:	eeb0 0a48 	vmov.f32	s0, s16
 8013742:	eef0 0a68 	vmov.f32	s1, s17
 8013746:	f003 f8e9 	bl	801691c <finite>
 801374a:	b1a8      	cbz	r0, 8013778 <pow+0xac>
 801374c:	ec45 4b10 	vmov	d0, r4, r5
 8013750:	f003 f8e4 	bl	801691c <finite>
 8013754:	b180      	cbz	r0, 8013778 <pow+0xac>
 8013756:	4632      	mov	r2, r6
 8013758:	463b      	mov	r3, r7
 801375a:	4630      	mov	r0, r6
 801375c:	4639      	mov	r1, r7
 801375e:	f7ed fa05 	bl	8000b6c <__aeabi_dcmpun>
 8013762:	2800      	cmp	r0, #0
 8013764:	d0e2      	beq.n	801372c <pow+0x60>
 8013766:	f003 fabd 	bl	8016ce4 <__errno>
 801376a:	2321      	movs	r3, #33	; 0x21
 801376c:	6003      	str	r3, [r0, #0]
 801376e:	ecbd 8b02 	vpop	{d8}
 8013772:	ec47 6b10 	vmov	d0, r6, r7
 8013776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013778:	2200      	movs	r2, #0
 801377a:	2300      	movs	r3, #0
 801377c:	4630      	mov	r0, r6
 801377e:	4639      	mov	r1, r7
 8013780:	f7ed f9c2 	bl	8000b08 <__aeabi_dcmpeq>
 8013784:	2800      	cmp	r0, #0
 8013786:	d0f2      	beq.n	801376e <pow+0xa2>
 8013788:	eeb0 0a48 	vmov.f32	s0, s16
 801378c:	eef0 0a68 	vmov.f32	s1, s17
 8013790:	f003 f8c4 	bl	801691c <finite>
 8013794:	2800      	cmp	r0, #0
 8013796:	d0ea      	beq.n	801376e <pow+0xa2>
 8013798:	ec45 4b10 	vmov	d0, r4, r5
 801379c:	f003 f8be 	bl	801691c <finite>
 80137a0:	e7c3      	b.n	801372a <pow+0x5e>
 80137a2:	4f01      	ldr	r7, [pc, #4]	; (80137a8 <pow+0xdc>)
 80137a4:	2600      	movs	r6, #0
 80137a6:	e7e2      	b.n	801376e <pow+0xa2>
 80137a8:	3ff00000 	.word	0x3ff00000

080137ac <sqrt>:
 80137ac:	b538      	push	{r3, r4, r5, lr}
 80137ae:	ed2d 8b02 	vpush	{d8}
 80137b2:	ec55 4b10 	vmov	r4, r5, d0
 80137b6:	f001 f807 	bl	80147c8 <__ieee754_sqrt>
 80137ba:	4622      	mov	r2, r4
 80137bc:	462b      	mov	r3, r5
 80137be:	4620      	mov	r0, r4
 80137c0:	4629      	mov	r1, r5
 80137c2:	eeb0 8a40 	vmov.f32	s16, s0
 80137c6:	eef0 8a60 	vmov.f32	s17, s1
 80137ca:	f7ed f9cf 	bl	8000b6c <__aeabi_dcmpun>
 80137ce:	b990      	cbnz	r0, 80137f6 <sqrt+0x4a>
 80137d0:	2200      	movs	r2, #0
 80137d2:	2300      	movs	r3, #0
 80137d4:	4620      	mov	r0, r4
 80137d6:	4629      	mov	r1, r5
 80137d8:	f7ed f9a0 	bl	8000b1c <__aeabi_dcmplt>
 80137dc:	b158      	cbz	r0, 80137f6 <sqrt+0x4a>
 80137de:	f003 fa81 	bl	8016ce4 <__errno>
 80137e2:	2321      	movs	r3, #33	; 0x21
 80137e4:	6003      	str	r3, [r0, #0]
 80137e6:	2200      	movs	r2, #0
 80137e8:	2300      	movs	r3, #0
 80137ea:	4610      	mov	r0, r2
 80137ec:	4619      	mov	r1, r3
 80137ee:	f7ed f84d 	bl	800088c <__aeabi_ddiv>
 80137f2:	ec41 0b18 	vmov	d8, r0, r1
 80137f6:	eeb0 0a48 	vmov.f32	s0, s16
 80137fa:	eef0 0a68 	vmov.f32	s1, s17
 80137fe:	ecbd 8b02 	vpop	{d8}
 8013802:	bd38      	pop	{r3, r4, r5, pc}

08013804 <acosf>:
 8013804:	b508      	push	{r3, lr}
 8013806:	ed2d 8b02 	vpush	{d8}
 801380a:	eeb0 8a40 	vmov.f32	s16, s0
 801380e:	f001 f88d 	bl	801492c <__ieee754_acosf>
 8013812:	eeb4 8a48 	vcmp.f32	s16, s16
 8013816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801381a:	eef0 8a40 	vmov.f32	s17, s0
 801381e:	d615      	bvs.n	801384c <acosf+0x48>
 8013820:	eeb0 0a48 	vmov.f32	s0, s16
 8013824:	f7ff ff04 	bl	8013630 <fabsf>
 8013828:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801382c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013834:	dd0a      	ble.n	801384c <acosf+0x48>
 8013836:	f003 fa55 	bl	8016ce4 <__errno>
 801383a:	ecbd 8b02 	vpop	{d8}
 801383e:	2321      	movs	r3, #33	; 0x21
 8013840:	6003      	str	r3, [r0, #0]
 8013842:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013846:	4804      	ldr	r0, [pc, #16]	; (8013858 <acosf+0x54>)
 8013848:	f003 b9cc 	b.w	8016be4 <nanf>
 801384c:	eeb0 0a68 	vmov.f32	s0, s17
 8013850:	ecbd 8b02 	vpop	{d8}
 8013854:	bd08      	pop	{r3, pc}
 8013856:	bf00      	nop
 8013858:	08018b59 	.word	0x08018b59

0801385c <atan2f>:
 801385c:	f001 b95e 	b.w	8014b1c <__ieee754_atan2f>

08013860 <powf>:
 8013860:	b508      	push	{r3, lr}
 8013862:	ed2d 8b04 	vpush	{d8-d9}
 8013866:	eeb0 8a60 	vmov.f32	s16, s1
 801386a:	eeb0 9a40 	vmov.f32	s18, s0
 801386e:	f001 f9f5 	bl	8014c5c <__ieee754_powf>
 8013872:	eeb4 8a48 	vcmp.f32	s16, s16
 8013876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801387a:	eef0 8a40 	vmov.f32	s17, s0
 801387e:	d63e      	bvs.n	80138fe <powf+0x9e>
 8013880:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8013884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013888:	d112      	bne.n	80138b0 <powf+0x50>
 801388a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801388e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013892:	d039      	beq.n	8013908 <powf+0xa8>
 8013894:	eeb0 0a48 	vmov.f32	s0, s16
 8013898:	f003 f954 	bl	8016b44 <finitef>
 801389c:	b378      	cbz	r0, 80138fe <powf+0x9e>
 801389e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80138a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138a6:	d52a      	bpl.n	80138fe <powf+0x9e>
 80138a8:	f003 fa1c 	bl	8016ce4 <__errno>
 80138ac:	2322      	movs	r3, #34	; 0x22
 80138ae:	e014      	b.n	80138da <powf+0x7a>
 80138b0:	f003 f948 	bl	8016b44 <finitef>
 80138b4:	b998      	cbnz	r0, 80138de <powf+0x7e>
 80138b6:	eeb0 0a49 	vmov.f32	s0, s18
 80138ba:	f003 f943 	bl	8016b44 <finitef>
 80138be:	b170      	cbz	r0, 80138de <powf+0x7e>
 80138c0:	eeb0 0a48 	vmov.f32	s0, s16
 80138c4:	f003 f93e 	bl	8016b44 <finitef>
 80138c8:	b148      	cbz	r0, 80138de <powf+0x7e>
 80138ca:	eef4 8a68 	vcmp.f32	s17, s17
 80138ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138d2:	d7e9      	bvc.n	80138a8 <powf+0x48>
 80138d4:	f003 fa06 	bl	8016ce4 <__errno>
 80138d8:	2321      	movs	r3, #33	; 0x21
 80138da:	6003      	str	r3, [r0, #0]
 80138dc:	e00f      	b.n	80138fe <powf+0x9e>
 80138de:	eef5 8a40 	vcmp.f32	s17, #0.0
 80138e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138e6:	d10a      	bne.n	80138fe <powf+0x9e>
 80138e8:	eeb0 0a49 	vmov.f32	s0, s18
 80138ec:	f003 f92a 	bl	8016b44 <finitef>
 80138f0:	b128      	cbz	r0, 80138fe <powf+0x9e>
 80138f2:	eeb0 0a48 	vmov.f32	s0, s16
 80138f6:	f003 f925 	bl	8016b44 <finitef>
 80138fa:	2800      	cmp	r0, #0
 80138fc:	d1d4      	bne.n	80138a8 <powf+0x48>
 80138fe:	eeb0 0a68 	vmov.f32	s0, s17
 8013902:	ecbd 8b04 	vpop	{d8-d9}
 8013906:	bd08      	pop	{r3, pc}
 8013908:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 801390c:	e7f7      	b.n	80138fe <powf+0x9e>
	...

08013910 <sqrtf>:
 8013910:	b508      	push	{r3, lr}
 8013912:	ed2d 8b02 	vpush	{d8}
 8013916:	eeb0 8a40 	vmov.f32	s16, s0
 801391a:	f001 fda9 	bl	8015470 <__ieee754_sqrtf>
 801391e:	eeb4 8a48 	vcmp.f32	s16, s16
 8013922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013926:	d60c      	bvs.n	8013942 <sqrtf+0x32>
 8013928:	eddf 8a07 	vldr	s17, [pc, #28]	; 8013948 <sqrtf+0x38>
 801392c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013934:	d505      	bpl.n	8013942 <sqrtf+0x32>
 8013936:	f003 f9d5 	bl	8016ce4 <__errno>
 801393a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801393e:	2321      	movs	r3, #33	; 0x21
 8013940:	6003      	str	r3, [r0, #0]
 8013942:	ecbd 8b02 	vpop	{d8}
 8013946:	bd08      	pop	{r3, pc}
	...

08013950 <__ieee754_pow>:
 8013950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013954:	ed2d 8b06 	vpush	{d8-d10}
 8013958:	b089      	sub	sp, #36	; 0x24
 801395a:	ed8d 1b00 	vstr	d1, [sp]
 801395e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8013962:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8013966:	ea58 0102 	orrs.w	r1, r8, r2
 801396a:	ec57 6b10 	vmov	r6, r7, d0
 801396e:	d115      	bne.n	801399c <__ieee754_pow+0x4c>
 8013970:	19b3      	adds	r3, r6, r6
 8013972:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8013976:	4152      	adcs	r2, r2
 8013978:	4299      	cmp	r1, r3
 801397a:	4b89      	ldr	r3, [pc, #548]	; (8013ba0 <__ieee754_pow+0x250>)
 801397c:	4193      	sbcs	r3, r2
 801397e:	f080 84d2 	bcs.w	8014326 <__ieee754_pow+0x9d6>
 8013982:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013986:	4630      	mov	r0, r6
 8013988:	4639      	mov	r1, r7
 801398a:	f7ec fc9f 	bl	80002cc <__adddf3>
 801398e:	ec41 0b10 	vmov	d0, r0, r1
 8013992:	b009      	add	sp, #36	; 0x24
 8013994:	ecbd 8b06 	vpop	{d8-d10}
 8013998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801399c:	4b81      	ldr	r3, [pc, #516]	; (8013ba4 <__ieee754_pow+0x254>)
 801399e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80139a2:	429c      	cmp	r4, r3
 80139a4:	ee10 aa10 	vmov	sl, s0
 80139a8:	463d      	mov	r5, r7
 80139aa:	dc06      	bgt.n	80139ba <__ieee754_pow+0x6a>
 80139ac:	d101      	bne.n	80139b2 <__ieee754_pow+0x62>
 80139ae:	2e00      	cmp	r6, #0
 80139b0:	d1e7      	bne.n	8013982 <__ieee754_pow+0x32>
 80139b2:	4598      	cmp	r8, r3
 80139b4:	dc01      	bgt.n	80139ba <__ieee754_pow+0x6a>
 80139b6:	d10f      	bne.n	80139d8 <__ieee754_pow+0x88>
 80139b8:	b172      	cbz	r2, 80139d8 <__ieee754_pow+0x88>
 80139ba:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80139be:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80139c2:	ea55 050a 	orrs.w	r5, r5, sl
 80139c6:	d1dc      	bne.n	8013982 <__ieee754_pow+0x32>
 80139c8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80139cc:	18db      	adds	r3, r3, r3
 80139ce:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80139d2:	4152      	adcs	r2, r2
 80139d4:	429d      	cmp	r5, r3
 80139d6:	e7d0      	b.n	801397a <__ieee754_pow+0x2a>
 80139d8:	2d00      	cmp	r5, #0
 80139da:	da3b      	bge.n	8013a54 <__ieee754_pow+0x104>
 80139dc:	4b72      	ldr	r3, [pc, #456]	; (8013ba8 <__ieee754_pow+0x258>)
 80139de:	4598      	cmp	r8, r3
 80139e0:	dc51      	bgt.n	8013a86 <__ieee754_pow+0x136>
 80139e2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80139e6:	4598      	cmp	r8, r3
 80139e8:	f340 84ac 	ble.w	8014344 <__ieee754_pow+0x9f4>
 80139ec:	ea4f 5328 	mov.w	r3, r8, asr #20
 80139f0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80139f4:	2b14      	cmp	r3, #20
 80139f6:	dd0f      	ble.n	8013a18 <__ieee754_pow+0xc8>
 80139f8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80139fc:	fa22 f103 	lsr.w	r1, r2, r3
 8013a00:	fa01 f303 	lsl.w	r3, r1, r3
 8013a04:	4293      	cmp	r3, r2
 8013a06:	f040 849d 	bne.w	8014344 <__ieee754_pow+0x9f4>
 8013a0a:	f001 0101 	and.w	r1, r1, #1
 8013a0e:	f1c1 0302 	rsb	r3, r1, #2
 8013a12:	9304      	str	r3, [sp, #16]
 8013a14:	b182      	cbz	r2, 8013a38 <__ieee754_pow+0xe8>
 8013a16:	e05f      	b.n	8013ad8 <__ieee754_pow+0x188>
 8013a18:	2a00      	cmp	r2, #0
 8013a1a:	d15b      	bne.n	8013ad4 <__ieee754_pow+0x184>
 8013a1c:	f1c3 0314 	rsb	r3, r3, #20
 8013a20:	fa48 f103 	asr.w	r1, r8, r3
 8013a24:	fa01 f303 	lsl.w	r3, r1, r3
 8013a28:	4543      	cmp	r3, r8
 8013a2a:	f040 8488 	bne.w	801433e <__ieee754_pow+0x9ee>
 8013a2e:	f001 0101 	and.w	r1, r1, #1
 8013a32:	f1c1 0302 	rsb	r3, r1, #2
 8013a36:	9304      	str	r3, [sp, #16]
 8013a38:	4b5c      	ldr	r3, [pc, #368]	; (8013bac <__ieee754_pow+0x25c>)
 8013a3a:	4598      	cmp	r8, r3
 8013a3c:	d132      	bne.n	8013aa4 <__ieee754_pow+0x154>
 8013a3e:	f1b9 0f00 	cmp.w	r9, #0
 8013a42:	f280 8478 	bge.w	8014336 <__ieee754_pow+0x9e6>
 8013a46:	4959      	ldr	r1, [pc, #356]	; (8013bac <__ieee754_pow+0x25c>)
 8013a48:	4632      	mov	r2, r6
 8013a4a:	463b      	mov	r3, r7
 8013a4c:	2000      	movs	r0, #0
 8013a4e:	f7ec ff1d 	bl	800088c <__aeabi_ddiv>
 8013a52:	e79c      	b.n	801398e <__ieee754_pow+0x3e>
 8013a54:	2300      	movs	r3, #0
 8013a56:	9304      	str	r3, [sp, #16]
 8013a58:	2a00      	cmp	r2, #0
 8013a5a:	d13d      	bne.n	8013ad8 <__ieee754_pow+0x188>
 8013a5c:	4b51      	ldr	r3, [pc, #324]	; (8013ba4 <__ieee754_pow+0x254>)
 8013a5e:	4598      	cmp	r8, r3
 8013a60:	d1ea      	bne.n	8013a38 <__ieee754_pow+0xe8>
 8013a62:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8013a66:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8013a6a:	ea53 030a 	orrs.w	r3, r3, sl
 8013a6e:	f000 845a 	beq.w	8014326 <__ieee754_pow+0x9d6>
 8013a72:	4b4f      	ldr	r3, [pc, #316]	; (8013bb0 <__ieee754_pow+0x260>)
 8013a74:	429c      	cmp	r4, r3
 8013a76:	dd08      	ble.n	8013a8a <__ieee754_pow+0x13a>
 8013a78:	f1b9 0f00 	cmp.w	r9, #0
 8013a7c:	f2c0 8457 	blt.w	801432e <__ieee754_pow+0x9de>
 8013a80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013a84:	e783      	b.n	801398e <__ieee754_pow+0x3e>
 8013a86:	2302      	movs	r3, #2
 8013a88:	e7e5      	b.n	8013a56 <__ieee754_pow+0x106>
 8013a8a:	f1b9 0f00 	cmp.w	r9, #0
 8013a8e:	f04f 0000 	mov.w	r0, #0
 8013a92:	f04f 0100 	mov.w	r1, #0
 8013a96:	f6bf af7a 	bge.w	801398e <__ieee754_pow+0x3e>
 8013a9a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8013a9e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013aa2:	e774      	b.n	801398e <__ieee754_pow+0x3e>
 8013aa4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8013aa8:	d106      	bne.n	8013ab8 <__ieee754_pow+0x168>
 8013aaa:	4632      	mov	r2, r6
 8013aac:	463b      	mov	r3, r7
 8013aae:	4630      	mov	r0, r6
 8013ab0:	4639      	mov	r1, r7
 8013ab2:	f7ec fdc1 	bl	8000638 <__aeabi_dmul>
 8013ab6:	e76a      	b.n	801398e <__ieee754_pow+0x3e>
 8013ab8:	4b3e      	ldr	r3, [pc, #248]	; (8013bb4 <__ieee754_pow+0x264>)
 8013aba:	4599      	cmp	r9, r3
 8013abc:	d10c      	bne.n	8013ad8 <__ieee754_pow+0x188>
 8013abe:	2d00      	cmp	r5, #0
 8013ac0:	db0a      	blt.n	8013ad8 <__ieee754_pow+0x188>
 8013ac2:	ec47 6b10 	vmov	d0, r6, r7
 8013ac6:	b009      	add	sp, #36	; 0x24
 8013ac8:	ecbd 8b06 	vpop	{d8-d10}
 8013acc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ad0:	f000 be7a 	b.w	80147c8 <__ieee754_sqrt>
 8013ad4:	2300      	movs	r3, #0
 8013ad6:	9304      	str	r3, [sp, #16]
 8013ad8:	ec47 6b10 	vmov	d0, r6, r7
 8013adc:	f7ff fbf8 	bl	80132d0 <fabs>
 8013ae0:	ec51 0b10 	vmov	r0, r1, d0
 8013ae4:	f1ba 0f00 	cmp.w	sl, #0
 8013ae8:	d129      	bne.n	8013b3e <__ieee754_pow+0x1ee>
 8013aea:	b124      	cbz	r4, 8013af6 <__ieee754_pow+0x1a6>
 8013aec:	4b2f      	ldr	r3, [pc, #188]	; (8013bac <__ieee754_pow+0x25c>)
 8013aee:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8013af2:	429a      	cmp	r2, r3
 8013af4:	d123      	bne.n	8013b3e <__ieee754_pow+0x1ee>
 8013af6:	f1b9 0f00 	cmp.w	r9, #0
 8013afa:	da05      	bge.n	8013b08 <__ieee754_pow+0x1b8>
 8013afc:	4602      	mov	r2, r0
 8013afe:	460b      	mov	r3, r1
 8013b00:	2000      	movs	r0, #0
 8013b02:	492a      	ldr	r1, [pc, #168]	; (8013bac <__ieee754_pow+0x25c>)
 8013b04:	f7ec fec2 	bl	800088c <__aeabi_ddiv>
 8013b08:	2d00      	cmp	r5, #0
 8013b0a:	f6bf af40 	bge.w	801398e <__ieee754_pow+0x3e>
 8013b0e:	9b04      	ldr	r3, [sp, #16]
 8013b10:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013b14:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013b18:	4323      	orrs	r3, r4
 8013b1a:	d108      	bne.n	8013b2e <__ieee754_pow+0x1de>
 8013b1c:	4602      	mov	r2, r0
 8013b1e:	460b      	mov	r3, r1
 8013b20:	4610      	mov	r0, r2
 8013b22:	4619      	mov	r1, r3
 8013b24:	f7ec fbd0 	bl	80002c8 <__aeabi_dsub>
 8013b28:	4602      	mov	r2, r0
 8013b2a:	460b      	mov	r3, r1
 8013b2c:	e78f      	b.n	8013a4e <__ieee754_pow+0xfe>
 8013b2e:	9b04      	ldr	r3, [sp, #16]
 8013b30:	2b01      	cmp	r3, #1
 8013b32:	f47f af2c 	bne.w	801398e <__ieee754_pow+0x3e>
 8013b36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013b3a:	4619      	mov	r1, r3
 8013b3c:	e727      	b.n	801398e <__ieee754_pow+0x3e>
 8013b3e:	0feb      	lsrs	r3, r5, #31
 8013b40:	3b01      	subs	r3, #1
 8013b42:	9306      	str	r3, [sp, #24]
 8013b44:	9a06      	ldr	r2, [sp, #24]
 8013b46:	9b04      	ldr	r3, [sp, #16]
 8013b48:	4313      	orrs	r3, r2
 8013b4a:	d102      	bne.n	8013b52 <__ieee754_pow+0x202>
 8013b4c:	4632      	mov	r2, r6
 8013b4e:	463b      	mov	r3, r7
 8013b50:	e7e6      	b.n	8013b20 <__ieee754_pow+0x1d0>
 8013b52:	4b19      	ldr	r3, [pc, #100]	; (8013bb8 <__ieee754_pow+0x268>)
 8013b54:	4598      	cmp	r8, r3
 8013b56:	f340 80fb 	ble.w	8013d50 <__ieee754_pow+0x400>
 8013b5a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8013b5e:	4598      	cmp	r8, r3
 8013b60:	4b13      	ldr	r3, [pc, #76]	; (8013bb0 <__ieee754_pow+0x260>)
 8013b62:	dd0c      	ble.n	8013b7e <__ieee754_pow+0x22e>
 8013b64:	429c      	cmp	r4, r3
 8013b66:	dc0f      	bgt.n	8013b88 <__ieee754_pow+0x238>
 8013b68:	f1b9 0f00 	cmp.w	r9, #0
 8013b6c:	da0f      	bge.n	8013b8e <__ieee754_pow+0x23e>
 8013b6e:	2000      	movs	r0, #0
 8013b70:	b009      	add	sp, #36	; 0x24
 8013b72:	ecbd 8b06 	vpop	{d8-d10}
 8013b76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b7a:	f002 bea4 	b.w	80168c6 <__math_oflow>
 8013b7e:	429c      	cmp	r4, r3
 8013b80:	dbf2      	blt.n	8013b68 <__ieee754_pow+0x218>
 8013b82:	4b0a      	ldr	r3, [pc, #40]	; (8013bac <__ieee754_pow+0x25c>)
 8013b84:	429c      	cmp	r4, r3
 8013b86:	dd19      	ble.n	8013bbc <__ieee754_pow+0x26c>
 8013b88:	f1b9 0f00 	cmp.w	r9, #0
 8013b8c:	dcef      	bgt.n	8013b6e <__ieee754_pow+0x21e>
 8013b8e:	2000      	movs	r0, #0
 8013b90:	b009      	add	sp, #36	; 0x24
 8013b92:	ecbd 8b06 	vpop	{d8-d10}
 8013b96:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b9a:	f002 be8b 	b.w	80168b4 <__math_uflow>
 8013b9e:	bf00      	nop
 8013ba0:	fff00000 	.word	0xfff00000
 8013ba4:	7ff00000 	.word	0x7ff00000
 8013ba8:	433fffff 	.word	0x433fffff
 8013bac:	3ff00000 	.word	0x3ff00000
 8013bb0:	3fefffff 	.word	0x3fefffff
 8013bb4:	3fe00000 	.word	0x3fe00000
 8013bb8:	41e00000 	.word	0x41e00000
 8013bbc:	4b60      	ldr	r3, [pc, #384]	; (8013d40 <__ieee754_pow+0x3f0>)
 8013bbe:	2200      	movs	r2, #0
 8013bc0:	f7ec fb82 	bl	80002c8 <__aeabi_dsub>
 8013bc4:	a354      	add	r3, pc, #336	; (adr r3, 8013d18 <__ieee754_pow+0x3c8>)
 8013bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bca:	4604      	mov	r4, r0
 8013bcc:	460d      	mov	r5, r1
 8013bce:	f7ec fd33 	bl	8000638 <__aeabi_dmul>
 8013bd2:	a353      	add	r3, pc, #332	; (adr r3, 8013d20 <__ieee754_pow+0x3d0>)
 8013bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bd8:	4606      	mov	r6, r0
 8013bda:	460f      	mov	r7, r1
 8013bdc:	4620      	mov	r0, r4
 8013bde:	4629      	mov	r1, r5
 8013be0:	f7ec fd2a 	bl	8000638 <__aeabi_dmul>
 8013be4:	4b57      	ldr	r3, [pc, #348]	; (8013d44 <__ieee754_pow+0x3f4>)
 8013be6:	4682      	mov	sl, r0
 8013be8:	468b      	mov	fp, r1
 8013bea:	2200      	movs	r2, #0
 8013bec:	4620      	mov	r0, r4
 8013bee:	4629      	mov	r1, r5
 8013bf0:	f7ec fd22 	bl	8000638 <__aeabi_dmul>
 8013bf4:	4602      	mov	r2, r0
 8013bf6:	460b      	mov	r3, r1
 8013bf8:	a14b      	add	r1, pc, #300	; (adr r1, 8013d28 <__ieee754_pow+0x3d8>)
 8013bfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013bfe:	f7ec fb63 	bl	80002c8 <__aeabi_dsub>
 8013c02:	4622      	mov	r2, r4
 8013c04:	462b      	mov	r3, r5
 8013c06:	f7ec fd17 	bl	8000638 <__aeabi_dmul>
 8013c0a:	4602      	mov	r2, r0
 8013c0c:	460b      	mov	r3, r1
 8013c0e:	2000      	movs	r0, #0
 8013c10:	494d      	ldr	r1, [pc, #308]	; (8013d48 <__ieee754_pow+0x3f8>)
 8013c12:	f7ec fb59 	bl	80002c8 <__aeabi_dsub>
 8013c16:	4622      	mov	r2, r4
 8013c18:	4680      	mov	r8, r0
 8013c1a:	4689      	mov	r9, r1
 8013c1c:	462b      	mov	r3, r5
 8013c1e:	4620      	mov	r0, r4
 8013c20:	4629      	mov	r1, r5
 8013c22:	f7ec fd09 	bl	8000638 <__aeabi_dmul>
 8013c26:	4602      	mov	r2, r0
 8013c28:	460b      	mov	r3, r1
 8013c2a:	4640      	mov	r0, r8
 8013c2c:	4649      	mov	r1, r9
 8013c2e:	f7ec fd03 	bl	8000638 <__aeabi_dmul>
 8013c32:	a33f      	add	r3, pc, #252	; (adr r3, 8013d30 <__ieee754_pow+0x3e0>)
 8013c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c38:	f7ec fcfe 	bl	8000638 <__aeabi_dmul>
 8013c3c:	4602      	mov	r2, r0
 8013c3e:	460b      	mov	r3, r1
 8013c40:	4650      	mov	r0, sl
 8013c42:	4659      	mov	r1, fp
 8013c44:	f7ec fb40 	bl	80002c8 <__aeabi_dsub>
 8013c48:	4602      	mov	r2, r0
 8013c4a:	460b      	mov	r3, r1
 8013c4c:	4680      	mov	r8, r0
 8013c4e:	4689      	mov	r9, r1
 8013c50:	4630      	mov	r0, r6
 8013c52:	4639      	mov	r1, r7
 8013c54:	f7ec fb3a 	bl	80002cc <__adddf3>
 8013c58:	2000      	movs	r0, #0
 8013c5a:	4632      	mov	r2, r6
 8013c5c:	463b      	mov	r3, r7
 8013c5e:	4604      	mov	r4, r0
 8013c60:	460d      	mov	r5, r1
 8013c62:	f7ec fb31 	bl	80002c8 <__aeabi_dsub>
 8013c66:	4602      	mov	r2, r0
 8013c68:	460b      	mov	r3, r1
 8013c6a:	4640      	mov	r0, r8
 8013c6c:	4649      	mov	r1, r9
 8013c6e:	f7ec fb2b 	bl	80002c8 <__aeabi_dsub>
 8013c72:	9b04      	ldr	r3, [sp, #16]
 8013c74:	9a06      	ldr	r2, [sp, #24]
 8013c76:	3b01      	subs	r3, #1
 8013c78:	4313      	orrs	r3, r2
 8013c7a:	4682      	mov	sl, r0
 8013c7c:	468b      	mov	fp, r1
 8013c7e:	f040 81e7 	bne.w	8014050 <__ieee754_pow+0x700>
 8013c82:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8013d38 <__ieee754_pow+0x3e8>
 8013c86:	eeb0 8a47 	vmov.f32	s16, s14
 8013c8a:	eef0 8a67 	vmov.f32	s17, s15
 8013c8e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8013c92:	2600      	movs	r6, #0
 8013c94:	4632      	mov	r2, r6
 8013c96:	463b      	mov	r3, r7
 8013c98:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013c9c:	f7ec fb14 	bl	80002c8 <__aeabi_dsub>
 8013ca0:	4622      	mov	r2, r4
 8013ca2:	462b      	mov	r3, r5
 8013ca4:	f7ec fcc8 	bl	8000638 <__aeabi_dmul>
 8013ca8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013cac:	4680      	mov	r8, r0
 8013cae:	4689      	mov	r9, r1
 8013cb0:	4650      	mov	r0, sl
 8013cb2:	4659      	mov	r1, fp
 8013cb4:	f7ec fcc0 	bl	8000638 <__aeabi_dmul>
 8013cb8:	4602      	mov	r2, r0
 8013cba:	460b      	mov	r3, r1
 8013cbc:	4640      	mov	r0, r8
 8013cbe:	4649      	mov	r1, r9
 8013cc0:	f7ec fb04 	bl	80002cc <__adddf3>
 8013cc4:	4632      	mov	r2, r6
 8013cc6:	463b      	mov	r3, r7
 8013cc8:	4680      	mov	r8, r0
 8013cca:	4689      	mov	r9, r1
 8013ccc:	4620      	mov	r0, r4
 8013cce:	4629      	mov	r1, r5
 8013cd0:	f7ec fcb2 	bl	8000638 <__aeabi_dmul>
 8013cd4:	460b      	mov	r3, r1
 8013cd6:	4604      	mov	r4, r0
 8013cd8:	460d      	mov	r5, r1
 8013cda:	4602      	mov	r2, r0
 8013cdc:	4649      	mov	r1, r9
 8013cde:	4640      	mov	r0, r8
 8013ce0:	f7ec faf4 	bl	80002cc <__adddf3>
 8013ce4:	4b19      	ldr	r3, [pc, #100]	; (8013d4c <__ieee754_pow+0x3fc>)
 8013ce6:	4299      	cmp	r1, r3
 8013ce8:	ec45 4b19 	vmov	d9, r4, r5
 8013cec:	4606      	mov	r6, r0
 8013cee:	460f      	mov	r7, r1
 8013cf0:	468b      	mov	fp, r1
 8013cf2:	f340 82f1 	ble.w	80142d8 <__ieee754_pow+0x988>
 8013cf6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8013cfa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8013cfe:	4303      	orrs	r3, r0
 8013d00:	f000 81e4 	beq.w	80140cc <__ieee754_pow+0x77c>
 8013d04:	ec51 0b18 	vmov	r0, r1, d8
 8013d08:	2200      	movs	r2, #0
 8013d0a:	2300      	movs	r3, #0
 8013d0c:	f7ec ff06 	bl	8000b1c <__aeabi_dcmplt>
 8013d10:	3800      	subs	r0, #0
 8013d12:	bf18      	it	ne
 8013d14:	2001      	movne	r0, #1
 8013d16:	e72b      	b.n	8013b70 <__ieee754_pow+0x220>
 8013d18:	60000000 	.word	0x60000000
 8013d1c:	3ff71547 	.word	0x3ff71547
 8013d20:	f85ddf44 	.word	0xf85ddf44
 8013d24:	3e54ae0b 	.word	0x3e54ae0b
 8013d28:	55555555 	.word	0x55555555
 8013d2c:	3fd55555 	.word	0x3fd55555
 8013d30:	652b82fe 	.word	0x652b82fe
 8013d34:	3ff71547 	.word	0x3ff71547
 8013d38:	00000000 	.word	0x00000000
 8013d3c:	bff00000 	.word	0xbff00000
 8013d40:	3ff00000 	.word	0x3ff00000
 8013d44:	3fd00000 	.word	0x3fd00000
 8013d48:	3fe00000 	.word	0x3fe00000
 8013d4c:	408fffff 	.word	0x408fffff
 8013d50:	4bd5      	ldr	r3, [pc, #852]	; (80140a8 <__ieee754_pow+0x758>)
 8013d52:	402b      	ands	r3, r5
 8013d54:	2200      	movs	r2, #0
 8013d56:	b92b      	cbnz	r3, 8013d64 <__ieee754_pow+0x414>
 8013d58:	4bd4      	ldr	r3, [pc, #848]	; (80140ac <__ieee754_pow+0x75c>)
 8013d5a:	f7ec fc6d 	bl	8000638 <__aeabi_dmul>
 8013d5e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8013d62:	460c      	mov	r4, r1
 8013d64:	1523      	asrs	r3, r4, #20
 8013d66:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013d6a:	4413      	add	r3, r2
 8013d6c:	9305      	str	r3, [sp, #20]
 8013d6e:	4bd0      	ldr	r3, [pc, #832]	; (80140b0 <__ieee754_pow+0x760>)
 8013d70:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8013d74:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8013d78:	429c      	cmp	r4, r3
 8013d7a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8013d7e:	dd08      	ble.n	8013d92 <__ieee754_pow+0x442>
 8013d80:	4bcc      	ldr	r3, [pc, #816]	; (80140b4 <__ieee754_pow+0x764>)
 8013d82:	429c      	cmp	r4, r3
 8013d84:	f340 8162 	ble.w	801404c <__ieee754_pow+0x6fc>
 8013d88:	9b05      	ldr	r3, [sp, #20]
 8013d8a:	3301      	adds	r3, #1
 8013d8c:	9305      	str	r3, [sp, #20]
 8013d8e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8013d92:	2400      	movs	r4, #0
 8013d94:	00e3      	lsls	r3, r4, #3
 8013d96:	9307      	str	r3, [sp, #28]
 8013d98:	4bc7      	ldr	r3, [pc, #796]	; (80140b8 <__ieee754_pow+0x768>)
 8013d9a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013d9e:	ed93 7b00 	vldr	d7, [r3]
 8013da2:	4629      	mov	r1, r5
 8013da4:	ec53 2b17 	vmov	r2, r3, d7
 8013da8:	eeb0 9a47 	vmov.f32	s18, s14
 8013dac:	eef0 9a67 	vmov.f32	s19, s15
 8013db0:	4682      	mov	sl, r0
 8013db2:	f7ec fa89 	bl	80002c8 <__aeabi_dsub>
 8013db6:	4652      	mov	r2, sl
 8013db8:	4606      	mov	r6, r0
 8013dba:	460f      	mov	r7, r1
 8013dbc:	462b      	mov	r3, r5
 8013dbe:	ec51 0b19 	vmov	r0, r1, d9
 8013dc2:	f7ec fa83 	bl	80002cc <__adddf3>
 8013dc6:	4602      	mov	r2, r0
 8013dc8:	460b      	mov	r3, r1
 8013dca:	2000      	movs	r0, #0
 8013dcc:	49bb      	ldr	r1, [pc, #748]	; (80140bc <__ieee754_pow+0x76c>)
 8013dce:	f7ec fd5d 	bl	800088c <__aeabi_ddiv>
 8013dd2:	ec41 0b1a 	vmov	d10, r0, r1
 8013dd6:	4602      	mov	r2, r0
 8013dd8:	460b      	mov	r3, r1
 8013dda:	4630      	mov	r0, r6
 8013ddc:	4639      	mov	r1, r7
 8013dde:	f7ec fc2b 	bl	8000638 <__aeabi_dmul>
 8013de2:	2300      	movs	r3, #0
 8013de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013de8:	9302      	str	r3, [sp, #8]
 8013dea:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8013dee:	46ab      	mov	fp, r5
 8013df0:	106d      	asrs	r5, r5, #1
 8013df2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8013df6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8013dfa:	ec41 0b18 	vmov	d8, r0, r1
 8013dfe:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8013e02:	2200      	movs	r2, #0
 8013e04:	4640      	mov	r0, r8
 8013e06:	4649      	mov	r1, r9
 8013e08:	4614      	mov	r4, r2
 8013e0a:	461d      	mov	r5, r3
 8013e0c:	f7ec fc14 	bl	8000638 <__aeabi_dmul>
 8013e10:	4602      	mov	r2, r0
 8013e12:	460b      	mov	r3, r1
 8013e14:	4630      	mov	r0, r6
 8013e16:	4639      	mov	r1, r7
 8013e18:	f7ec fa56 	bl	80002c8 <__aeabi_dsub>
 8013e1c:	ec53 2b19 	vmov	r2, r3, d9
 8013e20:	4606      	mov	r6, r0
 8013e22:	460f      	mov	r7, r1
 8013e24:	4620      	mov	r0, r4
 8013e26:	4629      	mov	r1, r5
 8013e28:	f7ec fa4e 	bl	80002c8 <__aeabi_dsub>
 8013e2c:	4602      	mov	r2, r0
 8013e2e:	460b      	mov	r3, r1
 8013e30:	4650      	mov	r0, sl
 8013e32:	4659      	mov	r1, fp
 8013e34:	f7ec fa48 	bl	80002c8 <__aeabi_dsub>
 8013e38:	4642      	mov	r2, r8
 8013e3a:	464b      	mov	r3, r9
 8013e3c:	f7ec fbfc 	bl	8000638 <__aeabi_dmul>
 8013e40:	4602      	mov	r2, r0
 8013e42:	460b      	mov	r3, r1
 8013e44:	4630      	mov	r0, r6
 8013e46:	4639      	mov	r1, r7
 8013e48:	f7ec fa3e 	bl	80002c8 <__aeabi_dsub>
 8013e4c:	ec53 2b1a 	vmov	r2, r3, d10
 8013e50:	f7ec fbf2 	bl	8000638 <__aeabi_dmul>
 8013e54:	ec53 2b18 	vmov	r2, r3, d8
 8013e58:	ec41 0b19 	vmov	d9, r0, r1
 8013e5c:	ec51 0b18 	vmov	r0, r1, d8
 8013e60:	f7ec fbea 	bl	8000638 <__aeabi_dmul>
 8013e64:	a37c      	add	r3, pc, #496	; (adr r3, 8014058 <__ieee754_pow+0x708>)
 8013e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e6a:	4604      	mov	r4, r0
 8013e6c:	460d      	mov	r5, r1
 8013e6e:	f7ec fbe3 	bl	8000638 <__aeabi_dmul>
 8013e72:	a37b      	add	r3, pc, #492	; (adr r3, 8014060 <__ieee754_pow+0x710>)
 8013e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e78:	f7ec fa28 	bl	80002cc <__adddf3>
 8013e7c:	4622      	mov	r2, r4
 8013e7e:	462b      	mov	r3, r5
 8013e80:	f7ec fbda 	bl	8000638 <__aeabi_dmul>
 8013e84:	a378      	add	r3, pc, #480	; (adr r3, 8014068 <__ieee754_pow+0x718>)
 8013e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e8a:	f7ec fa1f 	bl	80002cc <__adddf3>
 8013e8e:	4622      	mov	r2, r4
 8013e90:	462b      	mov	r3, r5
 8013e92:	f7ec fbd1 	bl	8000638 <__aeabi_dmul>
 8013e96:	a376      	add	r3, pc, #472	; (adr r3, 8014070 <__ieee754_pow+0x720>)
 8013e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e9c:	f7ec fa16 	bl	80002cc <__adddf3>
 8013ea0:	4622      	mov	r2, r4
 8013ea2:	462b      	mov	r3, r5
 8013ea4:	f7ec fbc8 	bl	8000638 <__aeabi_dmul>
 8013ea8:	a373      	add	r3, pc, #460	; (adr r3, 8014078 <__ieee754_pow+0x728>)
 8013eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eae:	f7ec fa0d 	bl	80002cc <__adddf3>
 8013eb2:	4622      	mov	r2, r4
 8013eb4:	462b      	mov	r3, r5
 8013eb6:	f7ec fbbf 	bl	8000638 <__aeabi_dmul>
 8013eba:	a371      	add	r3, pc, #452	; (adr r3, 8014080 <__ieee754_pow+0x730>)
 8013ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ec0:	f7ec fa04 	bl	80002cc <__adddf3>
 8013ec4:	4622      	mov	r2, r4
 8013ec6:	4606      	mov	r6, r0
 8013ec8:	460f      	mov	r7, r1
 8013eca:	462b      	mov	r3, r5
 8013ecc:	4620      	mov	r0, r4
 8013ece:	4629      	mov	r1, r5
 8013ed0:	f7ec fbb2 	bl	8000638 <__aeabi_dmul>
 8013ed4:	4602      	mov	r2, r0
 8013ed6:	460b      	mov	r3, r1
 8013ed8:	4630      	mov	r0, r6
 8013eda:	4639      	mov	r1, r7
 8013edc:	f7ec fbac 	bl	8000638 <__aeabi_dmul>
 8013ee0:	4642      	mov	r2, r8
 8013ee2:	4604      	mov	r4, r0
 8013ee4:	460d      	mov	r5, r1
 8013ee6:	464b      	mov	r3, r9
 8013ee8:	ec51 0b18 	vmov	r0, r1, d8
 8013eec:	f7ec f9ee 	bl	80002cc <__adddf3>
 8013ef0:	ec53 2b19 	vmov	r2, r3, d9
 8013ef4:	f7ec fba0 	bl	8000638 <__aeabi_dmul>
 8013ef8:	4622      	mov	r2, r4
 8013efa:	462b      	mov	r3, r5
 8013efc:	f7ec f9e6 	bl	80002cc <__adddf3>
 8013f00:	4642      	mov	r2, r8
 8013f02:	4682      	mov	sl, r0
 8013f04:	468b      	mov	fp, r1
 8013f06:	464b      	mov	r3, r9
 8013f08:	4640      	mov	r0, r8
 8013f0a:	4649      	mov	r1, r9
 8013f0c:	f7ec fb94 	bl	8000638 <__aeabi_dmul>
 8013f10:	4b6b      	ldr	r3, [pc, #428]	; (80140c0 <__ieee754_pow+0x770>)
 8013f12:	2200      	movs	r2, #0
 8013f14:	4606      	mov	r6, r0
 8013f16:	460f      	mov	r7, r1
 8013f18:	f7ec f9d8 	bl	80002cc <__adddf3>
 8013f1c:	4652      	mov	r2, sl
 8013f1e:	465b      	mov	r3, fp
 8013f20:	f7ec f9d4 	bl	80002cc <__adddf3>
 8013f24:	2000      	movs	r0, #0
 8013f26:	4604      	mov	r4, r0
 8013f28:	460d      	mov	r5, r1
 8013f2a:	4602      	mov	r2, r0
 8013f2c:	460b      	mov	r3, r1
 8013f2e:	4640      	mov	r0, r8
 8013f30:	4649      	mov	r1, r9
 8013f32:	f7ec fb81 	bl	8000638 <__aeabi_dmul>
 8013f36:	4b62      	ldr	r3, [pc, #392]	; (80140c0 <__ieee754_pow+0x770>)
 8013f38:	4680      	mov	r8, r0
 8013f3a:	4689      	mov	r9, r1
 8013f3c:	2200      	movs	r2, #0
 8013f3e:	4620      	mov	r0, r4
 8013f40:	4629      	mov	r1, r5
 8013f42:	f7ec f9c1 	bl	80002c8 <__aeabi_dsub>
 8013f46:	4632      	mov	r2, r6
 8013f48:	463b      	mov	r3, r7
 8013f4a:	f7ec f9bd 	bl	80002c8 <__aeabi_dsub>
 8013f4e:	4602      	mov	r2, r0
 8013f50:	460b      	mov	r3, r1
 8013f52:	4650      	mov	r0, sl
 8013f54:	4659      	mov	r1, fp
 8013f56:	f7ec f9b7 	bl	80002c8 <__aeabi_dsub>
 8013f5a:	ec53 2b18 	vmov	r2, r3, d8
 8013f5e:	f7ec fb6b 	bl	8000638 <__aeabi_dmul>
 8013f62:	4622      	mov	r2, r4
 8013f64:	4606      	mov	r6, r0
 8013f66:	460f      	mov	r7, r1
 8013f68:	462b      	mov	r3, r5
 8013f6a:	ec51 0b19 	vmov	r0, r1, d9
 8013f6e:	f7ec fb63 	bl	8000638 <__aeabi_dmul>
 8013f72:	4602      	mov	r2, r0
 8013f74:	460b      	mov	r3, r1
 8013f76:	4630      	mov	r0, r6
 8013f78:	4639      	mov	r1, r7
 8013f7a:	f7ec f9a7 	bl	80002cc <__adddf3>
 8013f7e:	4606      	mov	r6, r0
 8013f80:	460f      	mov	r7, r1
 8013f82:	4602      	mov	r2, r0
 8013f84:	460b      	mov	r3, r1
 8013f86:	4640      	mov	r0, r8
 8013f88:	4649      	mov	r1, r9
 8013f8a:	f7ec f99f 	bl	80002cc <__adddf3>
 8013f8e:	a33e      	add	r3, pc, #248	; (adr r3, 8014088 <__ieee754_pow+0x738>)
 8013f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f94:	2000      	movs	r0, #0
 8013f96:	4604      	mov	r4, r0
 8013f98:	460d      	mov	r5, r1
 8013f9a:	f7ec fb4d 	bl	8000638 <__aeabi_dmul>
 8013f9e:	4642      	mov	r2, r8
 8013fa0:	ec41 0b18 	vmov	d8, r0, r1
 8013fa4:	464b      	mov	r3, r9
 8013fa6:	4620      	mov	r0, r4
 8013fa8:	4629      	mov	r1, r5
 8013faa:	f7ec f98d 	bl	80002c8 <__aeabi_dsub>
 8013fae:	4602      	mov	r2, r0
 8013fb0:	460b      	mov	r3, r1
 8013fb2:	4630      	mov	r0, r6
 8013fb4:	4639      	mov	r1, r7
 8013fb6:	f7ec f987 	bl	80002c8 <__aeabi_dsub>
 8013fba:	a335      	add	r3, pc, #212	; (adr r3, 8014090 <__ieee754_pow+0x740>)
 8013fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fc0:	f7ec fb3a 	bl	8000638 <__aeabi_dmul>
 8013fc4:	a334      	add	r3, pc, #208	; (adr r3, 8014098 <__ieee754_pow+0x748>)
 8013fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fca:	4606      	mov	r6, r0
 8013fcc:	460f      	mov	r7, r1
 8013fce:	4620      	mov	r0, r4
 8013fd0:	4629      	mov	r1, r5
 8013fd2:	f7ec fb31 	bl	8000638 <__aeabi_dmul>
 8013fd6:	4602      	mov	r2, r0
 8013fd8:	460b      	mov	r3, r1
 8013fda:	4630      	mov	r0, r6
 8013fdc:	4639      	mov	r1, r7
 8013fde:	f7ec f975 	bl	80002cc <__adddf3>
 8013fe2:	9a07      	ldr	r2, [sp, #28]
 8013fe4:	4b37      	ldr	r3, [pc, #220]	; (80140c4 <__ieee754_pow+0x774>)
 8013fe6:	4413      	add	r3, r2
 8013fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fec:	f7ec f96e 	bl	80002cc <__adddf3>
 8013ff0:	4682      	mov	sl, r0
 8013ff2:	9805      	ldr	r0, [sp, #20]
 8013ff4:	468b      	mov	fp, r1
 8013ff6:	f7ec fab5 	bl	8000564 <__aeabi_i2d>
 8013ffa:	9a07      	ldr	r2, [sp, #28]
 8013ffc:	4b32      	ldr	r3, [pc, #200]	; (80140c8 <__ieee754_pow+0x778>)
 8013ffe:	4413      	add	r3, r2
 8014000:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014004:	4606      	mov	r6, r0
 8014006:	460f      	mov	r7, r1
 8014008:	4652      	mov	r2, sl
 801400a:	465b      	mov	r3, fp
 801400c:	ec51 0b18 	vmov	r0, r1, d8
 8014010:	f7ec f95c 	bl	80002cc <__adddf3>
 8014014:	4642      	mov	r2, r8
 8014016:	464b      	mov	r3, r9
 8014018:	f7ec f958 	bl	80002cc <__adddf3>
 801401c:	4632      	mov	r2, r6
 801401e:	463b      	mov	r3, r7
 8014020:	f7ec f954 	bl	80002cc <__adddf3>
 8014024:	2000      	movs	r0, #0
 8014026:	4632      	mov	r2, r6
 8014028:	463b      	mov	r3, r7
 801402a:	4604      	mov	r4, r0
 801402c:	460d      	mov	r5, r1
 801402e:	f7ec f94b 	bl	80002c8 <__aeabi_dsub>
 8014032:	4642      	mov	r2, r8
 8014034:	464b      	mov	r3, r9
 8014036:	f7ec f947 	bl	80002c8 <__aeabi_dsub>
 801403a:	ec53 2b18 	vmov	r2, r3, d8
 801403e:	f7ec f943 	bl	80002c8 <__aeabi_dsub>
 8014042:	4602      	mov	r2, r0
 8014044:	460b      	mov	r3, r1
 8014046:	4650      	mov	r0, sl
 8014048:	4659      	mov	r1, fp
 801404a:	e610      	b.n	8013c6e <__ieee754_pow+0x31e>
 801404c:	2401      	movs	r4, #1
 801404e:	e6a1      	b.n	8013d94 <__ieee754_pow+0x444>
 8014050:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80140a0 <__ieee754_pow+0x750>
 8014054:	e617      	b.n	8013c86 <__ieee754_pow+0x336>
 8014056:	bf00      	nop
 8014058:	4a454eef 	.word	0x4a454eef
 801405c:	3fca7e28 	.word	0x3fca7e28
 8014060:	93c9db65 	.word	0x93c9db65
 8014064:	3fcd864a 	.word	0x3fcd864a
 8014068:	a91d4101 	.word	0xa91d4101
 801406c:	3fd17460 	.word	0x3fd17460
 8014070:	518f264d 	.word	0x518f264d
 8014074:	3fd55555 	.word	0x3fd55555
 8014078:	db6fabff 	.word	0xdb6fabff
 801407c:	3fdb6db6 	.word	0x3fdb6db6
 8014080:	33333303 	.word	0x33333303
 8014084:	3fe33333 	.word	0x3fe33333
 8014088:	e0000000 	.word	0xe0000000
 801408c:	3feec709 	.word	0x3feec709
 8014090:	dc3a03fd 	.word	0xdc3a03fd
 8014094:	3feec709 	.word	0x3feec709
 8014098:	145b01f5 	.word	0x145b01f5
 801409c:	be3e2fe0 	.word	0xbe3e2fe0
 80140a0:	00000000 	.word	0x00000000
 80140a4:	3ff00000 	.word	0x3ff00000
 80140a8:	7ff00000 	.word	0x7ff00000
 80140ac:	43400000 	.word	0x43400000
 80140b0:	0003988e 	.word	0x0003988e
 80140b4:	000bb679 	.word	0x000bb679
 80140b8:	080184e8 	.word	0x080184e8
 80140bc:	3ff00000 	.word	0x3ff00000
 80140c0:	40080000 	.word	0x40080000
 80140c4:	08018508 	.word	0x08018508
 80140c8:	080184f8 	.word	0x080184f8
 80140cc:	a3b5      	add	r3, pc, #724	; (adr r3, 80143a4 <__ieee754_pow+0xa54>)
 80140ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140d2:	4640      	mov	r0, r8
 80140d4:	4649      	mov	r1, r9
 80140d6:	f7ec f8f9 	bl	80002cc <__adddf3>
 80140da:	4622      	mov	r2, r4
 80140dc:	ec41 0b1a 	vmov	d10, r0, r1
 80140e0:	462b      	mov	r3, r5
 80140e2:	4630      	mov	r0, r6
 80140e4:	4639      	mov	r1, r7
 80140e6:	f7ec f8ef 	bl	80002c8 <__aeabi_dsub>
 80140ea:	4602      	mov	r2, r0
 80140ec:	460b      	mov	r3, r1
 80140ee:	ec51 0b1a 	vmov	r0, r1, d10
 80140f2:	f7ec fd31 	bl	8000b58 <__aeabi_dcmpgt>
 80140f6:	2800      	cmp	r0, #0
 80140f8:	f47f ae04 	bne.w	8013d04 <__ieee754_pow+0x3b4>
 80140fc:	4aa4      	ldr	r2, [pc, #656]	; (8014390 <__ieee754_pow+0xa40>)
 80140fe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014102:	4293      	cmp	r3, r2
 8014104:	f340 8108 	ble.w	8014318 <__ieee754_pow+0x9c8>
 8014108:	151b      	asrs	r3, r3, #20
 801410a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801410e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8014112:	fa4a f303 	asr.w	r3, sl, r3
 8014116:	445b      	add	r3, fp
 8014118:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801411c:	4e9d      	ldr	r6, [pc, #628]	; (8014394 <__ieee754_pow+0xa44>)
 801411e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8014122:	4116      	asrs	r6, r2
 8014124:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8014128:	2000      	movs	r0, #0
 801412a:	ea23 0106 	bic.w	r1, r3, r6
 801412e:	f1c2 0214 	rsb	r2, r2, #20
 8014132:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8014136:	fa4a fa02 	asr.w	sl, sl, r2
 801413a:	f1bb 0f00 	cmp.w	fp, #0
 801413e:	4602      	mov	r2, r0
 8014140:	460b      	mov	r3, r1
 8014142:	4620      	mov	r0, r4
 8014144:	4629      	mov	r1, r5
 8014146:	bfb8      	it	lt
 8014148:	f1ca 0a00 	rsblt	sl, sl, #0
 801414c:	f7ec f8bc 	bl	80002c8 <__aeabi_dsub>
 8014150:	ec41 0b19 	vmov	d9, r0, r1
 8014154:	4642      	mov	r2, r8
 8014156:	464b      	mov	r3, r9
 8014158:	ec51 0b19 	vmov	r0, r1, d9
 801415c:	f7ec f8b6 	bl	80002cc <__adddf3>
 8014160:	a37b      	add	r3, pc, #492	; (adr r3, 8014350 <__ieee754_pow+0xa00>)
 8014162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014166:	2000      	movs	r0, #0
 8014168:	4604      	mov	r4, r0
 801416a:	460d      	mov	r5, r1
 801416c:	f7ec fa64 	bl	8000638 <__aeabi_dmul>
 8014170:	ec53 2b19 	vmov	r2, r3, d9
 8014174:	4606      	mov	r6, r0
 8014176:	460f      	mov	r7, r1
 8014178:	4620      	mov	r0, r4
 801417a:	4629      	mov	r1, r5
 801417c:	f7ec f8a4 	bl	80002c8 <__aeabi_dsub>
 8014180:	4602      	mov	r2, r0
 8014182:	460b      	mov	r3, r1
 8014184:	4640      	mov	r0, r8
 8014186:	4649      	mov	r1, r9
 8014188:	f7ec f89e 	bl	80002c8 <__aeabi_dsub>
 801418c:	a372      	add	r3, pc, #456	; (adr r3, 8014358 <__ieee754_pow+0xa08>)
 801418e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014192:	f7ec fa51 	bl	8000638 <__aeabi_dmul>
 8014196:	a372      	add	r3, pc, #456	; (adr r3, 8014360 <__ieee754_pow+0xa10>)
 8014198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801419c:	4680      	mov	r8, r0
 801419e:	4689      	mov	r9, r1
 80141a0:	4620      	mov	r0, r4
 80141a2:	4629      	mov	r1, r5
 80141a4:	f7ec fa48 	bl	8000638 <__aeabi_dmul>
 80141a8:	4602      	mov	r2, r0
 80141aa:	460b      	mov	r3, r1
 80141ac:	4640      	mov	r0, r8
 80141ae:	4649      	mov	r1, r9
 80141b0:	f7ec f88c 	bl	80002cc <__adddf3>
 80141b4:	4604      	mov	r4, r0
 80141b6:	460d      	mov	r5, r1
 80141b8:	4602      	mov	r2, r0
 80141ba:	460b      	mov	r3, r1
 80141bc:	4630      	mov	r0, r6
 80141be:	4639      	mov	r1, r7
 80141c0:	f7ec f884 	bl	80002cc <__adddf3>
 80141c4:	4632      	mov	r2, r6
 80141c6:	463b      	mov	r3, r7
 80141c8:	4680      	mov	r8, r0
 80141ca:	4689      	mov	r9, r1
 80141cc:	f7ec f87c 	bl	80002c8 <__aeabi_dsub>
 80141d0:	4602      	mov	r2, r0
 80141d2:	460b      	mov	r3, r1
 80141d4:	4620      	mov	r0, r4
 80141d6:	4629      	mov	r1, r5
 80141d8:	f7ec f876 	bl	80002c8 <__aeabi_dsub>
 80141dc:	4642      	mov	r2, r8
 80141de:	4606      	mov	r6, r0
 80141e0:	460f      	mov	r7, r1
 80141e2:	464b      	mov	r3, r9
 80141e4:	4640      	mov	r0, r8
 80141e6:	4649      	mov	r1, r9
 80141e8:	f7ec fa26 	bl	8000638 <__aeabi_dmul>
 80141ec:	a35e      	add	r3, pc, #376	; (adr r3, 8014368 <__ieee754_pow+0xa18>)
 80141ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141f2:	4604      	mov	r4, r0
 80141f4:	460d      	mov	r5, r1
 80141f6:	f7ec fa1f 	bl	8000638 <__aeabi_dmul>
 80141fa:	a35d      	add	r3, pc, #372	; (adr r3, 8014370 <__ieee754_pow+0xa20>)
 80141fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014200:	f7ec f862 	bl	80002c8 <__aeabi_dsub>
 8014204:	4622      	mov	r2, r4
 8014206:	462b      	mov	r3, r5
 8014208:	f7ec fa16 	bl	8000638 <__aeabi_dmul>
 801420c:	a35a      	add	r3, pc, #360	; (adr r3, 8014378 <__ieee754_pow+0xa28>)
 801420e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014212:	f7ec f85b 	bl	80002cc <__adddf3>
 8014216:	4622      	mov	r2, r4
 8014218:	462b      	mov	r3, r5
 801421a:	f7ec fa0d 	bl	8000638 <__aeabi_dmul>
 801421e:	a358      	add	r3, pc, #352	; (adr r3, 8014380 <__ieee754_pow+0xa30>)
 8014220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014224:	f7ec f850 	bl	80002c8 <__aeabi_dsub>
 8014228:	4622      	mov	r2, r4
 801422a:	462b      	mov	r3, r5
 801422c:	f7ec fa04 	bl	8000638 <__aeabi_dmul>
 8014230:	a355      	add	r3, pc, #340	; (adr r3, 8014388 <__ieee754_pow+0xa38>)
 8014232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014236:	f7ec f849 	bl	80002cc <__adddf3>
 801423a:	4622      	mov	r2, r4
 801423c:	462b      	mov	r3, r5
 801423e:	f7ec f9fb 	bl	8000638 <__aeabi_dmul>
 8014242:	4602      	mov	r2, r0
 8014244:	460b      	mov	r3, r1
 8014246:	4640      	mov	r0, r8
 8014248:	4649      	mov	r1, r9
 801424a:	f7ec f83d 	bl	80002c8 <__aeabi_dsub>
 801424e:	4604      	mov	r4, r0
 8014250:	460d      	mov	r5, r1
 8014252:	4602      	mov	r2, r0
 8014254:	460b      	mov	r3, r1
 8014256:	4640      	mov	r0, r8
 8014258:	4649      	mov	r1, r9
 801425a:	f7ec f9ed 	bl	8000638 <__aeabi_dmul>
 801425e:	2200      	movs	r2, #0
 8014260:	ec41 0b19 	vmov	d9, r0, r1
 8014264:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014268:	4620      	mov	r0, r4
 801426a:	4629      	mov	r1, r5
 801426c:	f7ec f82c 	bl	80002c8 <__aeabi_dsub>
 8014270:	4602      	mov	r2, r0
 8014272:	460b      	mov	r3, r1
 8014274:	ec51 0b19 	vmov	r0, r1, d9
 8014278:	f7ec fb08 	bl	800088c <__aeabi_ddiv>
 801427c:	4632      	mov	r2, r6
 801427e:	4604      	mov	r4, r0
 8014280:	460d      	mov	r5, r1
 8014282:	463b      	mov	r3, r7
 8014284:	4640      	mov	r0, r8
 8014286:	4649      	mov	r1, r9
 8014288:	f7ec f9d6 	bl	8000638 <__aeabi_dmul>
 801428c:	4632      	mov	r2, r6
 801428e:	463b      	mov	r3, r7
 8014290:	f7ec f81c 	bl	80002cc <__adddf3>
 8014294:	4602      	mov	r2, r0
 8014296:	460b      	mov	r3, r1
 8014298:	4620      	mov	r0, r4
 801429a:	4629      	mov	r1, r5
 801429c:	f7ec f814 	bl	80002c8 <__aeabi_dsub>
 80142a0:	4642      	mov	r2, r8
 80142a2:	464b      	mov	r3, r9
 80142a4:	f7ec f810 	bl	80002c8 <__aeabi_dsub>
 80142a8:	460b      	mov	r3, r1
 80142aa:	4602      	mov	r2, r0
 80142ac:	493a      	ldr	r1, [pc, #232]	; (8014398 <__ieee754_pow+0xa48>)
 80142ae:	2000      	movs	r0, #0
 80142b0:	f7ec f80a 	bl	80002c8 <__aeabi_dsub>
 80142b4:	ec41 0b10 	vmov	d0, r0, r1
 80142b8:	ee10 3a90 	vmov	r3, s1
 80142bc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80142c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80142c4:	da2b      	bge.n	801431e <__ieee754_pow+0x9ce>
 80142c6:	4650      	mov	r0, sl
 80142c8:	f002 fbb6 	bl	8016a38 <scalbn>
 80142cc:	ec51 0b10 	vmov	r0, r1, d0
 80142d0:	ec53 2b18 	vmov	r2, r3, d8
 80142d4:	f7ff bbed 	b.w	8013ab2 <__ieee754_pow+0x162>
 80142d8:	4b30      	ldr	r3, [pc, #192]	; (801439c <__ieee754_pow+0xa4c>)
 80142da:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80142de:	429e      	cmp	r6, r3
 80142e0:	f77f af0c 	ble.w	80140fc <__ieee754_pow+0x7ac>
 80142e4:	4b2e      	ldr	r3, [pc, #184]	; (80143a0 <__ieee754_pow+0xa50>)
 80142e6:	440b      	add	r3, r1
 80142e8:	4303      	orrs	r3, r0
 80142ea:	d009      	beq.n	8014300 <__ieee754_pow+0x9b0>
 80142ec:	ec51 0b18 	vmov	r0, r1, d8
 80142f0:	2200      	movs	r2, #0
 80142f2:	2300      	movs	r3, #0
 80142f4:	f7ec fc12 	bl	8000b1c <__aeabi_dcmplt>
 80142f8:	3800      	subs	r0, #0
 80142fa:	bf18      	it	ne
 80142fc:	2001      	movne	r0, #1
 80142fe:	e447      	b.n	8013b90 <__ieee754_pow+0x240>
 8014300:	4622      	mov	r2, r4
 8014302:	462b      	mov	r3, r5
 8014304:	f7eb ffe0 	bl	80002c8 <__aeabi_dsub>
 8014308:	4642      	mov	r2, r8
 801430a:	464b      	mov	r3, r9
 801430c:	f7ec fc1a 	bl	8000b44 <__aeabi_dcmpge>
 8014310:	2800      	cmp	r0, #0
 8014312:	f43f aef3 	beq.w	80140fc <__ieee754_pow+0x7ac>
 8014316:	e7e9      	b.n	80142ec <__ieee754_pow+0x99c>
 8014318:	f04f 0a00 	mov.w	sl, #0
 801431c:	e71a      	b.n	8014154 <__ieee754_pow+0x804>
 801431e:	ec51 0b10 	vmov	r0, r1, d0
 8014322:	4619      	mov	r1, r3
 8014324:	e7d4      	b.n	80142d0 <__ieee754_pow+0x980>
 8014326:	491c      	ldr	r1, [pc, #112]	; (8014398 <__ieee754_pow+0xa48>)
 8014328:	2000      	movs	r0, #0
 801432a:	f7ff bb30 	b.w	801398e <__ieee754_pow+0x3e>
 801432e:	2000      	movs	r0, #0
 8014330:	2100      	movs	r1, #0
 8014332:	f7ff bb2c 	b.w	801398e <__ieee754_pow+0x3e>
 8014336:	4630      	mov	r0, r6
 8014338:	4639      	mov	r1, r7
 801433a:	f7ff bb28 	b.w	801398e <__ieee754_pow+0x3e>
 801433e:	9204      	str	r2, [sp, #16]
 8014340:	f7ff bb7a 	b.w	8013a38 <__ieee754_pow+0xe8>
 8014344:	2300      	movs	r3, #0
 8014346:	f7ff bb64 	b.w	8013a12 <__ieee754_pow+0xc2>
 801434a:	bf00      	nop
 801434c:	f3af 8000 	nop.w
 8014350:	00000000 	.word	0x00000000
 8014354:	3fe62e43 	.word	0x3fe62e43
 8014358:	fefa39ef 	.word	0xfefa39ef
 801435c:	3fe62e42 	.word	0x3fe62e42
 8014360:	0ca86c39 	.word	0x0ca86c39
 8014364:	be205c61 	.word	0xbe205c61
 8014368:	72bea4d0 	.word	0x72bea4d0
 801436c:	3e663769 	.word	0x3e663769
 8014370:	c5d26bf1 	.word	0xc5d26bf1
 8014374:	3ebbbd41 	.word	0x3ebbbd41
 8014378:	af25de2c 	.word	0xaf25de2c
 801437c:	3f11566a 	.word	0x3f11566a
 8014380:	16bebd93 	.word	0x16bebd93
 8014384:	3f66c16c 	.word	0x3f66c16c
 8014388:	5555553e 	.word	0x5555553e
 801438c:	3fc55555 	.word	0x3fc55555
 8014390:	3fe00000 	.word	0x3fe00000
 8014394:	000fffff 	.word	0x000fffff
 8014398:	3ff00000 	.word	0x3ff00000
 801439c:	4090cbff 	.word	0x4090cbff
 80143a0:	3f6f3400 	.word	0x3f6f3400
 80143a4:	652b82fe 	.word	0x652b82fe
 80143a8:	3c971547 	.word	0x3c971547
 80143ac:	00000000 	.word	0x00000000

080143b0 <__ieee754_rem_pio2>:
 80143b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143b4:	ed2d 8b02 	vpush	{d8}
 80143b8:	ec55 4b10 	vmov	r4, r5, d0
 80143bc:	4bca      	ldr	r3, [pc, #808]	; (80146e8 <__ieee754_rem_pio2+0x338>)
 80143be:	b08b      	sub	sp, #44	; 0x2c
 80143c0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80143c4:	4598      	cmp	r8, r3
 80143c6:	4682      	mov	sl, r0
 80143c8:	9502      	str	r5, [sp, #8]
 80143ca:	dc08      	bgt.n	80143de <__ieee754_rem_pio2+0x2e>
 80143cc:	2200      	movs	r2, #0
 80143ce:	2300      	movs	r3, #0
 80143d0:	ed80 0b00 	vstr	d0, [r0]
 80143d4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80143d8:	f04f 0b00 	mov.w	fp, #0
 80143dc:	e028      	b.n	8014430 <__ieee754_rem_pio2+0x80>
 80143de:	4bc3      	ldr	r3, [pc, #780]	; (80146ec <__ieee754_rem_pio2+0x33c>)
 80143e0:	4598      	cmp	r8, r3
 80143e2:	dc78      	bgt.n	80144d6 <__ieee754_rem_pio2+0x126>
 80143e4:	9b02      	ldr	r3, [sp, #8]
 80143e6:	4ec2      	ldr	r6, [pc, #776]	; (80146f0 <__ieee754_rem_pio2+0x340>)
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	ee10 0a10 	vmov	r0, s0
 80143ee:	a3b0      	add	r3, pc, #704	; (adr r3, 80146b0 <__ieee754_rem_pio2+0x300>)
 80143f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143f4:	4629      	mov	r1, r5
 80143f6:	dd39      	ble.n	801446c <__ieee754_rem_pio2+0xbc>
 80143f8:	f7eb ff66 	bl	80002c8 <__aeabi_dsub>
 80143fc:	45b0      	cmp	r8, r6
 80143fe:	4604      	mov	r4, r0
 8014400:	460d      	mov	r5, r1
 8014402:	d01b      	beq.n	801443c <__ieee754_rem_pio2+0x8c>
 8014404:	a3ac      	add	r3, pc, #688	; (adr r3, 80146b8 <__ieee754_rem_pio2+0x308>)
 8014406:	e9d3 2300 	ldrd	r2, r3, [r3]
 801440a:	f7eb ff5d 	bl	80002c8 <__aeabi_dsub>
 801440e:	4602      	mov	r2, r0
 8014410:	460b      	mov	r3, r1
 8014412:	e9ca 2300 	strd	r2, r3, [sl]
 8014416:	4620      	mov	r0, r4
 8014418:	4629      	mov	r1, r5
 801441a:	f7eb ff55 	bl	80002c8 <__aeabi_dsub>
 801441e:	a3a6      	add	r3, pc, #664	; (adr r3, 80146b8 <__ieee754_rem_pio2+0x308>)
 8014420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014424:	f7eb ff50 	bl	80002c8 <__aeabi_dsub>
 8014428:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801442c:	f04f 0b01 	mov.w	fp, #1
 8014430:	4658      	mov	r0, fp
 8014432:	b00b      	add	sp, #44	; 0x2c
 8014434:	ecbd 8b02 	vpop	{d8}
 8014438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801443c:	a3a0      	add	r3, pc, #640	; (adr r3, 80146c0 <__ieee754_rem_pio2+0x310>)
 801443e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014442:	f7eb ff41 	bl	80002c8 <__aeabi_dsub>
 8014446:	a3a0      	add	r3, pc, #640	; (adr r3, 80146c8 <__ieee754_rem_pio2+0x318>)
 8014448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801444c:	4604      	mov	r4, r0
 801444e:	460d      	mov	r5, r1
 8014450:	f7eb ff3a 	bl	80002c8 <__aeabi_dsub>
 8014454:	4602      	mov	r2, r0
 8014456:	460b      	mov	r3, r1
 8014458:	e9ca 2300 	strd	r2, r3, [sl]
 801445c:	4620      	mov	r0, r4
 801445e:	4629      	mov	r1, r5
 8014460:	f7eb ff32 	bl	80002c8 <__aeabi_dsub>
 8014464:	a398      	add	r3, pc, #608	; (adr r3, 80146c8 <__ieee754_rem_pio2+0x318>)
 8014466:	e9d3 2300 	ldrd	r2, r3, [r3]
 801446a:	e7db      	b.n	8014424 <__ieee754_rem_pio2+0x74>
 801446c:	f7eb ff2e 	bl	80002cc <__adddf3>
 8014470:	45b0      	cmp	r8, r6
 8014472:	4604      	mov	r4, r0
 8014474:	460d      	mov	r5, r1
 8014476:	d016      	beq.n	80144a6 <__ieee754_rem_pio2+0xf6>
 8014478:	a38f      	add	r3, pc, #572	; (adr r3, 80146b8 <__ieee754_rem_pio2+0x308>)
 801447a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801447e:	f7eb ff25 	bl	80002cc <__adddf3>
 8014482:	4602      	mov	r2, r0
 8014484:	460b      	mov	r3, r1
 8014486:	e9ca 2300 	strd	r2, r3, [sl]
 801448a:	4620      	mov	r0, r4
 801448c:	4629      	mov	r1, r5
 801448e:	f7eb ff1b 	bl	80002c8 <__aeabi_dsub>
 8014492:	a389      	add	r3, pc, #548	; (adr r3, 80146b8 <__ieee754_rem_pio2+0x308>)
 8014494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014498:	f7eb ff18 	bl	80002cc <__adddf3>
 801449c:	f04f 3bff 	mov.w	fp, #4294967295
 80144a0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80144a4:	e7c4      	b.n	8014430 <__ieee754_rem_pio2+0x80>
 80144a6:	a386      	add	r3, pc, #536	; (adr r3, 80146c0 <__ieee754_rem_pio2+0x310>)
 80144a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144ac:	f7eb ff0e 	bl	80002cc <__adddf3>
 80144b0:	a385      	add	r3, pc, #532	; (adr r3, 80146c8 <__ieee754_rem_pio2+0x318>)
 80144b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144b6:	4604      	mov	r4, r0
 80144b8:	460d      	mov	r5, r1
 80144ba:	f7eb ff07 	bl	80002cc <__adddf3>
 80144be:	4602      	mov	r2, r0
 80144c0:	460b      	mov	r3, r1
 80144c2:	e9ca 2300 	strd	r2, r3, [sl]
 80144c6:	4620      	mov	r0, r4
 80144c8:	4629      	mov	r1, r5
 80144ca:	f7eb fefd 	bl	80002c8 <__aeabi_dsub>
 80144ce:	a37e      	add	r3, pc, #504	; (adr r3, 80146c8 <__ieee754_rem_pio2+0x318>)
 80144d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144d4:	e7e0      	b.n	8014498 <__ieee754_rem_pio2+0xe8>
 80144d6:	4b87      	ldr	r3, [pc, #540]	; (80146f4 <__ieee754_rem_pio2+0x344>)
 80144d8:	4598      	cmp	r8, r3
 80144da:	f300 80d9 	bgt.w	8014690 <__ieee754_rem_pio2+0x2e0>
 80144de:	f7fe fef7 	bl	80132d0 <fabs>
 80144e2:	ec55 4b10 	vmov	r4, r5, d0
 80144e6:	ee10 0a10 	vmov	r0, s0
 80144ea:	a379      	add	r3, pc, #484	; (adr r3, 80146d0 <__ieee754_rem_pio2+0x320>)
 80144ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144f0:	4629      	mov	r1, r5
 80144f2:	f7ec f8a1 	bl	8000638 <__aeabi_dmul>
 80144f6:	4b80      	ldr	r3, [pc, #512]	; (80146f8 <__ieee754_rem_pio2+0x348>)
 80144f8:	2200      	movs	r2, #0
 80144fa:	f7eb fee7 	bl	80002cc <__adddf3>
 80144fe:	f7ec fb4b 	bl	8000b98 <__aeabi_d2iz>
 8014502:	4683      	mov	fp, r0
 8014504:	f7ec f82e 	bl	8000564 <__aeabi_i2d>
 8014508:	4602      	mov	r2, r0
 801450a:	460b      	mov	r3, r1
 801450c:	ec43 2b18 	vmov	d8, r2, r3
 8014510:	a367      	add	r3, pc, #412	; (adr r3, 80146b0 <__ieee754_rem_pio2+0x300>)
 8014512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014516:	f7ec f88f 	bl	8000638 <__aeabi_dmul>
 801451a:	4602      	mov	r2, r0
 801451c:	460b      	mov	r3, r1
 801451e:	4620      	mov	r0, r4
 8014520:	4629      	mov	r1, r5
 8014522:	f7eb fed1 	bl	80002c8 <__aeabi_dsub>
 8014526:	a364      	add	r3, pc, #400	; (adr r3, 80146b8 <__ieee754_rem_pio2+0x308>)
 8014528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801452c:	4606      	mov	r6, r0
 801452e:	460f      	mov	r7, r1
 8014530:	ec51 0b18 	vmov	r0, r1, d8
 8014534:	f7ec f880 	bl	8000638 <__aeabi_dmul>
 8014538:	f1bb 0f1f 	cmp.w	fp, #31
 801453c:	4604      	mov	r4, r0
 801453e:	460d      	mov	r5, r1
 8014540:	dc0d      	bgt.n	801455e <__ieee754_rem_pio2+0x1ae>
 8014542:	4b6e      	ldr	r3, [pc, #440]	; (80146fc <__ieee754_rem_pio2+0x34c>)
 8014544:	f10b 32ff 	add.w	r2, fp, #4294967295
 8014548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801454c:	4543      	cmp	r3, r8
 801454e:	d006      	beq.n	801455e <__ieee754_rem_pio2+0x1ae>
 8014550:	4622      	mov	r2, r4
 8014552:	462b      	mov	r3, r5
 8014554:	4630      	mov	r0, r6
 8014556:	4639      	mov	r1, r7
 8014558:	f7eb feb6 	bl	80002c8 <__aeabi_dsub>
 801455c:	e00f      	b.n	801457e <__ieee754_rem_pio2+0x1ce>
 801455e:	462b      	mov	r3, r5
 8014560:	4622      	mov	r2, r4
 8014562:	4630      	mov	r0, r6
 8014564:	4639      	mov	r1, r7
 8014566:	f7eb feaf 	bl	80002c8 <__aeabi_dsub>
 801456a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801456e:	9303      	str	r3, [sp, #12]
 8014570:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014574:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8014578:	f1b8 0f10 	cmp.w	r8, #16
 801457c:	dc02      	bgt.n	8014584 <__ieee754_rem_pio2+0x1d4>
 801457e:	e9ca 0100 	strd	r0, r1, [sl]
 8014582:	e039      	b.n	80145f8 <__ieee754_rem_pio2+0x248>
 8014584:	a34e      	add	r3, pc, #312	; (adr r3, 80146c0 <__ieee754_rem_pio2+0x310>)
 8014586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801458a:	ec51 0b18 	vmov	r0, r1, d8
 801458e:	f7ec f853 	bl	8000638 <__aeabi_dmul>
 8014592:	4604      	mov	r4, r0
 8014594:	460d      	mov	r5, r1
 8014596:	4602      	mov	r2, r0
 8014598:	460b      	mov	r3, r1
 801459a:	4630      	mov	r0, r6
 801459c:	4639      	mov	r1, r7
 801459e:	f7eb fe93 	bl	80002c8 <__aeabi_dsub>
 80145a2:	4602      	mov	r2, r0
 80145a4:	460b      	mov	r3, r1
 80145a6:	4680      	mov	r8, r0
 80145a8:	4689      	mov	r9, r1
 80145aa:	4630      	mov	r0, r6
 80145ac:	4639      	mov	r1, r7
 80145ae:	f7eb fe8b 	bl	80002c8 <__aeabi_dsub>
 80145b2:	4622      	mov	r2, r4
 80145b4:	462b      	mov	r3, r5
 80145b6:	f7eb fe87 	bl	80002c8 <__aeabi_dsub>
 80145ba:	a343      	add	r3, pc, #268	; (adr r3, 80146c8 <__ieee754_rem_pio2+0x318>)
 80145bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145c0:	4604      	mov	r4, r0
 80145c2:	460d      	mov	r5, r1
 80145c4:	ec51 0b18 	vmov	r0, r1, d8
 80145c8:	f7ec f836 	bl	8000638 <__aeabi_dmul>
 80145cc:	4622      	mov	r2, r4
 80145ce:	462b      	mov	r3, r5
 80145d0:	f7eb fe7a 	bl	80002c8 <__aeabi_dsub>
 80145d4:	4602      	mov	r2, r0
 80145d6:	460b      	mov	r3, r1
 80145d8:	4604      	mov	r4, r0
 80145da:	460d      	mov	r5, r1
 80145dc:	4640      	mov	r0, r8
 80145de:	4649      	mov	r1, r9
 80145e0:	f7eb fe72 	bl	80002c8 <__aeabi_dsub>
 80145e4:	9a03      	ldr	r2, [sp, #12]
 80145e6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80145ea:	1ad3      	subs	r3, r2, r3
 80145ec:	2b31      	cmp	r3, #49	; 0x31
 80145ee:	dc24      	bgt.n	801463a <__ieee754_rem_pio2+0x28a>
 80145f0:	e9ca 0100 	strd	r0, r1, [sl]
 80145f4:	4646      	mov	r6, r8
 80145f6:	464f      	mov	r7, r9
 80145f8:	e9da 8900 	ldrd	r8, r9, [sl]
 80145fc:	4630      	mov	r0, r6
 80145fe:	4642      	mov	r2, r8
 8014600:	464b      	mov	r3, r9
 8014602:	4639      	mov	r1, r7
 8014604:	f7eb fe60 	bl	80002c8 <__aeabi_dsub>
 8014608:	462b      	mov	r3, r5
 801460a:	4622      	mov	r2, r4
 801460c:	f7eb fe5c 	bl	80002c8 <__aeabi_dsub>
 8014610:	9b02      	ldr	r3, [sp, #8]
 8014612:	2b00      	cmp	r3, #0
 8014614:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014618:	f6bf af0a 	bge.w	8014430 <__ieee754_rem_pio2+0x80>
 801461c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014620:	f8ca 3004 	str.w	r3, [sl, #4]
 8014624:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014628:	f8ca 8000 	str.w	r8, [sl]
 801462c:	f8ca 0008 	str.w	r0, [sl, #8]
 8014630:	f8ca 300c 	str.w	r3, [sl, #12]
 8014634:	f1cb 0b00 	rsb	fp, fp, #0
 8014638:	e6fa      	b.n	8014430 <__ieee754_rem_pio2+0x80>
 801463a:	a327      	add	r3, pc, #156	; (adr r3, 80146d8 <__ieee754_rem_pio2+0x328>)
 801463c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014640:	ec51 0b18 	vmov	r0, r1, d8
 8014644:	f7eb fff8 	bl	8000638 <__aeabi_dmul>
 8014648:	4604      	mov	r4, r0
 801464a:	460d      	mov	r5, r1
 801464c:	4602      	mov	r2, r0
 801464e:	460b      	mov	r3, r1
 8014650:	4640      	mov	r0, r8
 8014652:	4649      	mov	r1, r9
 8014654:	f7eb fe38 	bl	80002c8 <__aeabi_dsub>
 8014658:	4602      	mov	r2, r0
 801465a:	460b      	mov	r3, r1
 801465c:	4606      	mov	r6, r0
 801465e:	460f      	mov	r7, r1
 8014660:	4640      	mov	r0, r8
 8014662:	4649      	mov	r1, r9
 8014664:	f7eb fe30 	bl	80002c8 <__aeabi_dsub>
 8014668:	4622      	mov	r2, r4
 801466a:	462b      	mov	r3, r5
 801466c:	f7eb fe2c 	bl	80002c8 <__aeabi_dsub>
 8014670:	a31b      	add	r3, pc, #108	; (adr r3, 80146e0 <__ieee754_rem_pio2+0x330>)
 8014672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014676:	4604      	mov	r4, r0
 8014678:	460d      	mov	r5, r1
 801467a:	ec51 0b18 	vmov	r0, r1, d8
 801467e:	f7eb ffdb 	bl	8000638 <__aeabi_dmul>
 8014682:	4622      	mov	r2, r4
 8014684:	462b      	mov	r3, r5
 8014686:	f7eb fe1f 	bl	80002c8 <__aeabi_dsub>
 801468a:	4604      	mov	r4, r0
 801468c:	460d      	mov	r5, r1
 801468e:	e75f      	b.n	8014550 <__ieee754_rem_pio2+0x1a0>
 8014690:	4b1b      	ldr	r3, [pc, #108]	; (8014700 <__ieee754_rem_pio2+0x350>)
 8014692:	4598      	cmp	r8, r3
 8014694:	dd36      	ble.n	8014704 <__ieee754_rem_pio2+0x354>
 8014696:	ee10 2a10 	vmov	r2, s0
 801469a:	462b      	mov	r3, r5
 801469c:	4620      	mov	r0, r4
 801469e:	4629      	mov	r1, r5
 80146a0:	f7eb fe12 	bl	80002c8 <__aeabi_dsub>
 80146a4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80146a8:	e9ca 0100 	strd	r0, r1, [sl]
 80146ac:	e694      	b.n	80143d8 <__ieee754_rem_pio2+0x28>
 80146ae:	bf00      	nop
 80146b0:	54400000 	.word	0x54400000
 80146b4:	3ff921fb 	.word	0x3ff921fb
 80146b8:	1a626331 	.word	0x1a626331
 80146bc:	3dd0b461 	.word	0x3dd0b461
 80146c0:	1a600000 	.word	0x1a600000
 80146c4:	3dd0b461 	.word	0x3dd0b461
 80146c8:	2e037073 	.word	0x2e037073
 80146cc:	3ba3198a 	.word	0x3ba3198a
 80146d0:	6dc9c883 	.word	0x6dc9c883
 80146d4:	3fe45f30 	.word	0x3fe45f30
 80146d8:	2e000000 	.word	0x2e000000
 80146dc:	3ba3198a 	.word	0x3ba3198a
 80146e0:	252049c1 	.word	0x252049c1
 80146e4:	397b839a 	.word	0x397b839a
 80146e8:	3fe921fb 	.word	0x3fe921fb
 80146ec:	4002d97b 	.word	0x4002d97b
 80146f0:	3ff921fb 	.word	0x3ff921fb
 80146f4:	413921fb 	.word	0x413921fb
 80146f8:	3fe00000 	.word	0x3fe00000
 80146fc:	08018518 	.word	0x08018518
 8014700:	7fefffff 	.word	0x7fefffff
 8014704:	ea4f 5428 	mov.w	r4, r8, asr #20
 8014708:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 801470c:	ee10 0a10 	vmov	r0, s0
 8014710:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8014714:	ee10 6a10 	vmov	r6, s0
 8014718:	460f      	mov	r7, r1
 801471a:	f7ec fa3d 	bl	8000b98 <__aeabi_d2iz>
 801471e:	f7eb ff21 	bl	8000564 <__aeabi_i2d>
 8014722:	4602      	mov	r2, r0
 8014724:	460b      	mov	r3, r1
 8014726:	4630      	mov	r0, r6
 8014728:	4639      	mov	r1, r7
 801472a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801472e:	f7eb fdcb 	bl	80002c8 <__aeabi_dsub>
 8014732:	4b23      	ldr	r3, [pc, #140]	; (80147c0 <__ieee754_rem_pio2+0x410>)
 8014734:	2200      	movs	r2, #0
 8014736:	f7eb ff7f 	bl	8000638 <__aeabi_dmul>
 801473a:	460f      	mov	r7, r1
 801473c:	4606      	mov	r6, r0
 801473e:	f7ec fa2b 	bl	8000b98 <__aeabi_d2iz>
 8014742:	f7eb ff0f 	bl	8000564 <__aeabi_i2d>
 8014746:	4602      	mov	r2, r0
 8014748:	460b      	mov	r3, r1
 801474a:	4630      	mov	r0, r6
 801474c:	4639      	mov	r1, r7
 801474e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014752:	f7eb fdb9 	bl	80002c8 <__aeabi_dsub>
 8014756:	4b1a      	ldr	r3, [pc, #104]	; (80147c0 <__ieee754_rem_pio2+0x410>)
 8014758:	2200      	movs	r2, #0
 801475a:	f7eb ff6d 	bl	8000638 <__aeabi_dmul>
 801475e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014762:	ad04      	add	r5, sp, #16
 8014764:	f04f 0803 	mov.w	r8, #3
 8014768:	46a9      	mov	r9, r5
 801476a:	2600      	movs	r6, #0
 801476c:	2700      	movs	r7, #0
 801476e:	4632      	mov	r2, r6
 8014770:	463b      	mov	r3, r7
 8014772:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8014776:	46c3      	mov	fp, r8
 8014778:	3d08      	subs	r5, #8
 801477a:	f108 38ff 	add.w	r8, r8, #4294967295
 801477e:	f7ec f9c3 	bl	8000b08 <__aeabi_dcmpeq>
 8014782:	2800      	cmp	r0, #0
 8014784:	d1f3      	bne.n	801476e <__ieee754_rem_pio2+0x3be>
 8014786:	4b0f      	ldr	r3, [pc, #60]	; (80147c4 <__ieee754_rem_pio2+0x414>)
 8014788:	9301      	str	r3, [sp, #4]
 801478a:	2302      	movs	r3, #2
 801478c:	9300      	str	r3, [sp, #0]
 801478e:	4622      	mov	r2, r4
 8014790:	465b      	mov	r3, fp
 8014792:	4651      	mov	r1, sl
 8014794:	4648      	mov	r0, r9
 8014796:	f000 ff37 	bl	8015608 <__kernel_rem_pio2>
 801479a:	9b02      	ldr	r3, [sp, #8]
 801479c:	2b00      	cmp	r3, #0
 801479e:	4683      	mov	fp, r0
 80147a0:	f6bf ae46 	bge.w	8014430 <__ieee754_rem_pio2+0x80>
 80147a4:	e9da 2100 	ldrd	r2, r1, [sl]
 80147a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80147ac:	e9ca 2300 	strd	r2, r3, [sl]
 80147b0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80147b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80147b8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80147bc:	e73a      	b.n	8014634 <__ieee754_rem_pio2+0x284>
 80147be:	bf00      	nop
 80147c0:	41700000 	.word	0x41700000
 80147c4:	08018598 	.word	0x08018598

080147c8 <__ieee754_sqrt>:
 80147c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147cc:	ec55 4b10 	vmov	r4, r5, d0
 80147d0:	4e55      	ldr	r6, [pc, #340]	; (8014928 <__ieee754_sqrt+0x160>)
 80147d2:	43ae      	bics	r6, r5
 80147d4:	ee10 0a10 	vmov	r0, s0
 80147d8:	ee10 3a10 	vmov	r3, s0
 80147dc:	462a      	mov	r2, r5
 80147de:	4629      	mov	r1, r5
 80147e0:	d110      	bne.n	8014804 <__ieee754_sqrt+0x3c>
 80147e2:	ee10 2a10 	vmov	r2, s0
 80147e6:	462b      	mov	r3, r5
 80147e8:	f7eb ff26 	bl	8000638 <__aeabi_dmul>
 80147ec:	4602      	mov	r2, r0
 80147ee:	460b      	mov	r3, r1
 80147f0:	4620      	mov	r0, r4
 80147f2:	4629      	mov	r1, r5
 80147f4:	f7eb fd6a 	bl	80002cc <__adddf3>
 80147f8:	4604      	mov	r4, r0
 80147fa:	460d      	mov	r5, r1
 80147fc:	ec45 4b10 	vmov	d0, r4, r5
 8014800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014804:	2d00      	cmp	r5, #0
 8014806:	dc10      	bgt.n	801482a <__ieee754_sqrt+0x62>
 8014808:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801480c:	4330      	orrs	r0, r6
 801480e:	d0f5      	beq.n	80147fc <__ieee754_sqrt+0x34>
 8014810:	b15d      	cbz	r5, 801482a <__ieee754_sqrt+0x62>
 8014812:	ee10 2a10 	vmov	r2, s0
 8014816:	462b      	mov	r3, r5
 8014818:	ee10 0a10 	vmov	r0, s0
 801481c:	f7eb fd54 	bl	80002c8 <__aeabi_dsub>
 8014820:	4602      	mov	r2, r0
 8014822:	460b      	mov	r3, r1
 8014824:	f7ec f832 	bl	800088c <__aeabi_ddiv>
 8014828:	e7e6      	b.n	80147f8 <__ieee754_sqrt+0x30>
 801482a:	1512      	asrs	r2, r2, #20
 801482c:	d074      	beq.n	8014918 <__ieee754_sqrt+0x150>
 801482e:	07d4      	lsls	r4, r2, #31
 8014830:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014834:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8014838:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801483c:	bf5e      	ittt	pl
 801483e:	0fda      	lsrpl	r2, r3, #31
 8014840:	005b      	lslpl	r3, r3, #1
 8014842:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8014846:	2400      	movs	r4, #0
 8014848:	0fda      	lsrs	r2, r3, #31
 801484a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801484e:	107f      	asrs	r7, r7, #1
 8014850:	005b      	lsls	r3, r3, #1
 8014852:	2516      	movs	r5, #22
 8014854:	4620      	mov	r0, r4
 8014856:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801485a:	1886      	adds	r6, r0, r2
 801485c:	428e      	cmp	r6, r1
 801485e:	bfde      	ittt	le
 8014860:	1b89      	suble	r1, r1, r6
 8014862:	18b0      	addle	r0, r6, r2
 8014864:	18a4      	addle	r4, r4, r2
 8014866:	0049      	lsls	r1, r1, #1
 8014868:	3d01      	subs	r5, #1
 801486a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801486e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8014872:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014876:	d1f0      	bne.n	801485a <__ieee754_sqrt+0x92>
 8014878:	462a      	mov	r2, r5
 801487a:	f04f 0e20 	mov.w	lr, #32
 801487e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014882:	4281      	cmp	r1, r0
 8014884:	eb06 0c05 	add.w	ip, r6, r5
 8014888:	dc02      	bgt.n	8014890 <__ieee754_sqrt+0xc8>
 801488a:	d113      	bne.n	80148b4 <__ieee754_sqrt+0xec>
 801488c:	459c      	cmp	ip, r3
 801488e:	d811      	bhi.n	80148b4 <__ieee754_sqrt+0xec>
 8014890:	f1bc 0f00 	cmp.w	ip, #0
 8014894:	eb0c 0506 	add.w	r5, ip, r6
 8014898:	da43      	bge.n	8014922 <__ieee754_sqrt+0x15a>
 801489a:	2d00      	cmp	r5, #0
 801489c:	db41      	blt.n	8014922 <__ieee754_sqrt+0x15a>
 801489e:	f100 0801 	add.w	r8, r0, #1
 80148a2:	1a09      	subs	r1, r1, r0
 80148a4:	459c      	cmp	ip, r3
 80148a6:	bf88      	it	hi
 80148a8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80148ac:	eba3 030c 	sub.w	r3, r3, ip
 80148b0:	4432      	add	r2, r6
 80148b2:	4640      	mov	r0, r8
 80148b4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80148b8:	f1be 0e01 	subs.w	lr, lr, #1
 80148bc:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80148c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80148c4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80148c8:	d1db      	bne.n	8014882 <__ieee754_sqrt+0xba>
 80148ca:	430b      	orrs	r3, r1
 80148cc:	d006      	beq.n	80148dc <__ieee754_sqrt+0x114>
 80148ce:	1c50      	adds	r0, r2, #1
 80148d0:	bf13      	iteet	ne
 80148d2:	3201      	addne	r2, #1
 80148d4:	3401      	addeq	r4, #1
 80148d6:	4672      	moveq	r2, lr
 80148d8:	f022 0201 	bicne.w	r2, r2, #1
 80148dc:	1063      	asrs	r3, r4, #1
 80148de:	0852      	lsrs	r2, r2, #1
 80148e0:	07e1      	lsls	r1, r4, #31
 80148e2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80148e6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80148ea:	bf48      	it	mi
 80148ec:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80148f0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80148f4:	4614      	mov	r4, r2
 80148f6:	e781      	b.n	80147fc <__ieee754_sqrt+0x34>
 80148f8:	0ad9      	lsrs	r1, r3, #11
 80148fa:	3815      	subs	r0, #21
 80148fc:	055b      	lsls	r3, r3, #21
 80148fe:	2900      	cmp	r1, #0
 8014900:	d0fa      	beq.n	80148f8 <__ieee754_sqrt+0x130>
 8014902:	02cd      	lsls	r5, r1, #11
 8014904:	d50a      	bpl.n	801491c <__ieee754_sqrt+0x154>
 8014906:	f1c2 0420 	rsb	r4, r2, #32
 801490a:	fa23 f404 	lsr.w	r4, r3, r4
 801490e:	1e55      	subs	r5, r2, #1
 8014910:	4093      	lsls	r3, r2
 8014912:	4321      	orrs	r1, r4
 8014914:	1b42      	subs	r2, r0, r5
 8014916:	e78a      	b.n	801482e <__ieee754_sqrt+0x66>
 8014918:	4610      	mov	r0, r2
 801491a:	e7f0      	b.n	80148fe <__ieee754_sqrt+0x136>
 801491c:	0049      	lsls	r1, r1, #1
 801491e:	3201      	adds	r2, #1
 8014920:	e7ef      	b.n	8014902 <__ieee754_sqrt+0x13a>
 8014922:	4680      	mov	r8, r0
 8014924:	e7bd      	b.n	80148a2 <__ieee754_sqrt+0xda>
 8014926:	bf00      	nop
 8014928:	7ff00000 	.word	0x7ff00000

0801492c <__ieee754_acosf>:
 801492c:	b508      	push	{r3, lr}
 801492e:	ee10 3a10 	vmov	r3, s0
 8014932:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014936:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 801493a:	ed2d 8b0c 	vpush	{d8-d13}
 801493e:	d10a      	bne.n	8014956 <__ieee754_acosf+0x2a>
 8014940:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8014ad8 <__ieee754_acosf+0x1ac>
 8014944:	ed9f 8a65 	vldr	s16, [pc, #404]	; 8014adc <__ieee754_acosf+0x1b0>
 8014948:	2b00      	cmp	r3, #0
 801494a:	bfd8      	it	le
 801494c:	eeb0 0a48 	vmovle.f32	s0, s16
 8014950:	ecbd 8b0c 	vpop	{d8-d13}
 8014954:	bd08      	pop	{r3, pc}
 8014956:	dd04      	ble.n	8014962 <__ieee754_acosf+0x36>
 8014958:	ee30 8a40 	vsub.f32	s16, s0, s0
 801495c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8014960:	e7f6      	b.n	8014950 <__ieee754_acosf+0x24>
 8014962:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 8014966:	da3c      	bge.n	80149e2 <__ieee754_acosf+0xb6>
 8014968:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 801496c:	f340 80b1 	ble.w	8014ad2 <__ieee754_acosf+0x1a6>
 8014970:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014974:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8014ae0 <__ieee754_acosf+0x1b4>
 8014978:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8014ae4 <__ieee754_acosf+0x1b8>
 801497c:	ed9f 6a5a 	vldr	s12, [pc, #360]	; 8014ae8 <__ieee754_acosf+0x1bc>
 8014980:	ed9f 8a5a 	vldr	s16, [pc, #360]	; 8014aec <__ieee754_acosf+0x1c0>
 8014984:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014988:	eddf 6a59 	vldr	s13, [pc, #356]	; 8014af0 <__ieee754_acosf+0x1c4>
 801498c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014990:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8014af4 <__ieee754_acosf+0x1c8>
 8014994:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014998:	eddf 6a57 	vldr	s13, [pc, #348]	; 8014af8 <__ieee754_acosf+0x1cc>
 801499c:	eee7 6a27 	vfma.f32	s13, s14, s15
 80149a0:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8014afc <__ieee754_acosf+0x1d0>
 80149a4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80149a8:	eddf 6a55 	vldr	s13, [pc, #340]	; 8014b00 <__ieee754_acosf+0x1d4>
 80149ac:	eea7 6aa6 	vfma.f32	s12, s15, s13
 80149b0:	eddf 6a54 	vldr	s13, [pc, #336]	; 8014b04 <__ieee754_acosf+0x1d8>
 80149b4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80149b8:	ed9f 6a53 	vldr	s12, [pc, #332]	; 8014b08 <__ieee754_acosf+0x1dc>
 80149bc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80149c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80149c4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80149c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80149cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80149d0:	eea0 8a67 	vfms.f32	s16, s0, s15
 80149d4:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8014b0c <__ieee754_acosf+0x1e0>
 80149d8:	ee30 0a48 	vsub.f32	s0, s0, s16
 80149dc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80149e0:	e7b6      	b.n	8014950 <__ieee754_acosf+0x24>
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	eddf da3e 	vldr	s27, [pc, #248]	; 8014ae0 <__ieee754_acosf+0x1b4>
 80149e8:	eddf ca3e 	vldr	s25, [pc, #248]	; 8014ae4 <__ieee754_acosf+0x1b8>
 80149ec:	ed9f ca40 	vldr	s24, [pc, #256]	; 8014af0 <__ieee754_acosf+0x1c4>
 80149f0:	eddf ba40 	vldr	s23, [pc, #256]	; 8014af4 <__ieee754_acosf+0x1c8>
 80149f4:	ed9f ba40 	vldr	s22, [pc, #256]	; 8014af8 <__ieee754_acosf+0x1cc>
 80149f8:	eddf 8a40 	vldr	s17, [pc, #256]	; 8014afc <__ieee754_acosf+0x1d0>
 80149fc:	ed9f da40 	vldr	s26, [pc, #256]	; 8014b00 <__ieee754_acosf+0x1d4>
 8014a00:	eddf aa39 	vldr	s21, [pc, #228]	; 8014ae8 <__ieee754_acosf+0x1bc>
 8014a04:	ed9f aa3f 	vldr	s20, [pc, #252]	; 8014b04 <__ieee754_acosf+0x1d8>
 8014a08:	eddf 9a3f 	vldr	s19, [pc, #252]	; 8014b08 <__ieee754_acosf+0x1dc>
 8014a0c:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8014a10:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8014a14:	da28      	bge.n	8014a68 <__ieee754_acosf+0x13c>
 8014a16:	ee30 0a09 	vadd.f32	s0, s0, s18
 8014a1a:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014a1e:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8014a22:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8014a26:	eeac ca80 	vfma.f32	s24, s25, s0
 8014a2a:	eeaa aa80 	vfma.f32	s20, s21, s0
 8014a2e:	eeec ba00 	vfma.f32	s23, s24, s0
 8014a32:	eeea 9a00 	vfma.f32	s19, s20, s0
 8014a36:	eeab ba80 	vfma.f32	s22, s23, s0
 8014a3a:	eea9 9a80 	vfma.f32	s18, s19, s0
 8014a3e:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8014a42:	ee68 8a80 	vmul.f32	s17, s17, s0
 8014a46:	f000 fd13 	bl	8015470 <__ieee754_sqrtf>
 8014a4a:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8014a4e:	eddf 7a30 	vldr	s15, [pc, #192]	; 8014b10 <__ieee754_acosf+0x1e4>
 8014a52:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014a56:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8014a5a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014a5e:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8014b14 <__ieee754_acosf+0x1e8>
 8014a62:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014a66:	e773      	b.n	8014950 <__ieee754_acosf+0x24>
 8014a68:	ee39 8a40 	vsub.f32	s16, s18, s0
 8014a6c:	ee28 8a27 	vmul.f32	s16, s16, s15
 8014a70:	eeb0 0a48 	vmov.f32	s0, s16
 8014a74:	f000 fcfc 	bl	8015470 <__ieee754_sqrtf>
 8014a78:	eee8 ca2d 	vfma.f32	s25, s16, s27
 8014a7c:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8014a80:	eeac ca88 	vfma.f32	s24, s25, s16
 8014a84:	eeaa aa88 	vfma.f32	s20, s21, s16
 8014a88:	eeec ba08 	vfma.f32	s23, s24, s16
 8014a8c:	ee10 3a10 	vmov	r3, s0
 8014a90:	eeab ba88 	vfma.f32	s22, s23, s16
 8014a94:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8014a98:	f023 030f 	bic.w	r3, r3, #15
 8014a9c:	eeea 9a08 	vfma.f32	s19, s20, s16
 8014aa0:	ee07 3a90 	vmov	s15, r3
 8014aa4:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8014aa8:	eeb0 6a48 	vmov.f32	s12, s16
 8014aac:	eea7 6ae7 	vfms.f32	s12, s15, s15
 8014ab0:	eea9 9a88 	vfma.f32	s18, s19, s16
 8014ab4:	ee70 6a27 	vadd.f32	s13, s0, s15
 8014ab8:	ee68 8a88 	vmul.f32	s17, s17, s16
 8014abc:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8014ac0:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8014ac4:	eea0 7a26 	vfma.f32	s14, s0, s13
 8014ac8:	ee37 0a87 	vadd.f32	s0, s15, s14
 8014acc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014ad0:	e73e      	b.n	8014950 <__ieee754_acosf+0x24>
 8014ad2:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8014b18 <__ieee754_acosf+0x1ec>
 8014ad6:	e73b      	b.n	8014950 <__ieee754_acosf+0x24>
 8014ad8:	00000000 	.word	0x00000000
 8014adc:	40490fdb 	.word	0x40490fdb
 8014ae0:	3811ef08 	.word	0x3811ef08
 8014ae4:	3a4f7f04 	.word	0x3a4f7f04
 8014ae8:	bf303361 	.word	0xbf303361
 8014aec:	33a22168 	.word	0x33a22168
 8014af0:	bd241146 	.word	0xbd241146
 8014af4:	3e4e0aa8 	.word	0x3e4e0aa8
 8014af8:	bea6b090 	.word	0xbea6b090
 8014afc:	3e2aaaab 	.word	0x3e2aaaab
 8014b00:	3d9dc62e 	.word	0x3d9dc62e
 8014b04:	4001572d 	.word	0x4001572d
 8014b08:	c019d139 	.word	0xc019d139
 8014b0c:	3fc90fda 	.word	0x3fc90fda
 8014b10:	b3a22168 	.word	0xb3a22168
 8014b14:	40490fda 	.word	0x40490fda
 8014b18:	3fc90fdb 	.word	0x3fc90fdb

08014b1c <__ieee754_atan2f>:
 8014b1c:	ee10 2a90 	vmov	r2, s1
 8014b20:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8014b24:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014b28:	b510      	push	{r4, lr}
 8014b2a:	eef0 7a40 	vmov.f32	s15, s0
 8014b2e:	dc06      	bgt.n	8014b3e <__ieee754_atan2f+0x22>
 8014b30:	ee10 0a10 	vmov	r0, s0
 8014b34:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8014b38:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014b3c:	dd04      	ble.n	8014b48 <__ieee754_atan2f+0x2c>
 8014b3e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8014b42:	eeb0 0a67 	vmov.f32	s0, s15
 8014b46:	bd10      	pop	{r4, pc}
 8014b48:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8014b4c:	d103      	bne.n	8014b56 <__ieee754_atan2f+0x3a>
 8014b4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014b52:	f7fe bc55 	b.w	8013400 <atanf>
 8014b56:	1794      	asrs	r4, r2, #30
 8014b58:	f004 0402 	and.w	r4, r4, #2
 8014b5c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8014b60:	b943      	cbnz	r3, 8014b74 <__ieee754_atan2f+0x58>
 8014b62:	2c02      	cmp	r4, #2
 8014b64:	d05e      	beq.n	8014c24 <__ieee754_atan2f+0x108>
 8014b66:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8014c38 <__ieee754_atan2f+0x11c>
 8014b6a:	2c03      	cmp	r4, #3
 8014b6c:	bf08      	it	eq
 8014b6e:	eef0 7a47 	vmoveq.f32	s15, s14
 8014b72:	e7e6      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014b74:	b941      	cbnz	r1, 8014b88 <__ieee754_atan2f+0x6c>
 8014b76:	eddf 7a31 	vldr	s15, [pc, #196]	; 8014c3c <__ieee754_atan2f+0x120>
 8014b7a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8014c40 <__ieee754_atan2f+0x124>
 8014b7e:	2800      	cmp	r0, #0
 8014b80:	bfb8      	it	lt
 8014b82:	eef0 7a40 	vmovlt.f32	s15, s0
 8014b86:	e7dc      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014b88:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014b8c:	d110      	bne.n	8014bb0 <__ieee754_atan2f+0x94>
 8014b8e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014b92:	f104 34ff 	add.w	r4, r4, #4294967295
 8014b96:	d107      	bne.n	8014ba8 <__ieee754_atan2f+0x8c>
 8014b98:	2c02      	cmp	r4, #2
 8014b9a:	d846      	bhi.n	8014c2a <__ieee754_atan2f+0x10e>
 8014b9c:	4b29      	ldr	r3, [pc, #164]	; (8014c44 <__ieee754_atan2f+0x128>)
 8014b9e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014ba2:	edd4 7a00 	vldr	s15, [r4]
 8014ba6:	e7cc      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014ba8:	2c02      	cmp	r4, #2
 8014baa:	d841      	bhi.n	8014c30 <__ieee754_atan2f+0x114>
 8014bac:	4b26      	ldr	r3, [pc, #152]	; (8014c48 <__ieee754_atan2f+0x12c>)
 8014bae:	e7f6      	b.n	8014b9e <__ieee754_atan2f+0x82>
 8014bb0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014bb4:	d0df      	beq.n	8014b76 <__ieee754_atan2f+0x5a>
 8014bb6:	1a5b      	subs	r3, r3, r1
 8014bb8:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8014bbc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014bc0:	da1a      	bge.n	8014bf8 <__ieee754_atan2f+0xdc>
 8014bc2:	2a00      	cmp	r2, #0
 8014bc4:	da01      	bge.n	8014bca <__ieee754_atan2f+0xae>
 8014bc6:	313c      	adds	r1, #60	; 0x3c
 8014bc8:	db19      	blt.n	8014bfe <__ieee754_atan2f+0xe2>
 8014bca:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014bce:	f7fe fd2f 	bl	8013630 <fabsf>
 8014bd2:	f7fe fc15 	bl	8013400 <atanf>
 8014bd6:	eef0 7a40 	vmov.f32	s15, s0
 8014bda:	2c01      	cmp	r4, #1
 8014bdc:	d012      	beq.n	8014c04 <__ieee754_atan2f+0xe8>
 8014bde:	2c02      	cmp	r4, #2
 8014be0:	d017      	beq.n	8014c12 <__ieee754_atan2f+0xf6>
 8014be2:	2c00      	cmp	r4, #0
 8014be4:	d0ad      	beq.n	8014b42 <__ieee754_atan2f+0x26>
 8014be6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8014c4c <__ieee754_atan2f+0x130>
 8014bea:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014bee:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8014c50 <__ieee754_atan2f+0x134>
 8014bf2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014bf6:	e7a4      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014bf8:	eddf 7a10 	vldr	s15, [pc, #64]	; 8014c3c <__ieee754_atan2f+0x120>
 8014bfc:	e7ed      	b.n	8014bda <__ieee754_atan2f+0xbe>
 8014bfe:	eddf 7a15 	vldr	s15, [pc, #84]	; 8014c54 <__ieee754_atan2f+0x138>
 8014c02:	e7ea      	b.n	8014bda <__ieee754_atan2f+0xbe>
 8014c04:	ee17 3a90 	vmov	r3, s15
 8014c08:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014c0c:	ee07 3a90 	vmov	s15, r3
 8014c10:	e797      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014c12:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8014c4c <__ieee754_atan2f+0x130>
 8014c16:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014c1a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8014c50 <__ieee754_atan2f+0x134>
 8014c1e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014c22:	e78e      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014c24:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8014c50 <__ieee754_atan2f+0x134>
 8014c28:	e78b      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014c2a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8014c58 <__ieee754_atan2f+0x13c>
 8014c2e:	e788      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014c30:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014c54 <__ieee754_atan2f+0x138>
 8014c34:	e785      	b.n	8014b42 <__ieee754_atan2f+0x26>
 8014c36:	bf00      	nop
 8014c38:	c0490fdb 	.word	0xc0490fdb
 8014c3c:	3fc90fdb 	.word	0x3fc90fdb
 8014c40:	bfc90fdb 	.word	0xbfc90fdb
 8014c44:	080186a0 	.word	0x080186a0
 8014c48:	080186ac 	.word	0x080186ac
 8014c4c:	33bbbd2e 	.word	0x33bbbd2e
 8014c50:	40490fdb 	.word	0x40490fdb
 8014c54:	00000000 	.word	0x00000000
 8014c58:	3f490fdb 	.word	0x3f490fdb

08014c5c <__ieee754_powf>:
 8014c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c60:	ee10 4a90 	vmov	r4, s1
 8014c64:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8014c68:	ed2d 8b02 	vpush	{d8}
 8014c6c:	ee10 6a10 	vmov	r6, s0
 8014c70:	eeb0 8a40 	vmov.f32	s16, s0
 8014c74:	eef0 8a60 	vmov.f32	s17, s1
 8014c78:	d10c      	bne.n	8014c94 <__ieee754_powf+0x38>
 8014c7a:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8014c7e:	0076      	lsls	r6, r6, #1
 8014c80:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8014c84:	f240 8296 	bls.w	80151b4 <__ieee754_powf+0x558>
 8014c88:	ee38 0a28 	vadd.f32	s0, s16, s17
 8014c8c:	ecbd 8b02 	vpop	{d8}
 8014c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c94:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8014c98:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8014c9c:	dcf4      	bgt.n	8014c88 <__ieee754_powf+0x2c>
 8014c9e:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8014ca2:	dd08      	ble.n	8014cb6 <__ieee754_powf+0x5a>
 8014ca4:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8014ca8:	d1ee      	bne.n	8014c88 <__ieee754_powf+0x2c>
 8014caa:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8014cae:	0064      	lsls	r4, r4, #1
 8014cb0:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8014cb4:	e7e6      	b.n	8014c84 <__ieee754_powf+0x28>
 8014cb6:	2e00      	cmp	r6, #0
 8014cb8:	da20      	bge.n	8014cfc <__ieee754_powf+0xa0>
 8014cba:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8014cbe:	da2d      	bge.n	8014d1c <__ieee754_powf+0xc0>
 8014cc0:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8014cc4:	f2c0 827f 	blt.w	80151c6 <__ieee754_powf+0x56a>
 8014cc8:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8014ccc:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8014cd0:	fa48 f703 	asr.w	r7, r8, r3
 8014cd4:	fa07 f303 	lsl.w	r3, r7, r3
 8014cd8:	4543      	cmp	r3, r8
 8014cda:	f040 8274 	bne.w	80151c6 <__ieee754_powf+0x56a>
 8014cde:	f007 0701 	and.w	r7, r7, #1
 8014ce2:	f1c7 0702 	rsb	r7, r7, #2
 8014ce6:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8014cea:	d11f      	bne.n	8014d2c <__ieee754_powf+0xd0>
 8014cec:	2c00      	cmp	r4, #0
 8014cee:	f280 8267 	bge.w	80151c0 <__ieee754_powf+0x564>
 8014cf2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014cf6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8014cfa:	e7c7      	b.n	8014c8c <__ieee754_powf+0x30>
 8014cfc:	2700      	movs	r7, #0
 8014cfe:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8014d02:	d1f0      	bne.n	8014ce6 <__ieee754_powf+0x8a>
 8014d04:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8014d08:	f000 8254 	beq.w	80151b4 <__ieee754_powf+0x558>
 8014d0c:	dd08      	ble.n	8014d20 <__ieee754_powf+0xc4>
 8014d0e:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8015018 <__ieee754_powf+0x3bc>
 8014d12:	2c00      	cmp	r4, #0
 8014d14:	bfa8      	it	ge
 8014d16:	eeb0 0a68 	vmovge.f32	s0, s17
 8014d1a:	e7b7      	b.n	8014c8c <__ieee754_powf+0x30>
 8014d1c:	2702      	movs	r7, #2
 8014d1e:	e7ee      	b.n	8014cfe <__ieee754_powf+0xa2>
 8014d20:	2c00      	cmp	r4, #0
 8014d22:	f280 824a 	bge.w	80151ba <__ieee754_powf+0x55e>
 8014d26:	eeb1 0a68 	vneg.f32	s0, s17
 8014d2a:	e7af      	b.n	8014c8c <__ieee754_powf+0x30>
 8014d2c:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8014d30:	d102      	bne.n	8014d38 <__ieee754_powf+0xdc>
 8014d32:	ee28 0a08 	vmul.f32	s0, s16, s16
 8014d36:	e7a9      	b.n	8014c8c <__ieee754_powf+0x30>
 8014d38:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8014d3c:	eeb0 0a48 	vmov.f32	s0, s16
 8014d40:	d107      	bne.n	8014d52 <__ieee754_powf+0xf6>
 8014d42:	2e00      	cmp	r6, #0
 8014d44:	db05      	blt.n	8014d52 <__ieee754_powf+0xf6>
 8014d46:	ecbd 8b02 	vpop	{d8}
 8014d4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014d4e:	f000 bb8f 	b.w	8015470 <__ieee754_sqrtf>
 8014d52:	f7fe fc6d 	bl	8013630 <fabsf>
 8014d56:	b125      	cbz	r5, 8014d62 <__ieee754_powf+0x106>
 8014d58:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 8014d5c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8014d60:	d116      	bne.n	8014d90 <__ieee754_powf+0x134>
 8014d62:	2c00      	cmp	r4, #0
 8014d64:	bfbc      	itt	lt
 8014d66:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8014d6a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8014d6e:	2e00      	cmp	r6, #0
 8014d70:	da8c      	bge.n	8014c8c <__ieee754_powf+0x30>
 8014d72:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8014d76:	ea55 0307 	orrs.w	r3, r5, r7
 8014d7a:	d104      	bne.n	8014d86 <__ieee754_powf+0x12a>
 8014d7c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014d80:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014d84:	e782      	b.n	8014c8c <__ieee754_powf+0x30>
 8014d86:	2f01      	cmp	r7, #1
 8014d88:	d180      	bne.n	8014c8c <__ieee754_powf+0x30>
 8014d8a:	eeb1 0a40 	vneg.f32	s0, s0
 8014d8e:	e77d      	b.n	8014c8c <__ieee754_powf+0x30>
 8014d90:	0ff0      	lsrs	r0, r6, #31
 8014d92:	3801      	subs	r0, #1
 8014d94:	ea57 0300 	orrs.w	r3, r7, r0
 8014d98:	d104      	bne.n	8014da4 <__ieee754_powf+0x148>
 8014d9a:	ee38 8a48 	vsub.f32	s16, s16, s16
 8014d9e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8014da2:	e773      	b.n	8014c8c <__ieee754_powf+0x30>
 8014da4:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8014da8:	dd74      	ble.n	8014e94 <__ieee754_powf+0x238>
 8014daa:	4b9c      	ldr	r3, [pc, #624]	; (801501c <__ieee754_powf+0x3c0>)
 8014dac:	429d      	cmp	r5, r3
 8014dae:	dc08      	bgt.n	8014dc2 <__ieee754_powf+0x166>
 8014db0:	2c00      	cmp	r4, #0
 8014db2:	da0b      	bge.n	8014dcc <__ieee754_powf+0x170>
 8014db4:	2000      	movs	r0, #0
 8014db6:	ecbd 8b02 	vpop	{d8}
 8014dba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014dbe:	f001 bda7 	b.w	8016910 <__math_oflowf>
 8014dc2:	4b97      	ldr	r3, [pc, #604]	; (8015020 <__ieee754_powf+0x3c4>)
 8014dc4:	429d      	cmp	r5, r3
 8014dc6:	dd08      	ble.n	8014dda <__ieee754_powf+0x17e>
 8014dc8:	2c00      	cmp	r4, #0
 8014dca:	dcf3      	bgt.n	8014db4 <__ieee754_powf+0x158>
 8014dcc:	2000      	movs	r0, #0
 8014dce:	ecbd 8b02 	vpop	{d8}
 8014dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014dd6:	f001 bd95 	b.w	8016904 <__math_uflowf>
 8014dda:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014dde:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014de2:	eddf 6a90 	vldr	s13, [pc, #576]	; 8015024 <__ieee754_powf+0x3c8>
 8014de6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8014dea:	eee0 6a67 	vfms.f32	s13, s0, s15
 8014dee:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8014df2:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8014df6:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014dfe:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8015028 <__ieee754_powf+0x3cc>
 8014e02:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8014e06:	ed9f 7a89 	vldr	s14, [pc, #548]	; 801502c <__ieee754_powf+0x3d0>
 8014e0a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014e0e:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8015030 <__ieee754_powf+0x3d4>
 8014e12:	eef0 6a67 	vmov.f32	s13, s15
 8014e16:	eee0 6a07 	vfma.f32	s13, s0, s14
 8014e1a:	ee16 3a90 	vmov	r3, s13
 8014e1e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8014e22:	f023 030f 	bic.w	r3, r3, #15
 8014e26:	ee00 3a90 	vmov	s1, r3
 8014e2a:	eee0 0a47 	vfms.f32	s1, s0, s14
 8014e2e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014e32:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8014e36:	f024 040f 	bic.w	r4, r4, #15
 8014e3a:	ee07 4a10 	vmov	s14, r4
 8014e3e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8014e42:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8014e46:	ee07 3a90 	vmov	s15, r3
 8014e4a:	eee7 0a27 	vfma.f32	s1, s14, s15
 8014e4e:	3f01      	subs	r7, #1
 8014e50:	ea57 0200 	orrs.w	r2, r7, r0
 8014e54:	ee07 4a10 	vmov	s14, r4
 8014e58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014e5c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8014e60:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8014e64:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8014e68:	ee17 4a10 	vmov	r4, s14
 8014e6c:	bf08      	it	eq
 8014e6e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8014e72:	2c00      	cmp	r4, #0
 8014e74:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8014e78:	f340 817e 	ble.w	8015178 <__ieee754_powf+0x51c>
 8014e7c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8014e80:	f340 80f8 	ble.w	8015074 <__ieee754_powf+0x418>
 8014e84:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e8c:	bf4c      	ite	mi
 8014e8e:	2001      	movmi	r0, #1
 8014e90:	2000      	movpl	r0, #0
 8014e92:	e790      	b.n	8014db6 <__ieee754_powf+0x15a>
 8014e94:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8014e98:	bf01      	itttt	eq
 8014e9a:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8015034 <__ieee754_powf+0x3d8>
 8014e9e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8014ea2:	f06f 0217 	mvneq.w	r2, #23
 8014ea6:	ee17 5a90 	vmoveq	r5, s15
 8014eaa:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8014eae:	bf18      	it	ne
 8014eb0:	2200      	movne	r2, #0
 8014eb2:	3b7f      	subs	r3, #127	; 0x7f
 8014eb4:	4413      	add	r3, r2
 8014eb6:	4a60      	ldr	r2, [pc, #384]	; (8015038 <__ieee754_powf+0x3dc>)
 8014eb8:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8014ebc:	4295      	cmp	r5, r2
 8014ebe:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 8014ec2:	dd06      	ble.n	8014ed2 <__ieee754_powf+0x276>
 8014ec4:	4a5d      	ldr	r2, [pc, #372]	; (801503c <__ieee754_powf+0x3e0>)
 8014ec6:	4295      	cmp	r5, r2
 8014ec8:	f340 80a4 	ble.w	8015014 <__ieee754_powf+0x3b8>
 8014ecc:	3301      	adds	r3, #1
 8014ece:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8014ed2:	2500      	movs	r5, #0
 8014ed4:	4a5a      	ldr	r2, [pc, #360]	; (8015040 <__ieee754_powf+0x3e4>)
 8014ed6:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8014eda:	ee07 1a90 	vmov	s15, r1
 8014ede:	ed92 7a00 	vldr	s14, [r2]
 8014ee2:	4a58      	ldr	r2, [pc, #352]	; (8015044 <__ieee754_powf+0x3e8>)
 8014ee4:	ee37 6a27 	vadd.f32	s12, s14, s15
 8014ee8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8014eec:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8014ef0:	1049      	asrs	r1, r1, #1
 8014ef2:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8014ef6:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8014efa:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8014efe:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8014f02:	ee06 1a10 	vmov	s12, r1
 8014f06:	ee65 4a26 	vmul.f32	s9, s10, s13
 8014f0a:	ee36 7a47 	vsub.f32	s14, s12, s14
 8014f0e:	ee14 6a90 	vmov	r6, s9
 8014f12:	4016      	ands	r6, r2
 8014f14:	ee05 6a90 	vmov	s11, r6
 8014f18:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8014f1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f20:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8015048 <__ieee754_powf+0x3ec>
 8014f24:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8014f28:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8014f2c:	ee25 6a26 	vmul.f32	s12, s10, s13
 8014f30:	eddf 6a46 	vldr	s13, [pc, #280]	; 801504c <__ieee754_powf+0x3f0>
 8014f34:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014f38:	eddf 6a45 	vldr	s13, [pc, #276]	; 8015050 <__ieee754_powf+0x3f4>
 8014f3c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014f40:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8015024 <__ieee754_powf+0x3c8>
 8014f44:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014f48:	eddf 6a42 	vldr	s13, [pc, #264]	; 8015054 <__ieee754_powf+0x3f8>
 8014f4c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014f50:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8015058 <__ieee754_powf+0x3fc>
 8014f54:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014f58:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8014f5c:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8014f60:	ee66 6a86 	vmul.f32	s13, s13, s12
 8014f64:	eee5 6a07 	vfma.f32	s13, s10, s14
 8014f68:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8014f6c:	eef0 7a45 	vmov.f32	s15, s10
 8014f70:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8014f74:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014f78:	ee17 1a90 	vmov	r1, s15
 8014f7c:	4011      	ands	r1, r2
 8014f7e:	ee07 1a90 	vmov	s15, r1
 8014f82:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8014f86:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8014f8a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8014f8e:	ee27 7a24 	vmul.f32	s14, s14, s9
 8014f92:	eea6 7a27 	vfma.f32	s14, s12, s15
 8014f96:	eeb0 6a47 	vmov.f32	s12, s14
 8014f9a:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8014f9e:	ee16 1a10 	vmov	r1, s12
 8014fa2:	4011      	ands	r1, r2
 8014fa4:	ee06 1a90 	vmov	s13, r1
 8014fa8:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8014fac:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801505c <__ieee754_powf+0x400>
 8014fb0:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8015060 <__ieee754_powf+0x404>
 8014fb4:	ee37 7a66 	vsub.f32	s14, s14, s13
 8014fb8:	ee06 1a10 	vmov	s12, r1
 8014fbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014fc0:	eddf 7a28 	vldr	s15, [pc, #160]	; 8015064 <__ieee754_powf+0x408>
 8014fc4:	4928      	ldr	r1, [pc, #160]	; (8015068 <__ieee754_powf+0x40c>)
 8014fc6:	eea6 7a27 	vfma.f32	s14, s12, s15
 8014fca:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8014fce:	edd1 7a00 	vldr	s15, [r1]
 8014fd2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014fd6:	ee07 3a90 	vmov	s15, r3
 8014fda:	4b24      	ldr	r3, [pc, #144]	; (801506c <__ieee754_powf+0x410>)
 8014fdc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8014fe0:	eef0 7a47 	vmov.f32	s15, s14
 8014fe4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014fe8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8014fec:	edd5 0a00 	vldr	s1, [r5]
 8014ff0:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8014ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014ff8:	ee17 3a90 	vmov	r3, s15
 8014ffc:	4013      	ands	r3, r2
 8014ffe:	ee07 3a90 	vmov	s15, r3
 8015002:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8015006:	ee76 6ae0 	vsub.f32	s13, s13, s1
 801500a:	eee6 6a65 	vfms.f32	s13, s12, s11
 801500e:	ee77 7a66 	vsub.f32	s15, s14, s13
 8015012:	e70e      	b.n	8014e32 <__ieee754_powf+0x1d6>
 8015014:	2501      	movs	r5, #1
 8015016:	e75d      	b.n	8014ed4 <__ieee754_powf+0x278>
 8015018:	00000000 	.word	0x00000000
 801501c:	3f7ffff3 	.word	0x3f7ffff3
 8015020:	3f800007 	.word	0x3f800007
 8015024:	3eaaaaab 	.word	0x3eaaaaab
 8015028:	3fb8aa3b 	.word	0x3fb8aa3b
 801502c:	36eca570 	.word	0x36eca570
 8015030:	3fb8aa00 	.word	0x3fb8aa00
 8015034:	4b800000 	.word	0x4b800000
 8015038:	001cc471 	.word	0x001cc471
 801503c:	005db3d6 	.word	0x005db3d6
 8015040:	080186b8 	.word	0x080186b8
 8015044:	fffff000 	.word	0xfffff000
 8015048:	3e6c3255 	.word	0x3e6c3255
 801504c:	3e53f142 	.word	0x3e53f142
 8015050:	3e8ba305 	.word	0x3e8ba305
 8015054:	3edb6db7 	.word	0x3edb6db7
 8015058:	3f19999a 	.word	0x3f19999a
 801505c:	3f76384f 	.word	0x3f76384f
 8015060:	3f763800 	.word	0x3f763800
 8015064:	369dc3a0 	.word	0x369dc3a0
 8015068:	080186c8 	.word	0x080186c8
 801506c:	080186c0 	.word	0x080186c0
 8015070:	3338aa3c 	.word	0x3338aa3c
 8015074:	f040 8095 	bne.w	80151a2 <__ieee754_powf+0x546>
 8015078:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8015070 <__ieee754_powf+0x414>
 801507c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015080:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8015084:	eef4 6ac7 	vcmpe.f32	s13, s14
 8015088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801508c:	f73f aefa 	bgt.w	8014e84 <__ieee754_powf+0x228>
 8015090:	15db      	asrs	r3, r3, #23
 8015092:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8015096:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801509a:	4103      	asrs	r3, r0
 801509c:	4423      	add	r3, r4
 801509e:	494b      	ldr	r1, [pc, #300]	; (80151cc <__ieee754_powf+0x570>)
 80150a0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80150a4:	3a7f      	subs	r2, #127	; 0x7f
 80150a6:	4111      	asrs	r1, r2
 80150a8:	ea23 0101 	bic.w	r1, r3, r1
 80150ac:	ee07 1a10 	vmov	s14, r1
 80150b0:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80150b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80150b8:	f1c2 0217 	rsb	r2, r2, #23
 80150bc:	4110      	asrs	r0, r2
 80150be:	2c00      	cmp	r4, #0
 80150c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80150c4:	bfb8      	it	lt
 80150c6:	4240      	neglt	r0, r0
 80150c8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80150cc:	ed9f 0a40 	vldr	s0, [pc, #256]	; 80151d0 <__ieee754_powf+0x574>
 80150d0:	eddf 6a40 	vldr	s13, [pc, #256]	; 80151d4 <__ieee754_powf+0x578>
 80150d4:	ee17 3a10 	vmov	r3, s14
 80150d8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80150dc:	f023 030f 	bic.w	r3, r3, #15
 80150e0:	ee07 3a10 	vmov	s14, r3
 80150e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80150e8:	ee27 0a00 	vmul.f32	s0, s14, s0
 80150ec:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80150f0:	eddf 7a39 	vldr	s15, [pc, #228]	; 80151d8 <__ieee754_powf+0x57c>
 80150f4:	eea0 0aa7 	vfma.f32	s0, s1, s15
 80150f8:	eef0 7a40 	vmov.f32	s15, s0
 80150fc:	eee7 7a26 	vfma.f32	s15, s14, s13
 8015100:	eeb0 6a67 	vmov.f32	s12, s15
 8015104:	eea7 6a66 	vfms.f32	s12, s14, s13
 8015108:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801510c:	ee30 0a46 	vsub.f32	s0, s0, s12
 8015110:	eddf 6a32 	vldr	s13, [pc, #200]	; 80151dc <__ieee754_powf+0x580>
 8015114:	ed9f 6a32 	vldr	s12, [pc, #200]	; 80151e0 <__ieee754_powf+0x584>
 8015118:	eee7 6a06 	vfma.f32	s13, s14, s12
 801511c:	ed9f 6a31 	vldr	s12, [pc, #196]	; 80151e4 <__ieee754_powf+0x588>
 8015120:	eea6 6a87 	vfma.f32	s12, s13, s14
 8015124:	eddf 6a30 	vldr	s13, [pc, #192]	; 80151e8 <__ieee754_powf+0x58c>
 8015128:	eee6 6a07 	vfma.f32	s13, s12, s14
 801512c:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80151ec <__ieee754_powf+0x590>
 8015130:	eea6 6a87 	vfma.f32	s12, s13, s14
 8015134:	eef0 6a67 	vmov.f32	s13, s15
 8015138:	eee6 6a47 	vfms.f32	s13, s12, s14
 801513c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8015140:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8015144:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8015148:	eea7 0a80 	vfma.f32	s0, s15, s0
 801514c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8015150:	ee37 0a40 	vsub.f32	s0, s14, s0
 8015154:	ee70 7a67 	vsub.f32	s15, s0, s15
 8015158:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801515c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015160:	ee10 3a10 	vmov	r3, s0
 8015164:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8015168:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801516c:	da1f      	bge.n	80151ae <__ieee754_powf+0x552>
 801516e:	f001 fd3f 	bl	8016bf0 <scalbnf>
 8015172:	ee20 0a08 	vmul.f32	s0, s0, s16
 8015176:	e589      	b.n	8014c8c <__ieee754_powf+0x30>
 8015178:	4a1d      	ldr	r2, [pc, #116]	; (80151f0 <__ieee754_powf+0x594>)
 801517a:	4293      	cmp	r3, r2
 801517c:	dd07      	ble.n	801518e <__ieee754_powf+0x532>
 801517e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8015182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015186:	bf4c      	ite	mi
 8015188:	2001      	movmi	r0, #1
 801518a:	2000      	movpl	r0, #0
 801518c:	e61f      	b.n	8014dce <__ieee754_powf+0x172>
 801518e:	d108      	bne.n	80151a2 <__ieee754_powf+0x546>
 8015190:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015194:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8015198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801519c:	f6ff af78 	blt.w	8015090 <__ieee754_powf+0x434>
 80151a0:	e7ed      	b.n	801517e <__ieee754_powf+0x522>
 80151a2:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80151a6:	f73f af73 	bgt.w	8015090 <__ieee754_powf+0x434>
 80151aa:	2000      	movs	r0, #0
 80151ac:	e78c      	b.n	80150c8 <__ieee754_powf+0x46c>
 80151ae:	ee00 3a10 	vmov	s0, r3
 80151b2:	e7de      	b.n	8015172 <__ieee754_powf+0x516>
 80151b4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80151b8:	e568      	b.n	8014c8c <__ieee754_powf+0x30>
 80151ba:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80151f4 <__ieee754_powf+0x598>
 80151be:	e565      	b.n	8014c8c <__ieee754_powf+0x30>
 80151c0:	eeb0 0a48 	vmov.f32	s0, s16
 80151c4:	e562      	b.n	8014c8c <__ieee754_powf+0x30>
 80151c6:	2700      	movs	r7, #0
 80151c8:	e58d      	b.n	8014ce6 <__ieee754_powf+0x8a>
 80151ca:	bf00      	nop
 80151cc:	007fffff 	.word	0x007fffff
 80151d0:	35bfbe8c 	.word	0x35bfbe8c
 80151d4:	3f317200 	.word	0x3f317200
 80151d8:	3f317218 	.word	0x3f317218
 80151dc:	b5ddea0e 	.word	0xb5ddea0e
 80151e0:	3331bb4c 	.word	0x3331bb4c
 80151e4:	388ab355 	.word	0x388ab355
 80151e8:	bb360b61 	.word	0xbb360b61
 80151ec:	3e2aaaab 	.word	0x3e2aaaab
 80151f0:	43160000 	.word	0x43160000
 80151f4:	00000000 	.word	0x00000000

080151f8 <__ieee754_rem_pio2f>:
 80151f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80151fa:	ee10 6a10 	vmov	r6, s0
 80151fe:	4b8e      	ldr	r3, [pc, #568]	; (8015438 <__ieee754_rem_pio2f+0x240>)
 8015200:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8015204:	429d      	cmp	r5, r3
 8015206:	b087      	sub	sp, #28
 8015208:	eef0 7a40 	vmov.f32	s15, s0
 801520c:	4604      	mov	r4, r0
 801520e:	dc05      	bgt.n	801521c <__ieee754_rem_pio2f+0x24>
 8015210:	2300      	movs	r3, #0
 8015212:	ed80 0a00 	vstr	s0, [r0]
 8015216:	6043      	str	r3, [r0, #4]
 8015218:	2000      	movs	r0, #0
 801521a:	e01a      	b.n	8015252 <__ieee754_rem_pio2f+0x5a>
 801521c:	4b87      	ldr	r3, [pc, #540]	; (801543c <__ieee754_rem_pio2f+0x244>)
 801521e:	429d      	cmp	r5, r3
 8015220:	dc46      	bgt.n	80152b0 <__ieee754_rem_pio2f+0xb8>
 8015222:	2e00      	cmp	r6, #0
 8015224:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8015440 <__ieee754_rem_pio2f+0x248>
 8015228:	4b86      	ldr	r3, [pc, #536]	; (8015444 <__ieee754_rem_pio2f+0x24c>)
 801522a:	f025 050f 	bic.w	r5, r5, #15
 801522e:	dd1f      	ble.n	8015270 <__ieee754_rem_pio2f+0x78>
 8015230:	429d      	cmp	r5, r3
 8015232:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015236:	d00e      	beq.n	8015256 <__ieee754_rem_pio2f+0x5e>
 8015238:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8015448 <__ieee754_rem_pio2f+0x250>
 801523c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8015240:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015244:	ed80 0a00 	vstr	s0, [r0]
 8015248:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801524c:	2001      	movs	r0, #1
 801524e:	edc4 7a01 	vstr	s15, [r4, #4]
 8015252:	b007      	add	sp, #28
 8015254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015256:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 801544c <__ieee754_rem_pio2f+0x254>
 801525a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8015450 <__ieee754_rem_pio2f+0x258>
 801525e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015262:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8015266:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801526a:	edc0 6a00 	vstr	s13, [r0]
 801526e:	e7eb      	b.n	8015248 <__ieee754_rem_pio2f+0x50>
 8015270:	429d      	cmp	r5, r3
 8015272:	ee77 7a80 	vadd.f32	s15, s15, s0
 8015276:	d00e      	beq.n	8015296 <__ieee754_rem_pio2f+0x9e>
 8015278:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8015448 <__ieee754_rem_pio2f+0x250>
 801527c:	ee37 0a87 	vadd.f32	s0, s15, s14
 8015280:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015284:	ed80 0a00 	vstr	s0, [r0]
 8015288:	ee77 7a87 	vadd.f32	s15, s15, s14
 801528c:	f04f 30ff 	mov.w	r0, #4294967295
 8015290:	edc4 7a01 	vstr	s15, [r4, #4]
 8015294:	e7dd      	b.n	8015252 <__ieee754_rem_pio2f+0x5a>
 8015296:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 801544c <__ieee754_rem_pio2f+0x254>
 801529a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8015450 <__ieee754_rem_pio2f+0x258>
 801529e:	ee77 7a80 	vadd.f32	s15, s15, s0
 80152a2:	ee77 6a87 	vadd.f32	s13, s15, s14
 80152a6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80152aa:	edc0 6a00 	vstr	s13, [r0]
 80152ae:	e7eb      	b.n	8015288 <__ieee754_rem_pio2f+0x90>
 80152b0:	4b68      	ldr	r3, [pc, #416]	; (8015454 <__ieee754_rem_pio2f+0x25c>)
 80152b2:	429d      	cmp	r5, r3
 80152b4:	dc72      	bgt.n	801539c <__ieee754_rem_pio2f+0x1a4>
 80152b6:	f7fe f9bb 	bl	8013630 <fabsf>
 80152ba:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8015458 <__ieee754_rem_pio2f+0x260>
 80152be:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80152c2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80152c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80152ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80152ce:	ee17 0a90 	vmov	r0, s15
 80152d2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8015440 <__ieee754_rem_pio2f+0x248>
 80152d6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80152da:	281f      	cmp	r0, #31
 80152dc:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8015448 <__ieee754_rem_pio2f+0x250>
 80152e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80152e4:	eeb1 6a47 	vneg.f32	s12, s14
 80152e8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80152ec:	ee16 2a90 	vmov	r2, s13
 80152f0:	dc1c      	bgt.n	801532c <__ieee754_rem_pio2f+0x134>
 80152f2:	495a      	ldr	r1, [pc, #360]	; (801545c <__ieee754_rem_pio2f+0x264>)
 80152f4:	1e47      	subs	r7, r0, #1
 80152f6:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80152fa:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80152fe:	428b      	cmp	r3, r1
 8015300:	d014      	beq.n	801532c <__ieee754_rem_pio2f+0x134>
 8015302:	6022      	str	r2, [r4, #0]
 8015304:	ed94 7a00 	vldr	s14, [r4]
 8015308:	ee30 0a47 	vsub.f32	s0, s0, s14
 801530c:	2e00      	cmp	r6, #0
 801530e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015312:	ed84 0a01 	vstr	s0, [r4, #4]
 8015316:	da9c      	bge.n	8015252 <__ieee754_rem_pio2f+0x5a>
 8015318:	eeb1 7a47 	vneg.f32	s14, s14
 801531c:	eeb1 0a40 	vneg.f32	s0, s0
 8015320:	ed84 7a00 	vstr	s14, [r4]
 8015324:	ed84 0a01 	vstr	s0, [r4, #4]
 8015328:	4240      	negs	r0, r0
 801532a:	e792      	b.n	8015252 <__ieee754_rem_pio2f+0x5a>
 801532c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8015330:	15eb      	asrs	r3, r5, #23
 8015332:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8015336:	2d08      	cmp	r5, #8
 8015338:	dde3      	ble.n	8015302 <__ieee754_rem_pio2f+0x10a>
 801533a:	eddf 7a44 	vldr	s15, [pc, #272]	; 801544c <__ieee754_rem_pio2f+0x254>
 801533e:	eddf 5a44 	vldr	s11, [pc, #272]	; 8015450 <__ieee754_rem_pio2f+0x258>
 8015342:	eef0 6a40 	vmov.f32	s13, s0
 8015346:	eee6 6a27 	vfma.f32	s13, s12, s15
 801534a:	ee30 0a66 	vsub.f32	s0, s0, s13
 801534e:	eea6 0a27 	vfma.f32	s0, s12, s15
 8015352:	eef0 7a40 	vmov.f32	s15, s0
 8015356:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801535a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801535e:	ee15 2a90 	vmov	r2, s11
 8015362:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8015366:	1a5b      	subs	r3, r3, r1
 8015368:	2b19      	cmp	r3, #25
 801536a:	dc04      	bgt.n	8015376 <__ieee754_rem_pio2f+0x17e>
 801536c:	edc4 5a00 	vstr	s11, [r4]
 8015370:	eeb0 0a66 	vmov.f32	s0, s13
 8015374:	e7c6      	b.n	8015304 <__ieee754_rem_pio2f+0x10c>
 8015376:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8015460 <__ieee754_rem_pio2f+0x268>
 801537a:	eeb0 0a66 	vmov.f32	s0, s13
 801537e:	eea6 0a25 	vfma.f32	s0, s12, s11
 8015382:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8015386:	eddf 6a37 	vldr	s13, [pc, #220]	; 8015464 <__ieee754_rem_pio2f+0x26c>
 801538a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801538e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8015392:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015396:	ed84 7a00 	vstr	s14, [r4]
 801539a:	e7b3      	b.n	8015304 <__ieee754_rem_pio2f+0x10c>
 801539c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80153a0:	db06      	blt.n	80153b0 <__ieee754_rem_pio2f+0x1b8>
 80153a2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80153a6:	edc0 7a01 	vstr	s15, [r0, #4]
 80153aa:	edc0 7a00 	vstr	s15, [r0]
 80153ae:	e733      	b.n	8015218 <__ieee754_rem_pio2f+0x20>
 80153b0:	15ea      	asrs	r2, r5, #23
 80153b2:	3a86      	subs	r2, #134	; 0x86
 80153b4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80153b8:	ee07 3a90 	vmov	s15, r3
 80153bc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80153c0:	eddf 6a29 	vldr	s13, [pc, #164]	; 8015468 <__ieee754_rem_pio2f+0x270>
 80153c4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80153c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80153cc:	ed8d 7a03 	vstr	s14, [sp, #12]
 80153d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80153d4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80153d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80153dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80153e0:	ed8d 7a04 	vstr	s14, [sp, #16]
 80153e4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80153e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80153ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153f0:	edcd 7a05 	vstr	s15, [sp, #20]
 80153f4:	d11e      	bne.n	8015434 <__ieee754_rem_pio2f+0x23c>
 80153f6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80153fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153fe:	bf14      	ite	ne
 8015400:	2302      	movne	r3, #2
 8015402:	2301      	moveq	r3, #1
 8015404:	4919      	ldr	r1, [pc, #100]	; (801546c <__ieee754_rem_pio2f+0x274>)
 8015406:	9101      	str	r1, [sp, #4]
 8015408:	2102      	movs	r1, #2
 801540a:	9100      	str	r1, [sp, #0]
 801540c:	a803      	add	r0, sp, #12
 801540e:	4621      	mov	r1, r4
 8015410:	f000 ff74 	bl	80162fc <__kernel_rem_pio2f>
 8015414:	2e00      	cmp	r6, #0
 8015416:	f6bf af1c 	bge.w	8015252 <__ieee754_rem_pio2f+0x5a>
 801541a:	edd4 7a00 	vldr	s15, [r4]
 801541e:	eef1 7a67 	vneg.f32	s15, s15
 8015422:	edc4 7a00 	vstr	s15, [r4]
 8015426:	edd4 7a01 	vldr	s15, [r4, #4]
 801542a:	eef1 7a67 	vneg.f32	s15, s15
 801542e:	edc4 7a01 	vstr	s15, [r4, #4]
 8015432:	e779      	b.n	8015328 <__ieee754_rem_pio2f+0x130>
 8015434:	2303      	movs	r3, #3
 8015436:	e7e5      	b.n	8015404 <__ieee754_rem_pio2f+0x20c>
 8015438:	3f490fd8 	.word	0x3f490fd8
 801543c:	4016cbe3 	.word	0x4016cbe3
 8015440:	3fc90f80 	.word	0x3fc90f80
 8015444:	3fc90fd0 	.word	0x3fc90fd0
 8015448:	37354443 	.word	0x37354443
 801544c:	37354400 	.word	0x37354400
 8015450:	2e85a308 	.word	0x2e85a308
 8015454:	43490f80 	.word	0x43490f80
 8015458:	3f22f984 	.word	0x3f22f984
 801545c:	080186d0 	.word	0x080186d0
 8015460:	2e85a300 	.word	0x2e85a300
 8015464:	248d3132 	.word	0x248d3132
 8015468:	43800000 	.word	0x43800000
 801546c:	08018750 	.word	0x08018750

08015470 <__ieee754_sqrtf>:
 8015470:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8015474:	4770      	bx	lr
	...

08015478 <__kernel_cos>:
 8015478:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801547c:	ec57 6b10 	vmov	r6, r7, d0
 8015480:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8015484:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8015488:	ed8d 1b00 	vstr	d1, [sp]
 801548c:	da07      	bge.n	801549e <__kernel_cos+0x26>
 801548e:	ee10 0a10 	vmov	r0, s0
 8015492:	4639      	mov	r1, r7
 8015494:	f7eb fb80 	bl	8000b98 <__aeabi_d2iz>
 8015498:	2800      	cmp	r0, #0
 801549a:	f000 8088 	beq.w	80155ae <__kernel_cos+0x136>
 801549e:	4632      	mov	r2, r6
 80154a0:	463b      	mov	r3, r7
 80154a2:	4630      	mov	r0, r6
 80154a4:	4639      	mov	r1, r7
 80154a6:	f7eb f8c7 	bl	8000638 <__aeabi_dmul>
 80154aa:	4b51      	ldr	r3, [pc, #324]	; (80155f0 <__kernel_cos+0x178>)
 80154ac:	2200      	movs	r2, #0
 80154ae:	4604      	mov	r4, r0
 80154b0:	460d      	mov	r5, r1
 80154b2:	f7eb f8c1 	bl	8000638 <__aeabi_dmul>
 80154b6:	a340      	add	r3, pc, #256	; (adr r3, 80155b8 <__kernel_cos+0x140>)
 80154b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154bc:	4682      	mov	sl, r0
 80154be:	468b      	mov	fp, r1
 80154c0:	4620      	mov	r0, r4
 80154c2:	4629      	mov	r1, r5
 80154c4:	f7eb f8b8 	bl	8000638 <__aeabi_dmul>
 80154c8:	a33d      	add	r3, pc, #244	; (adr r3, 80155c0 <__kernel_cos+0x148>)
 80154ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154ce:	f7ea fefd 	bl	80002cc <__adddf3>
 80154d2:	4622      	mov	r2, r4
 80154d4:	462b      	mov	r3, r5
 80154d6:	f7eb f8af 	bl	8000638 <__aeabi_dmul>
 80154da:	a33b      	add	r3, pc, #236	; (adr r3, 80155c8 <__kernel_cos+0x150>)
 80154dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154e0:	f7ea fef2 	bl	80002c8 <__aeabi_dsub>
 80154e4:	4622      	mov	r2, r4
 80154e6:	462b      	mov	r3, r5
 80154e8:	f7eb f8a6 	bl	8000638 <__aeabi_dmul>
 80154ec:	a338      	add	r3, pc, #224	; (adr r3, 80155d0 <__kernel_cos+0x158>)
 80154ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154f2:	f7ea feeb 	bl	80002cc <__adddf3>
 80154f6:	4622      	mov	r2, r4
 80154f8:	462b      	mov	r3, r5
 80154fa:	f7eb f89d 	bl	8000638 <__aeabi_dmul>
 80154fe:	a336      	add	r3, pc, #216	; (adr r3, 80155d8 <__kernel_cos+0x160>)
 8015500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015504:	f7ea fee0 	bl	80002c8 <__aeabi_dsub>
 8015508:	4622      	mov	r2, r4
 801550a:	462b      	mov	r3, r5
 801550c:	f7eb f894 	bl	8000638 <__aeabi_dmul>
 8015510:	a333      	add	r3, pc, #204	; (adr r3, 80155e0 <__kernel_cos+0x168>)
 8015512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015516:	f7ea fed9 	bl	80002cc <__adddf3>
 801551a:	4622      	mov	r2, r4
 801551c:	462b      	mov	r3, r5
 801551e:	f7eb f88b 	bl	8000638 <__aeabi_dmul>
 8015522:	4622      	mov	r2, r4
 8015524:	462b      	mov	r3, r5
 8015526:	f7eb f887 	bl	8000638 <__aeabi_dmul>
 801552a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801552e:	4604      	mov	r4, r0
 8015530:	460d      	mov	r5, r1
 8015532:	4630      	mov	r0, r6
 8015534:	4639      	mov	r1, r7
 8015536:	f7eb f87f 	bl	8000638 <__aeabi_dmul>
 801553a:	460b      	mov	r3, r1
 801553c:	4602      	mov	r2, r0
 801553e:	4629      	mov	r1, r5
 8015540:	4620      	mov	r0, r4
 8015542:	f7ea fec1 	bl	80002c8 <__aeabi_dsub>
 8015546:	4b2b      	ldr	r3, [pc, #172]	; (80155f4 <__kernel_cos+0x17c>)
 8015548:	4598      	cmp	r8, r3
 801554a:	4606      	mov	r6, r0
 801554c:	460f      	mov	r7, r1
 801554e:	dc10      	bgt.n	8015572 <__kernel_cos+0xfa>
 8015550:	4602      	mov	r2, r0
 8015552:	460b      	mov	r3, r1
 8015554:	4650      	mov	r0, sl
 8015556:	4659      	mov	r1, fp
 8015558:	f7ea feb6 	bl	80002c8 <__aeabi_dsub>
 801555c:	460b      	mov	r3, r1
 801555e:	4926      	ldr	r1, [pc, #152]	; (80155f8 <__kernel_cos+0x180>)
 8015560:	4602      	mov	r2, r0
 8015562:	2000      	movs	r0, #0
 8015564:	f7ea feb0 	bl	80002c8 <__aeabi_dsub>
 8015568:	ec41 0b10 	vmov	d0, r0, r1
 801556c:	b003      	add	sp, #12
 801556e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015572:	4b22      	ldr	r3, [pc, #136]	; (80155fc <__kernel_cos+0x184>)
 8015574:	4920      	ldr	r1, [pc, #128]	; (80155f8 <__kernel_cos+0x180>)
 8015576:	4598      	cmp	r8, r3
 8015578:	bfcc      	ite	gt
 801557a:	4d21      	ldrgt	r5, [pc, #132]	; (8015600 <__kernel_cos+0x188>)
 801557c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8015580:	2400      	movs	r4, #0
 8015582:	4622      	mov	r2, r4
 8015584:	462b      	mov	r3, r5
 8015586:	2000      	movs	r0, #0
 8015588:	f7ea fe9e 	bl	80002c8 <__aeabi_dsub>
 801558c:	4622      	mov	r2, r4
 801558e:	4680      	mov	r8, r0
 8015590:	4689      	mov	r9, r1
 8015592:	462b      	mov	r3, r5
 8015594:	4650      	mov	r0, sl
 8015596:	4659      	mov	r1, fp
 8015598:	f7ea fe96 	bl	80002c8 <__aeabi_dsub>
 801559c:	4632      	mov	r2, r6
 801559e:	463b      	mov	r3, r7
 80155a0:	f7ea fe92 	bl	80002c8 <__aeabi_dsub>
 80155a4:	4602      	mov	r2, r0
 80155a6:	460b      	mov	r3, r1
 80155a8:	4640      	mov	r0, r8
 80155aa:	4649      	mov	r1, r9
 80155ac:	e7da      	b.n	8015564 <__kernel_cos+0xec>
 80155ae:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80155e8 <__kernel_cos+0x170>
 80155b2:	e7db      	b.n	801556c <__kernel_cos+0xf4>
 80155b4:	f3af 8000 	nop.w
 80155b8:	be8838d4 	.word	0xbe8838d4
 80155bc:	bda8fae9 	.word	0xbda8fae9
 80155c0:	bdb4b1c4 	.word	0xbdb4b1c4
 80155c4:	3e21ee9e 	.word	0x3e21ee9e
 80155c8:	809c52ad 	.word	0x809c52ad
 80155cc:	3e927e4f 	.word	0x3e927e4f
 80155d0:	19cb1590 	.word	0x19cb1590
 80155d4:	3efa01a0 	.word	0x3efa01a0
 80155d8:	16c15177 	.word	0x16c15177
 80155dc:	3f56c16c 	.word	0x3f56c16c
 80155e0:	5555554c 	.word	0x5555554c
 80155e4:	3fa55555 	.word	0x3fa55555
 80155e8:	00000000 	.word	0x00000000
 80155ec:	3ff00000 	.word	0x3ff00000
 80155f0:	3fe00000 	.word	0x3fe00000
 80155f4:	3fd33332 	.word	0x3fd33332
 80155f8:	3ff00000 	.word	0x3ff00000
 80155fc:	3fe90000 	.word	0x3fe90000
 8015600:	3fd20000 	.word	0x3fd20000
 8015604:	00000000 	.word	0x00000000

08015608 <__kernel_rem_pio2>:
 8015608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801560c:	ed2d 8b02 	vpush	{d8}
 8015610:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8015614:	f112 0f14 	cmn.w	r2, #20
 8015618:	9308      	str	r3, [sp, #32]
 801561a:	9101      	str	r1, [sp, #4]
 801561c:	4bc4      	ldr	r3, [pc, #784]	; (8015930 <__kernel_rem_pio2+0x328>)
 801561e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8015620:	900b      	str	r0, [sp, #44]	; 0x2c
 8015622:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015626:	9302      	str	r3, [sp, #8]
 8015628:	9b08      	ldr	r3, [sp, #32]
 801562a:	f103 33ff 	add.w	r3, r3, #4294967295
 801562e:	bfa8      	it	ge
 8015630:	1ed4      	subge	r4, r2, #3
 8015632:	9306      	str	r3, [sp, #24]
 8015634:	bfb2      	itee	lt
 8015636:	2400      	movlt	r4, #0
 8015638:	2318      	movge	r3, #24
 801563a:	fb94 f4f3 	sdivge	r4, r4, r3
 801563e:	f06f 0317 	mvn.w	r3, #23
 8015642:	fb04 3303 	mla	r3, r4, r3, r3
 8015646:	eb03 0a02 	add.w	sl, r3, r2
 801564a:	9b02      	ldr	r3, [sp, #8]
 801564c:	9a06      	ldr	r2, [sp, #24]
 801564e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8015920 <__kernel_rem_pio2+0x318>
 8015652:	eb03 0802 	add.w	r8, r3, r2
 8015656:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8015658:	1aa7      	subs	r7, r4, r2
 801565a:	ae22      	add	r6, sp, #136	; 0x88
 801565c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8015660:	2500      	movs	r5, #0
 8015662:	4545      	cmp	r5, r8
 8015664:	dd13      	ble.n	801568e <__kernel_rem_pio2+0x86>
 8015666:	9b08      	ldr	r3, [sp, #32]
 8015668:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8015920 <__kernel_rem_pio2+0x318>
 801566c:	aa22      	add	r2, sp, #136	; 0x88
 801566e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8015672:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8015676:	f04f 0800 	mov.w	r8, #0
 801567a:	9b02      	ldr	r3, [sp, #8]
 801567c:	4598      	cmp	r8, r3
 801567e:	dc2f      	bgt.n	80156e0 <__kernel_rem_pio2+0xd8>
 8015680:	ed8d 8b04 	vstr	d8, [sp, #16]
 8015684:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8015688:	462f      	mov	r7, r5
 801568a:	2600      	movs	r6, #0
 801568c:	e01b      	b.n	80156c6 <__kernel_rem_pio2+0xbe>
 801568e:	42ef      	cmn	r7, r5
 8015690:	d407      	bmi.n	80156a2 <__kernel_rem_pio2+0x9a>
 8015692:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8015696:	f7ea ff65 	bl	8000564 <__aeabi_i2d>
 801569a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801569e:	3501      	adds	r5, #1
 80156a0:	e7df      	b.n	8015662 <__kernel_rem_pio2+0x5a>
 80156a2:	ec51 0b18 	vmov	r0, r1, d8
 80156a6:	e7f8      	b.n	801569a <__kernel_rem_pio2+0x92>
 80156a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80156ac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80156b0:	f7ea ffc2 	bl	8000638 <__aeabi_dmul>
 80156b4:	4602      	mov	r2, r0
 80156b6:	460b      	mov	r3, r1
 80156b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80156bc:	f7ea fe06 	bl	80002cc <__adddf3>
 80156c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80156c4:	3601      	adds	r6, #1
 80156c6:	9b06      	ldr	r3, [sp, #24]
 80156c8:	429e      	cmp	r6, r3
 80156ca:	f1a7 0708 	sub.w	r7, r7, #8
 80156ce:	ddeb      	ble.n	80156a8 <__kernel_rem_pio2+0xa0>
 80156d0:	ed9d 7b04 	vldr	d7, [sp, #16]
 80156d4:	f108 0801 	add.w	r8, r8, #1
 80156d8:	ecab 7b02 	vstmia	fp!, {d7}
 80156dc:	3508      	adds	r5, #8
 80156de:	e7cc      	b.n	801567a <__kernel_rem_pio2+0x72>
 80156e0:	9b02      	ldr	r3, [sp, #8]
 80156e2:	aa0e      	add	r2, sp, #56	; 0x38
 80156e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80156e8:	930d      	str	r3, [sp, #52]	; 0x34
 80156ea:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80156ec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80156f0:	9c02      	ldr	r4, [sp, #8]
 80156f2:	930c      	str	r3, [sp, #48]	; 0x30
 80156f4:	00e3      	lsls	r3, r4, #3
 80156f6:	930a      	str	r3, [sp, #40]	; 0x28
 80156f8:	ab9a      	add	r3, sp, #616	; 0x268
 80156fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80156fe:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8015702:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8015706:	ab72      	add	r3, sp, #456	; 0x1c8
 8015708:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 801570c:	46c3      	mov	fp, r8
 801570e:	46a1      	mov	r9, r4
 8015710:	f1b9 0f00 	cmp.w	r9, #0
 8015714:	f1a5 0508 	sub.w	r5, r5, #8
 8015718:	dc77      	bgt.n	801580a <__kernel_rem_pio2+0x202>
 801571a:	ec47 6b10 	vmov	d0, r6, r7
 801571e:	4650      	mov	r0, sl
 8015720:	f001 f98a 	bl	8016a38 <scalbn>
 8015724:	ec57 6b10 	vmov	r6, r7, d0
 8015728:	2200      	movs	r2, #0
 801572a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801572e:	ee10 0a10 	vmov	r0, s0
 8015732:	4639      	mov	r1, r7
 8015734:	f7ea ff80 	bl	8000638 <__aeabi_dmul>
 8015738:	ec41 0b10 	vmov	d0, r0, r1
 801573c:	f001 f8fc 	bl	8016938 <floor>
 8015740:	4b7c      	ldr	r3, [pc, #496]	; (8015934 <__kernel_rem_pio2+0x32c>)
 8015742:	ec51 0b10 	vmov	r0, r1, d0
 8015746:	2200      	movs	r2, #0
 8015748:	f7ea ff76 	bl	8000638 <__aeabi_dmul>
 801574c:	4602      	mov	r2, r0
 801574e:	460b      	mov	r3, r1
 8015750:	4630      	mov	r0, r6
 8015752:	4639      	mov	r1, r7
 8015754:	f7ea fdb8 	bl	80002c8 <__aeabi_dsub>
 8015758:	460f      	mov	r7, r1
 801575a:	4606      	mov	r6, r0
 801575c:	f7eb fa1c 	bl	8000b98 <__aeabi_d2iz>
 8015760:	9004      	str	r0, [sp, #16]
 8015762:	f7ea feff 	bl	8000564 <__aeabi_i2d>
 8015766:	4602      	mov	r2, r0
 8015768:	460b      	mov	r3, r1
 801576a:	4630      	mov	r0, r6
 801576c:	4639      	mov	r1, r7
 801576e:	f7ea fdab 	bl	80002c8 <__aeabi_dsub>
 8015772:	f1ba 0f00 	cmp.w	sl, #0
 8015776:	4606      	mov	r6, r0
 8015778:	460f      	mov	r7, r1
 801577a:	dd6d      	ble.n	8015858 <__kernel_rem_pio2+0x250>
 801577c:	1e62      	subs	r2, r4, #1
 801577e:	ab0e      	add	r3, sp, #56	; 0x38
 8015780:	9d04      	ldr	r5, [sp, #16]
 8015782:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8015786:	f1ca 0118 	rsb	r1, sl, #24
 801578a:	fa40 f301 	asr.w	r3, r0, r1
 801578e:	441d      	add	r5, r3
 8015790:	408b      	lsls	r3, r1
 8015792:	1ac0      	subs	r0, r0, r3
 8015794:	ab0e      	add	r3, sp, #56	; 0x38
 8015796:	9504      	str	r5, [sp, #16]
 8015798:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 801579c:	f1ca 0317 	rsb	r3, sl, #23
 80157a0:	fa40 fb03 	asr.w	fp, r0, r3
 80157a4:	f1bb 0f00 	cmp.w	fp, #0
 80157a8:	dd65      	ble.n	8015876 <__kernel_rem_pio2+0x26e>
 80157aa:	9b04      	ldr	r3, [sp, #16]
 80157ac:	2200      	movs	r2, #0
 80157ae:	3301      	adds	r3, #1
 80157b0:	9304      	str	r3, [sp, #16]
 80157b2:	4615      	mov	r5, r2
 80157b4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80157b8:	4294      	cmp	r4, r2
 80157ba:	f300 809c 	bgt.w	80158f6 <__kernel_rem_pio2+0x2ee>
 80157be:	f1ba 0f00 	cmp.w	sl, #0
 80157c2:	dd07      	ble.n	80157d4 <__kernel_rem_pio2+0x1cc>
 80157c4:	f1ba 0f01 	cmp.w	sl, #1
 80157c8:	f000 80c0 	beq.w	801594c <__kernel_rem_pio2+0x344>
 80157cc:	f1ba 0f02 	cmp.w	sl, #2
 80157d0:	f000 80c6 	beq.w	8015960 <__kernel_rem_pio2+0x358>
 80157d4:	f1bb 0f02 	cmp.w	fp, #2
 80157d8:	d14d      	bne.n	8015876 <__kernel_rem_pio2+0x26e>
 80157da:	4632      	mov	r2, r6
 80157dc:	463b      	mov	r3, r7
 80157de:	4956      	ldr	r1, [pc, #344]	; (8015938 <__kernel_rem_pio2+0x330>)
 80157e0:	2000      	movs	r0, #0
 80157e2:	f7ea fd71 	bl	80002c8 <__aeabi_dsub>
 80157e6:	4606      	mov	r6, r0
 80157e8:	460f      	mov	r7, r1
 80157ea:	2d00      	cmp	r5, #0
 80157ec:	d043      	beq.n	8015876 <__kernel_rem_pio2+0x26e>
 80157ee:	4650      	mov	r0, sl
 80157f0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8015928 <__kernel_rem_pio2+0x320>
 80157f4:	f001 f920 	bl	8016a38 <scalbn>
 80157f8:	4630      	mov	r0, r6
 80157fa:	4639      	mov	r1, r7
 80157fc:	ec53 2b10 	vmov	r2, r3, d0
 8015800:	f7ea fd62 	bl	80002c8 <__aeabi_dsub>
 8015804:	4606      	mov	r6, r0
 8015806:	460f      	mov	r7, r1
 8015808:	e035      	b.n	8015876 <__kernel_rem_pio2+0x26e>
 801580a:	4b4c      	ldr	r3, [pc, #304]	; (801593c <__kernel_rem_pio2+0x334>)
 801580c:	2200      	movs	r2, #0
 801580e:	4630      	mov	r0, r6
 8015810:	4639      	mov	r1, r7
 8015812:	f7ea ff11 	bl	8000638 <__aeabi_dmul>
 8015816:	f7eb f9bf 	bl	8000b98 <__aeabi_d2iz>
 801581a:	f7ea fea3 	bl	8000564 <__aeabi_i2d>
 801581e:	4602      	mov	r2, r0
 8015820:	460b      	mov	r3, r1
 8015822:	ec43 2b18 	vmov	d8, r2, r3
 8015826:	4b46      	ldr	r3, [pc, #280]	; (8015940 <__kernel_rem_pio2+0x338>)
 8015828:	2200      	movs	r2, #0
 801582a:	f7ea ff05 	bl	8000638 <__aeabi_dmul>
 801582e:	4602      	mov	r2, r0
 8015830:	460b      	mov	r3, r1
 8015832:	4630      	mov	r0, r6
 8015834:	4639      	mov	r1, r7
 8015836:	f7ea fd47 	bl	80002c8 <__aeabi_dsub>
 801583a:	f7eb f9ad 	bl	8000b98 <__aeabi_d2iz>
 801583e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015842:	f84b 0b04 	str.w	r0, [fp], #4
 8015846:	ec51 0b18 	vmov	r0, r1, d8
 801584a:	f7ea fd3f 	bl	80002cc <__adddf3>
 801584e:	f109 39ff 	add.w	r9, r9, #4294967295
 8015852:	4606      	mov	r6, r0
 8015854:	460f      	mov	r7, r1
 8015856:	e75b      	b.n	8015710 <__kernel_rem_pio2+0x108>
 8015858:	d106      	bne.n	8015868 <__kernel_rem_pio2+0x260>
 801585a:	1e63      	subs	r3, r4, #1
 801585c:	aa0e      	add	r2, sp, #56	; 0x38
 801585e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8015862:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8015866:	e79d      	b.n	80157a4 <__kernel_rem_pio2+0x19c>
 8015868:	4b36      	ldr	r3, [pc, #216]	; (8015944 <__kernel_rem_pio2+0x33c>)
 801586a:	2200      	movs	r2, #0
 801586c:	f7eb f96a 	bl	8000b44 <__aeabi_dcmpge>
 8015870:	2800      	cmp	r0, #0
 8015872:	d13d      	bne.n	80158f0 <__kernel_rem_pio2+0x2e8>
 8015874:	4683      	mov	fp, r0
 8015876:	2200      	movs	r2, #0
 8015878:	2300      	movs	r3, #0
 801587a:	4630      	mov	r0, r6
 801587c:	4639      	mov	r1, r7
 801587e:	f7eb f943 	bl	8000b08 <__aeabi_dcmpeq>
 8015882:	2800      	cmp	r0, #0
 8015884:	f000 80c0 	beq.w	8015a08 <__kernel_rem_pio2+0x400>
 8015888:	1e65      	subs	r5, r4, #1
 801588a:	462b      	mov	r3, r5
 801588c:	2200      	movs	r2, #0
 801588e:	9902      	ldr	r1, [sp, #8]
 8015890:	428b      	cmp	r3, r1
 8015892:	da6c      	bge.n	801596e <__kernel_rem_pio2+0x366>
 8015894:	2a00      	cmp	r2, #0
 8015896:	f000 8089 	beq.w	80159ac <__kernel_rem_pio2+0x3a4>
 801589a:	ab0e      	add	r3, sp, #56	; 0x38
 801589c:	f1aa 0a18 	sub.w	sl, sl, #24
 80158a0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	f000 80ad 	beq.w	8015a04 <__kernel_rem_pio2+0x3fc>
 80158aa:	4650      	mov	r0, sl
 80158ac:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8015928 <__kernel_rem_pio2+0x320>
 80158b0:	f001 f8c2 	bl	8016a38 <scalbn>
 80158b4:	ab9a      	add	r3, sp, #616	; 0x268
 80158b6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80158ba:	ec57 6b10 	vmov	r6, r7, d0
 80158be:	00ec      	lsls	r4, r5, #3
 80158c0:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 80158c4:	46aa      	mov	sl, r5
 80158c6:	f1ba 0f00 	cmp.w	sl, #0
 80158ca:	f280 80d6 	bge.w	8015a7a <__kernel_rem_pio2+0x472>
 80158ce:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8015920 <__kernel_rem_pio2+0x318>
 80158d2:	462e      	mov	r6, r5
 80158d4:	2e00      	cmp	r6, #0
 80158d6:	f2c0 8104 	blt.w	8015ae2 <__kernel_rem_pio2+0x4da>
 80158da:	ab72      	add	r3, sp, #456	; 0x1c8
 80158dc:	ed8d 8b06 	vstr	d8, [sp, #24]
 80158e0:	f8df a064 	ldr.w	sl, [pc, #100]	; 8015948 <__kernel_rem_pio2+0x340>
 80158e4:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 80158e8:	f04f 0800 	mov.w	r8, #0
 80158ec:	1baf      	subs	r7, r5, r6
 80158ee:	e0ea      	b.n	8015ac6 <__kernel_rem_pio2+0x4be>
 80158f0:	f04f 0b02 	mov.w	fp, #2
 80158f4:	e759      	b.n	80157aa <__kernel_rem_pio2+0x1a2>
 80158f6:	f8d8 3000 	ldr.w	r3, [r8]
 80158fa:	b955      	cbnz	r5, 8015912 <__kernel_rem_pio2+0x30a>
 80158fc:	b123      	cbz	r3, 8015908 <__kernel_rem_pio2+0x300>
 80158fe:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8015902:	f8c8 3000 	str.w	r3, [r8]
 8015906:	2301      	movs	r3, #1
 8015908:	3201      	adds	r2, #1
 801590a:	f108 0804 	add.w	r8, r8, #4
 801590e:	461d      	mov	r5, r3
 8015910:	e752      	b.n	80157b8 <__kernel_rem_pio2+0x1b0>
 8015912:	1acb      	subs	r3, r1, r3
 8015914:	f8c8 3000 	str.w	r3, [r8]
 8015918:	462b      	mov	r3, r5
 801591a:	e7f5      	b.n	8015908 <__kernel_rem_pio2+0x300>
 801591c:	f3af 8000 	nop.w
	...
 801592c:	3ff00000 	.word	0x3ff00000
 8015930:	08018aa8 	.word	0x08018aa8
 8015934:	40200000 	.word	0x40200000
 8015938:	3ff00000 	.word	0x3ff00000
 801593c:	3e700000 	.word	0x3e700000
 8015940:	41700000 	.word	0x41700000
 8015944:	3fe00000 	.word	0x3fe00000
 8015948:	08018a68 	.word	0x08018a68
 801594c:	1e62      	subs	r2, r4, #1
 801594e:	ab0e      	add	r3, sp, #56	; 0x38
 8015950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015954:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8015958:	a90e      	add	r1, sp, #56	; 0x38
 801595a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801595e:	e739      	b.n	80157d4 <__kernel_rem_pio2+0x1cc>
 8015960:	1e62      	subs	r2, r4, #1
 8015962:	ab0e      	add	r3, sp, #56	; 0x38
 8015964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015968:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801596c:	e7f4      	b.n	8015958 <__kernel_rem_pio2+0x350>
 801596e:	a90e      	add	r1, sp, #56	; 0x38
 8015970:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8015974:	3b01      	subs	r3, #1
 8015976:	430a      	orrs	r2, r1
 8015978:	e789      	b.n	801588e <__kernel_rem_pio2+0x286>
 801597a:	3301      	adds	r3, #1
 801597c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8015980:	2900      	cmp	r1, #0
 8015982:	d0fa      	beq.n	801597a <__kernel_rem_pio2+0x372>
 8015984:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015986:	f502 721a 	add.w	r2, r2, #616	; 0x268
 801598a:	446a      	add	r2, sp
 801598c:	3a98      	subs	r2, #152	; 0x98
 801598e:	920a      	str	r2, [sp, #40]	; 0x28
 8015990:	9a08      	ldr	r2, [sp, #32]
 8015992:	18e3      	adds	r3, r4, r3
 8015994:	18a5      	adds	r5, r4, r2
 8015996:	aa22      	add	r2, sp, #136	; 0x88
 8015998:	f104 0801 	add.w	r8, r4, #1
 801599c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80159a0:	9304      	str	r3, [sp, #16]
 80159a2:	9b04      	ldr	r3, [sp, #16]
 80159a4:	4543      	cmp	r3, r8
 80159a6:	da04      	bge.n	80159b2 <__kernel_rem_pio2+0x3aa>
 80159a8:	461c      	mov	r4, r3
 80159aa:	e6a3      	b.n	80156f4 <__kernel_rem_pio2+0xec>
 80159ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80159ae:	2301      	movs	r3, #1
 80159b0:	e7e4      	b.n	801597c <__kernel_rem_pio2+0x374>
 80159b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80159b4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80159b8:	f7ea fdd4 	bl	8000564 <__aeabi_i2d>
 80159bc:	e8e5 0102 	strd	r0, r1, [r5], #8
 80159c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80159c2:	46ab      	mov	fp, r5
 80159c4:	461c      	mov	r4, r3
 80159c6:	f04f 0900 	mov.w	r9, #0
 80159ca:	2600      	movs	r6, #0
 80159cc:	2700      	movs	r7, #0
 80159ce:	9b06      	ldr	r3, [sp, #24]
 80159d0:	4599      	cmp	r9, r3
 80159d2:	dd06      	ble.n	80159e2 <__kernel_rem_pio2+0x3da>
 80159d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80159d6:	e8e3 6702 	strd	r6, r7, [r3], #8
 80159da:	f108 0801 	add.w	r8, r8, #1
 80159de:	930a      	str	r3, [sp, #40]	; 0x28
 80159e0:	e7df      	b.n	80159a2 <__kernel_rem_pio2+0x39a>
 80159e2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80159e6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80159ea:	f7ea fe25 	bl	8000638 <__aeabi_dmul>
 80159ee:	4602      	mov	r2, r0
 80159f0:	460b      	mov	r3, r1
 80159f2:	4630      	mov	r0, r6
 80159f4:	4639      	mov	r1, r7
 80159f6:	f7ea fc69 	bl	80002cc <__adddf3>
 80159fa:	f109 0901 	add.w	r9, r9, #1
 80159fe:	4606      	mov	r6, r0
 8015a00:	460f      	mov	r7, r1
 8015a02:	e7e4      	b.n	80159ce <__kernel_rem_pio2+0x3c6>
 8015a04:	3d01      	subs	r5, #1
 8015a06:	e748      	b.n	801589a <__kernel_rem_pio2+0x292>
 8015a08:	ec47 6b10 	vmov	d0, r6, r7
 8015a0c:	f1ca 0000 	rsb	r0, sl, #0
 8015a10:	f001 f812 	bl	8016a38 <scalbn>
 8015a14:	ec57 6b10 	vmov	r6, r7, d0
 8015a18:	4ba0      	ldr	r3, [pc, #640]	; (8015c9c <__kernel_rem_pio2+0x694>)
 8015a1a:	ee10 0a10 	vmov	r0, s0
 8015a1e:	2200      	movs	r2, #0
 8015a20:	4639      	mov	r1, r7
 8015a22:	f7eb f88f 	bl	8000b44 <__aeabi_dcmpge>
 8015a26:	b1f8      	cbz	r0, 8015a68 <__kernel_rem_pio2+0x460>
 8015a28:	4b9d      	ldr	r3, [pc, #628]	; (8015ca0 <__kernel_rem_pio2+0x698>)
 8015a2a:	2200      	movs	r2, #0
 8015a2c:	4630      	mov	r0, r6
 8015a2e:	4639      	mov	r1, r7
 8015a30:	f7ea fe02 	bl	8000638 <__aeabi_dmul>
 8015a34:	f7eb f8b0 	bl	8000b98 <__aeabi_d2iz>
 8015a38:	4680      	mov	r8, r0
 8015a3a:	f7ea fd93 	bl	8000564 <__aeabi_i2d>
 8015a3e:	4b97      	ldr	r3, [pc, #604]	; (8015c9c <__kernel_rem_pio2+0x694>)
 8015a40:	2200      	movs	r2, #0
 8015a42:	f7ea fdf9 	bl	8000638 <__aeabi_dmul>
 8015a46:	460b      	mov	r3, r1
 8015a48:	4602      	mov	r2, r0
 8015a4a:	4639      	mov	r1, r7
 8015a4c:	4630      	mov	r0, r6
 8015a4e:	f7ea fc3b 	bl	80002c8 <__aeabi_dsub>
 8015a52:	f7eb f8a1 	bl	8000b98 <__aeabi_d2iz>
 8015a56:	1c65      	adds	r5, r4, #1
 8015a58:	ab0e      	add	r3, sp, #56	; 0x38
 8015a5a:	f10a 0a18 	add.w	sl, sl, #24
 8015a5e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8015a62:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8015a66:	e720      	b.n	80158aa <__kernel_rem_pio2+0x2a2>
 8015a68:	4630      	mov	r0, r6
 8015a6a:	4639      	mov	r1, r7
 8015a6c:	f7eb f894 	bl	8000b98 <__aeabi_d2iz>
 8015a70:	ab0e      	add	r3, sp, #56	; 0x38
 8015a72:	4625      	mov	r5, r4
 8015a74:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8015a78:	e717      	b.n	80158aa <__kernel_rem_pio2+0x2a2>
 8015a7a:	ab0e      	add	r3, sp, #56	; 0x38
 8015a7c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8015a80:	f7ea fd70 	bl	8000564 <__aeabi_i2d>
 8015a84:	4632      	mov	r2, r6
 8015a86:	463b      	mov	r3, r7
 8015a88:	f7ea fdd6 	bl	8000638 <__aeabi_dmul>
 8015a8c:	4b84      	ldr	r3, [pc, #528]	; (8015ca0 <__kernel_rem_pio2+0x698>)
 8015a8e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8015a92:	2200      	movs	r2, #0
 8015a94:	4630      	mov	r0, r6
 8015a96:	4639      	mov	r1, r7
 8015a98:	f7ea fdce 	bl	8000638 <__aeabi_dmul>
 8015a9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015aa0:	4606      	mov	r6, r0
 8015aa2:	460f      	mov	r7, r1
 8015aa4:	e70f      	b.n	80158c6 <__kernel_rem_pio2+0x2be>
 8015aa6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8015aaa:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8015aae:	f7ea fdc3 	bl	8000638 <__aeabi_dmul>
 8015ab2:	4602      	mov	r2, r0
 8015ab4:	460b      	mov	r3, r1
 8015ab6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015aba:	f7ea fc07 	bl	80002cc <__adddf3>
 8015abe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015ac2:	f108 0801 	add.w	r8, r8, #1
 8015ac6:	9b02      	ldr	r3, [sp, #8]
 8015ac8:	4598      	cmp	r8, r3
 8015aca:	dc01      	bgt.n	8015ad0 <__kernel_rem_pio2+0x4c8>
 8015acc:	45b8      	cmp	r8, r7
 8015ace:	ddea      	ble.n	8015aa6 <__kernel_rem_pio2+0x49e>
 8015ad0:	ed9d 7b06 	vldr	d7, [sp, #24]
 8015ad4:	ab4a      	add	r3, sp, #296	; 0x128
 8015ad6:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8015ada:	ed87 7b00 	vstr	d7, [r7]
 8015ade:	3e01      	subs	r6, #1
 8015ae0:	e6f8      	b.n	80158d4 <__kernel_rem_pio2+0x2cc>
 8015ae2:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8015ae4:	2b02      	cmp	r3, #2
 8015ae6:	dc0b      	bgt.n	8015b00 <__kernel_rem_pio2+0x4f8>
 8015ae8:	2b00      	cmp	r3, #0
 8015aea:	dc35      	bgt.n	8015b58 <__kernel_rem_pio2+0x550>
 8015aec:	d059      	beq.n	8015ba2 <__kernel_rem_pio2+0x59a>
 8015aee:	9b04      	ldr	r3, [sp, #16]
 8015af0:	f003 0007 	and.w	r0, r3, #7
 8015af4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8015af8:	ecbd 8b02 	vpop	{d8}
 8015afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b00:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8015b02:	2b03      	cmp	r3, #3
 8015b04:	d1f3      	bne.n	8015aee <__kernel_rem_pio2+0x4e6>
 8015b06:	ab4a      	add	r3, sp, #296	; 0x128
 8015b08:	4423      	add	r3, r4
 8015b0a:	9306      	str	r3, [sp, #24]
 8015b0c:	461c      	mov	r4, r3
 8015b0e:	469a      	mov	sl, r3
 8015b10:	9502      	str	r5, [sp, #8]
 8015b12:	9b02      	ldr	r3, [sp, #8]
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	f1aa 0a08 	sub.w	sl, sl, #8
 8015b1a:	dc6b      	bgt.n	8015bf4 <__kernel_rem_pio2+0x5ec>
 8015b1c:	46aa      	mov	sl, r5
 8015b1e:	f1ba 0f01 	cmp.w	sl, #1
 8015b22:	f1a4 0408 	sub.w	r4, r4, #8
 8015b26:	f300 8085 	bgt.w	8015c34 <__kernel_rem_pio2+0x62c>
 8015b2a:	9c06      	ldr	r4, [sp, #24]
 8015b2c:	2000      	movs	r0, #0
 8015b2e:	3408      	adds	r4, #8
 8015b30:	2100      	movs	r1, #0
 8015b32:	2d01      	cmp	r5, #1
 8015b34:	f300 809d 	bgt.w	8015c72 <__kernel_rem_pio2+0x66a>
 8015b38:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8015b3c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8015b40:	f1bb 0f00 	cmp.w	fp, #0
 8015b44:	f040 809b 	bne.w	8015c7e <__kernel_rem_pio2+0x676>
 8015b48:	9b01      	ldr	r3, [sp, #4]
 8015b4a:	e9c3 5600 	strd	r5, r6, [r3]
 8015b4e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8015b52:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8015b56:	e7ca      	b.n	8015aee <__kernel_rem_pio2+0x4e6>
 8015b58:	3408      	adds	r4, #8
 8015b5a:	ab4a      	add	r3, sp, #296	; 0x128
 8015b5c:	441c      	add	r4, r3
 8015b5e:	462e      	mov	r6, r5
 8015b60:	2000      	movs	r0, #0
 8015b62:	2100      	movs	r1, #0
 8015b64:	2e00      	cmp	r6, #0
 8015b66:	da36      	bge.n	8015bd6 <__kernel_rem_pio2+0x5ce>
 8015b68:	f1bb 0f00 	cmp.w	fp, #0
 8015b6c:	d039      	beq.n	8015be2 <__kernel_rem_pio2+0x5da>
 8015b6e:	4602      	mov	r2, r0
 8015b70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015b74:	9c01      	ldr	r4, [sp, #4]
 8015b76:	e9c4 2300 	strd	r2, r3, [r4]
 8015b7a:	4602      	mov	r2, r0
 8015b7c:	460b      	mov	r3, r1
 8015b7e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8015b82:	f7ea fba1 	bl	80002c8 <__aeabi_dsub>
 8015b86:	ae4c      	add	r6, sp, #304	; 0x130
 8015b88:	2401      	movs	r4, #1
 8015b8a:	42a5      	cmp	r5, r4
 8015b8c:	da2c      	bge.n	8015be8 <__kernel_rem_pio2+0x5e0>
 8015b8e:	f1bb 0f00 	cmp.w	fp, #0
 8015b92:	d002      	beq.n	8015b9a <__kernel_rem_pio2+0x592>
 8015b94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015b98:	4619      	mov	r1, r3
 8015b9a:	9b01      	ldr	r3, [sp, #4]
 8015b9c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8015ba0:	e7a5      	b.n	8015aee <__kernel_rem_pio2+0x4e6>
 8015ba2:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8015ba6:	eb0d 0403 	add.w	r4, sp, r3
 8015baa:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8015bae:	2000      	movs	r0, #0
 8015bb0:	2100      	movs	r1, #0
 8015bb2:	2d00      	cmp	r5, #0
 8015bb4:	da09      	bge.n	8015bca <__kernel_rem_pio2+0x5c2>
 8015bb6:	f1bb 0f00 	cmp.w	fp, #0
 8015bba:	d002      	beq.n	8015bc2 <__kernel_rem_pio2+0x5ba>
 8015bbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015bc0:	4619      	mov	r1, r3
 8015bc2:	9b01      	ldr	r3, [sp, #4]
 8015bc4:	e9c3 0100 	strd	r0, r1, [r3]
 8015bc8:	e791      	b.n	8015aee <__kernel_rem_pio2+0x4e6>
 8015bca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015bce:	f7ea fb7d 	bl	80002cc <__adddf3>
 8015bd2:	3d01      	subs	r5, #1
 8015bd4:	e7ed      	b.n	8015bb2 <__kernel_rem_pio2+0x5aa>
 8015bd6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015bda:	f7ea fb77 	bl	80002cc <__adddf3>
 8015bde:	3e01      	subs	r6, #1
 8015be0:	e7c0      	b.n	8015b64 <__kernel_rem_pio2+0x55c>
 8015be2:	4602      	mov	r2, r0
 8015be4:	460b      	mov	r3, r1
 8015be6:	e7c5      	b.n	8015b74 <__kernel_rem_pio2+0x56c>
 8015be8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8015bec:	f7ea fb6e 	bl	80002cc <__adddf3>
 8015bf0:	3401      	adds	r4, #1
 8015bf2:	e7ca      	b.n	8015b8a <__kernel_rem_pio2+0x582>
 8015bf4:	e9da 8900 	ldrd	r8, r9, [sl]
 8015bf8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8015bfc:	9b02      	ldr	r3, [sp, #8]
 8015bfe:	3b01      	subs	r3, #1
 8015c00:	9302      	str	r3, [sp, #8]
 8015c02:	4632      	mov	r2, r6
 8015c04:	463b      	mov	r3, r7
 8015c06:	4640      	mov	r0, r8
 8015c08:	4649      	mov	r1, r9
 8015c0a:	f7ea fb5f 	bl	80002cc <__adddf3>
 8015c0e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015c12:	4602      	mov	r2, r0
 8015c14:	460b      	mov	r3, r1
 8015c16:	4640      	mov	r0, r8
 8015c18:	4649      	mov	r1, r9
 8015c1a:	f7ea fb55 	bl	80002c8 <__aeabi_dsub>
 8015c1e:	4632      	mov	r2, r6
 8015c20:	463b      	mov	r3, r7
 8015c22:	f7ea fb53 	bl	80002cc <__adddf3>
 8015c26:	ed9d 7b08 	vldr	d7, [sp, #32]
 8015c2a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8015c2e:	ed8a 7b00 	vstr	d7, [sl]
 8015c32:	e76e      	b.n	8015b12 <__kernel_rem_pio2+0x50a>
 8015c34:	e9d4 8900 	ldrd	r8, r9, [r4]
 8015c38:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8015c3c:	4640      	mov	r0, r8
 8015c3e:	4632      	mov	r2, r6
 8015c40:	463b      	mov	r3, r7
 8015c42:	4649      	mov	r1, r9
 8015c44:	f7ea fb42 	bl	80002cc <__adddf3>
 8015c48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015c4c:	4602      	mov	r2, r0
 8015c4e:	460b      	mov	r3, r1
 8015c50:	4640      	mov	r0, r8
 8015c52:	4649      	mov	r1, r9
 8015c54:	f7ea fb38 	bl	80002c8 <__aeabi_dsub>
 8015c58:	4632      	mov	r2, r6
 8015c5a:	463b      	mov	r3, r7
 8015c5c:	f7ea fb36 	bl	80002cc <__adddf3>
 8015c60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015c64:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8015c68:	ed84 7b00 	vstr	d7, [r4]
 8015c6c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015c70:	e755      	b.n	8015b1e <__kernel_rem_pio2+0x516>
 8015c72:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015c76:	f7ea fb29 	bl	80002cc <__adddf3>
 8015c7a:	3d01      	subs	r5, #1
 8015c7c:	e759      	b.n	8015b32 <__kernel_rem_pio2+0x52a>
 8015c7e:	9b01      	ldr	r3, [sp, #4]
 8015c80:	9a01      	ldr	r2, [sp, #4]
 8015c82:	601d      	str	r5, [r3, #0]
 8015c84:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8015c88:	605c      	str	r4, [r3, #4]
 8015c8a:	609f      	str	r7, [r3, #8]
 8015c8c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8015c90:	60d3      	str	r3, [r2, #12]
 8015c92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015c96:	6110      	str	r0, [r2, #16]
 8015c98:	6153      	str	r3, [r2, #20]
 8015c9a:	e728      	b.n	8015aee <__kernel_rem_pio2+0x4e6>
 8015c9c:	41700000 	.word	0x41700000
 8015ca0:	3e700000 	.word	0x3e700000
 8015ca4:	00000000 	.word	0x00000000

08015ca8 <__kernel_sin>:
 8015ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cac:	ed2d 8b04 	vpush	{d8-d9}
 8015cb0:	eeb0 8a41 	vmov.f32	s16, s2
 8015cb4:	eef0 8a61 	vmov.f32	s17, s3
 8015cb8:	ec55 4b10 	vmov	r4, r5, d0
 8015cbc:	b083      	sub	sp, #12
 8015cbe:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8015cc2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8015cc6:	9001      	str	r0, [sp, #4]
 8015cc8:	da06      	bge.n	8015cd8 <__kernel_sin+0x30>
 8015cca:	ee10 0a10 	vmov	r0, s0
 8015cce:	4629      	mov	r1, r5
 8015cd0:	f7ea ff62 	bl	8000b98 <__aeabi_d2iz>
 8015cd4:	2800      	cmp	r0, #0
 8015cd6:	d051      	beq.n	8015d7c <__kernel_sin+0xd4>
 8015cd8:	4622      	mov	r2, r4
 8015cda:	462b      	mov	r3, r5
 8015cdc:	4620      	mov	r0, r4
 8015cde:	4629      	mov	r1, r5
 8015ce0:	f7ea fcaa 	bl	8000638 <__aeabi_dmul>
 8015ce4:	4682      	mov	sl, r0
 8015ce6:	468b      	mov	fp, r1
 8015ce8:	4602      	mov	r2, r0
 8015cea:	460b      	mov	r3, r1
 8015cec:	4620      	mov	r0, r4
 8015cee:	4629      	mov	r1, r5
 8015cf0:	f7ea fca2 	bl	8000638 <__aeabi_dmul>
 8015cf4:	a341      	add	r3, pc, #260	; (adr r3, 8015dfc <__kernel_sin+0x154>)
 8015cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cfa:	4680      	mov	r8, r0
 8015cfc:	4689      	mov	r9, r1
 8015cfe:	4650      	mov	r0, sl
 8015d00:	4659      	mov	r1, fp
 8015d02:	f7ea fc99 	bl	8000638 <__aeabi_dmul>
 8015d06:	a33f      	add	r3, pc, #252	; (adr r3, 8015e04 <__kernel_sin+0x15c>)
 8015d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d0c:	f7ea fadc 	bl	80002c8 <__aeabi_dsub>
 8015d10:	4652      	mov	r2, sl
 8015d12:	465b      	mov	r3, fp
 8015d14:	f7ea fc90 	bl	8000638 <__aeabi_dmul>
 8015d18:	a33c      	add	r3, pc, #240	; (adr r3, 8015e0c <__kernel_sin+0x164>)
 8015d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d1e:	f7ea fad5 	bl	80002cc <__adddf3>
 8015d22:	4652      	mov	r2, sl
 8015d24:	465b      	mov	r3, fp
 8015d26:	f7ea fc87 	bl	8000638 <__aeabi_dmul>
 8015d2a:	a33a      	add	r3, pc, #232	; (adr r3, 8015e14 <__kernel_sin+0x16c>)
 8015d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d30:	f7ea faca 	bl	80002c8 <__aeabi_dsub>
 8015d34:	4652      	mov	r2, sl
 8015d36:	465b      	mov	r3, fp
 8015d38:	f7ea fc7e 	bl	8000638 <__aeabi_dmul>
 8015d3c:	a337      	add	r3, pc, #220	; (adr r3, 8015e1c <__kernel_sin+0x174>)
 8015d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d42:	f7ea fac3 	bl	80002cc <__adddf3>
 8015d46:	9b01      	ldr	r3, [sp, #4]
 8015d48:	4606      	mov	r6, r0
 8015d4a:	460f      	mov	r7, r1
 8015d4c:	b9eb      	cbnz	r3, 8015d8a <__kernel_sin+0xe2>
 8015d4e:	4602      	mov	r2, r0
 8015d50:	460b      	mov	r3, r1
 8015d52:	4650      	mov	r0, sl
 8015d54:	4659      	mov	r1, fp
 8015d56:	f7ea fc6f 	bl	8000638 <__aeabi_dmul>
 8015d5a:	a325      	add	r3, pc, #148	; (adr r3, 8015df0 <__kernel_sin+0x148>)
 8015d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d60:	f7ea fab2 	bl	80002c8 <__aeabi_dsub>
 8015d64:	4642      	mov	r2, r8
 8015d66:	464b      	mov	r3, r9
 8015d68:	f7ea fc66 	bl	8000638 <__aeabi_dmul>
 8015d6c:	4602      	mov	r2, r0
 8015d6e:	460b      	mov	r3, r1
 8015d70:	4620      	mov	r0, r4
 8015d72:	4629      	mov	r1, r5
 8015d74:	f7ea faaa 	bl	80002cc <__adddf3>
 8015d78:	4604      	mov	r4, r0
 8015d7a:	460d      	mov	r5, r1
 8015d7c:	ec45 4b10 	vmov	d0, r4, r5
 8015d80:	b003      	add	sp, #12
 8015d82:	ecbd 8b04 	vpop	{d8-d9}
 8015d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d8a:	4b1b      	ldr	r3, [pc, #108]	; (8015df8 <__kernel_sin+0x150>)
 8015d8c:	ec51 0b18 	vmov	r0, r1, d8
 8015d90:	2200      	movs	r2, #0
 8015d92:	f7ea fc51 	bl	8000638 <__aeabi_dmul>
 8015d96:	4632      	mov	r2, r6
 8015d98:	ec41 0b19 	vmov	d9, r0, r1
 8015d9c:	463b      	mov	r3, r7
 8015d9e:	4640      	mov	r0, r8
 8015da0:	4649      	mov	r1, r9
 8015da2:	f7ea fc49 	bl	8000638 <__aeabi_dmul>
 8015da6:	4602      	mov	r2, r0
 8015da8:	460b      	mov	r3, r1
 8015daa:	ec51 0b19 	vmov	r0, r1, d9
 8015dae:	f7ea fa8b 	bl	80002c8 <__aeabi_dsub>
 8015db2:	4652      	mov	r2, sl
 8015db4:	465b      	mov	r3, fp
 8015db6:	f7ea fc3f 	bl	8000638 <__aeabi_dmul>
 8015dba:	ec53 2b18 	vmov	r2, r3, d8
 8015dbe:	f7ea fa83 	bl	80002c8 <__aeabi_dsub>
 8015dc2:	a30b      	add	r3, pc, #44	; (adr r3, 8015df0 <__kernel_sin+0x148>)
 8015dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015dc8:	4606      	mov	r6, r0
 8015dca:	460f      	mov	r7, r1
 8015dcc:	4640      	mov	r0, r8
 8015dce:	4649      	mov	r1, r9
 8015dd0:	f7ea fc32 	bl	8000638 <__aeabi_dmul>
 8015dd4:	4602      	mov	r2, r0
 8015dd6:	460b      	mov	r3, r1
 8015dd8:	4630      	mov	r0, r6
 8015dda:	4639      	mov	r1, r7
 8015ddc:	f7ea fa76 	bl	80002cc <__adddf3>
 8015de0:	4602      	mov	r2, r0
 8015de2:	460b      	mov	r3, r1
 8015de4:	4620      	mov	r0, r4
 8015de6:	4629      	mov	r1, r5
 8015de8:	f7ea fa6e 	bl	80002c8 <__aeabi_dsub>
 8015dec:	e7c4      	b.n	8015d78 <__kernel_sin+0xd0>
 8015dee:	bf00      	nop
 8015df0:	55555549 	.word	0x55555549
 8015df4:	3fc55555 	.word	0x3fc55555
 8015df8:	3fe00000 	.word	0x3fe00000
 8015dfc:	5acfd57c 	.word	0x5acfd57c
 8015e00:	3de5d93a 	.word	0x3de5d93a
 8015e04:	8a2b9ceb 	.word	0x8a2b9ceb
 8015e08:	3e5ae5e6 	.word	0x3e5ae5e6
 8015e0c:	57b1fe7d 	.word	0x57b1fe7d
 8015e10:	3ec71de3 	.word	0x3ec71de3
 8015e14:	19c161d5 	.word	0x19c161d5
 8015e18:	3f2a01a0 	.word	0x3f2a01a0
 8015e1c:	1110f8a6 	.word	0x1110f8a6
 8015e20:	3f811111 	.word	0x3f811111
 8015e24:	00000000 	.word	0x00000000

08015e28 <__kernel_tan>:
 8015e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e2c:	ed2d 8b06 	vpush	{d8-d10}
 8015e30:	ec5b ab10 	vmov	sl, fp, d0
 8015e34:	4be0      	ldr	r3, [pc, #896]	; (80161b8 <__kernel_tan+0x390>)
 8015e36:	b083      	sub	sp, #12
 8015e38:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8015e3c:	429f      	cmp	r7, r3
 8015e3e:	ec59 8b11 	vmov	r8, r9, d1
 8015e42:	4606      	mov	r6, r0
 8015e44:	f8cd b000 	str.w	fp, [sp]
 8015e48:	dc61      	bgt.n	8015f0e <__kernel_tan+0xe6>
 8015e4a:	ee10 0a10 	vmov	r0, s0
 8015e4e:	4659      	mov	r1, fp
 8015e50:	f7ea fea2 	bl	8000b98 <__aeabi_d2iz>
 8015e54:	4605      	mov	r5, r0
 8015e56:	2800      	cmp	r0, #0
 8015e58:	f040 8083 	bne.w	8015f62 <__kernel_tan+0x13a>
 8015e5c:	1c73      	adds	r3, r6, #1
 8015e5e:	4652      	mov	r2, sl
 8015e60:	4313      	orrs	r3, r2
 8015e62:	433b      	orrs	r3, r7
 8015e64:	d112      	bne.n	8015e8c <__kernel_tan+0x64>
 8015e66:	ec4b ab10 	vmov	d0, sl, fp
 8015e6a:	f7fd fa31 	bl	80132d0 <fabs>
 8015e6e:	49d3      	ldr	r1, [pc, #844]	; (80161bc <__kernel_tan+0x394>)
 8015e70:	ec53 2b10 	vmov	r2, r3, d0
 8015e74:	2000      	movs	r0, #0
 8015e76:	f7ea fd09 	bl	800088c <__aeabi_ddiv>
 8015e7a:	4682      	mov	sl, r0
 8015e7c:	468b      	mov	fp, r1
 8015e7e:	ec4b ab10 	vmov	d0, sl, fp
 8015e82:	b003      	add	sp, #12
 8015e84:	ecbd 8b06 	vpop	{d8-d10}
 8015e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e8c:	2e01      	cmp	r6, #1
 8015e8e:	d0f6      	beq.n	8015e7e <__kernel_tan+0x56>
 8015e90:	4642      	mov	r2, r8
 8015e92:	464b      	mov	r3, r9
 8015e94:	4650      	mov	r0, sl
 8015e96:	4659      	mov	r1, fp
 8015e98:	f7ea fa18 	bl	80002cc <__adddf3>
 8015e9c:	4602      	mov	r2, r0
 8015e9e:	460b      	mov	r3, r1
 8015ea0:	460f      	mov	r7, r1
 8015ea2:	2000      	movs	r0, #0
 8015ea4:	49c6      	ldr	r1, [pc, #792]	; (80161c0 <__kernel_tan+0x398>)
 8015ea6:	f7ea fcf1 	bl	800088c <__aeabi_ddiv>
 8015eaa:	e9cd 0100 	strd	r0, r1, [sp]
 8015eae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015eb2:	462e      	mov	r6, r5
 8015eb4:	4652      	mov	r2, sl
 8015eb6:	462c      	mov	r4, r5
 8015eb8:	4630      	mov	r0, r6
 8015eba:	461d      	mov	r5, r3
 8015ebc:	4639      	mov	r1, r7
 8015ebe:	465b      	mov	r3, fp
 8015ec0:	f7ea fa02 	bl	80002c8 <__aeabi_dsub>
 8015ec4:	4602      	mov	r2, r0
 8015ec6:	460b      	mov	r3, r1
 8015ec8:	4640      	mov	r0, r8
 8015eca:	4649      	mov	r1, r9
 8015ecc:	f7ea f9fc 	bl	80002c8 <__aeabi_dsub>
 8015ed0:	4632      	mov	r2, r6
 8015ed2:	462b      	mov	r3, r5
 8015ed4:	f7ea fbb0 	bl	8000638 <__aeabi_dmul>
 8015ed8:	4632      	mov	r2, r6
 8015eda:	4680      	mov	r8, r0
 8015edc:	4689      	mov	r9, r1
 8015ede:	462b      	mov	r3, r5
 8015ee0:	4630      	mov	r0, r6
 8015ee2:	4639      	mov	r1, r7
 8015ee4:	f7ea fba8 	bl	8000638 <__aeabi_dmul>
 8015ee8:	4bb4      	ldr	r3, [pc, #720]	; (80161bc <__kernel_tan+0x394>)
 8015eea:	2200      	movs	r2, #0
 8015eec:	f7ea f9ee 	bl	80002cc <__adddf3>
 8015ef0:	4602      	mov	r2, r0
 8015ef2:	460b      	mov	r3, r1
 8015ef4:	4640      	mov	r0, r8
 8015ef6:	4649      	mov	r1, r9
 8015ef8:	f7ea f9e8 	bl	80002cc <__adddf3>
 8015efc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015f00:	f7ea fb9a 	bl	8000638 <__aeabi_dmul>
 8015f04:	4622      	mov	r2, r4
 8015f06:	462b      	mov	r3, r5
 8015f08:	f7ea f9e0 	bl	80002cc <__adddf3>
 8015f0c:	e7b5      	b.n	8015e7a <__kernel_tan+0x52>
 8015f0e:	4bad      	ldr	r3, [pc, #692]	; (80161c4 <__kernel_tan+0x39c>)
 8015f10:	429f      	cmp	r7, r3
 8015f12:	dd26      	ble.n	8015f62 <__kernel_tan+0x13a>
 8015f14:	9b00      	ldr	r3, [sp, #0]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	da09      	bge.n	8015f2e <__kernel_tan+0x106>
 8015f1a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8015f1e:	469b      	mov	fp, r3
 8015f20:	ee10 aa10 	vmov	sl, s0
 8015f24:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8015f28:	ee11 8a10 	vmov	r8, s2
 8015f2c:	4699      	mov	r9, r3
 8015f2e:	4652      	mov	r2, sl
 8015f30:	465b      	mov	r3, fp
 8015f32:	a183      	add	r1, pc, #524	; (adr r1, 8016140 <__kernel_tan+0x318>)
 8015f34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f38:	f7ea f9c6 	bl	80002c8 <__aeabi_dsub>
 8015f3c:	4642      	mov	r2, r8
 8015f3e:	464b      	mov	r3, r9
 8015f40:	4604      	mov	r4, r0
 8015f42:	460d      	mov	r5, r1
 8015f44:	a180      	add	r1, pc, #512	; (adr r1, 8016148 <__kernel_tan+0x320>)
 8015f46:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015f4a:	f7ea f9bd 	bl	80002c8 <__aeabi_dsub>
 8015f4e:	4622      	mov	r2, r4
 8015f50:	462b      	mov	r3, r5
 8015f52:	f7ea f9bb 	bl	80002cc <__adddf3>
 8015f56:	f04f 0800 	mov.w	r8, #0
 8015f5a:	4682      	mov	sl, r0
 8015f5c:	468b      	mov	fp, r1
 8015f5e:	f04f 0900 	mov.w	r9, #0
 8015f62:	4652      	mov	r2, sl
 8015f64:	465b      	mov	r3, fp
 8015f66:	4650      	mov	r0, sl
 8015f68:	4659      	mov	r1, fp
 8015f6a:	f7ea fb65 	bl	8000638 <__aeabi_dmul>
 8015f6e:	4602      	mov	r2, r0
 8015f70:	460b      	mov	r3, r1
 8015f72:	ec43 2b18 	vmov	d8, r2, r3
 8015f76:	f7ea fb5f 	bl	8000638 <__aeabi_dmul>
 8015f7a:	ec53 2b18 	vmov	r2, r3, d8
 8015f7e:	4604      	mov	r4, r0
 8015f80:	460d      	mov	r5, r1
 8015f82:	4650      	mov	r0, sl
 8015f84:	4659      	mov	r1, fp
 8015f86:	f7ea fb57 	bl	8000638 <__aeabi_dmul>
 8015f8a:	a371      	add	r3, pc, #452	; (adr r3, 8016150 <__kernel_tan+0x328>)
 8015f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f90:	ec41 0b19 	vmov	d9, r0, r1
 8015f94:	4620      	mov	r0, r4
 8015f96:	4629      	mov	r1, r5
 8015f98:	f7ea fb4e 	bl	8000638 <__aeabi_dmul>
 8015f9c:	a36e      	add	r3, pc, #440	; (adr r3, 8016158 <__kernel_tan+0x330>)
 8015f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fa2:	f7ea f993 	bl	80002cc <__adddf3>
 8015fa6:	4622      	mov	r2, r4
 8015fa8:	462b      	mov	r3, r5
 8015faa:	f7ea fb45 	bl	8000638 <__aeabi_dmul>
 8015fae:	a36c      	add	r3, pc, #432	; (adr r3, 8016160 <__kernel_tan+0x338>)
 8015fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fb4:	f7ea f98a 	bl	80002cc <__adddf3>
 8015fb8:	4622      	mov	r2, r4
 8015fba:	462b      	mov	r3, r5
 8015fbc:	f7ea fb3c 	bl	8000638 <__aeabi_dmul>
 8015fc0:	a369      	add	r3, pc, #420	; (adr r3, 8016168 <__kernel_tan+0x340>)
 8015fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fc6:	f7ea f981 	bl	80002cc <__adddf3>
 8015fca:	4622      	mov	r2, r4
 8015fcc:	462b      	mov	r3, r5
 8015fce:	f7ea fb33 	bl	8000638 <__aeabi_dmul>
 8015fd2:	a367      	add	r3, pc, #412	; (adr r3, 8016170 <__kernel_tan+0x348>)
 8015fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fd8:	f7ea f978 	bl	80002cc <__adddf3>
 8015fdc:	4622      	mov	r2, r4
 8015fde:	462b      	mov	r3, r5
 8015fe0:	f7ea fb2a 	bl	8000638 <__aeabi_dmul>
 8015fe4:	a364      	add	r3, pc, #400	; (adr r3, 8016178 <__kernel_tan+0x350>)
 8015fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fea:	f7ea f96f 	bl	80002cc <__adddf3>
 8015fee:	ec53 2b18 	vmov	r2, r3, d8
 8015ff2:	f7ea fb21 	bl	8000638 <__aeabi_dmul>
 8015ff6:	a362      	add	r3, pc, #392	; (adr r3, 8016180 <__kernel_tan+0x358>)
 8015ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ffc:	ec41 0b1a 	vmov	d10, r0, r1
 8016000:	4620      	mov	r0, r4
 8016002:	4629      	mov	r1, r5
 8016004:	f7ea fb18 	bl	8000638 <__aeabi_dmul>
 8016008:	a35f      	add	r3, pc, #380	; (adr r3, 8016188 <__kernel_tan+0x360>)
 801600a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801600e:	f7ea f95d 	bl	80002cc <__adddf3>
 8016012:	4622      	mov	r2, r4
 8016014:	462b      	mov	r3, r5
 8016016:	f7ea fb0f 	bl	8000638 <__aeabi_dmul>
 801601a:	a35d      	add	r3, pc, #372	; (adr r3, 8016190 <__kernel_tan+0x368>)
 801601c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016020:	f7ea f954 	bl	80002cc <__adddf3>
 8016024:	4622      	mov	r2, r4
 8016026:	462b      	mov	r3, r5
 8016028:	f7ea fb06 	bl	8000638 <__aeabi_dmul>
 801602c:	a35a      	add	r3, pc, #360	; (adr r3, 8016198 <__kernel_tan+0x370>)
 801602e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016032:	f7ea f94b 	bl	80002cc <__adddf3>
 8016036:	4622      	mov	r2, r4
 8016038:	462b      	mov	r3, r5
 801603a:	f7ea fafd 	bl	8000638 <__aeabi_dmul>
 801603e:	a358      	add	r3, pc, #352	; (adr r3, 80161a0 <__kernel_tan+0x378>)
 8016040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016044:	f7ea f942 	bl	80002cc <__adddf3>
 8016048:	4622      	mov	r2, r4
 801604a:	462b      	mov	r3, r5
 801604c:	f7ea faf4 	bl	8000638 <__aeabi_dmul>
 8016050:	a355      	add	r3, pc, #340	; (adr r3, 80161a8 <__kernel_tan+0x380>)
 8016052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016056:	f7ea f939 	bl	80002cc <__adddf3>
 801605a:	4602      	mov	r2, r0
 801605c:	460b      	mov	r3, r1
 801605e:	ec51 0b1a 	vmov	r0, r1, d10
 8016062:	f7ea f933 	bl	80002cc <__adddf3>
 8016066:	ec53 2b19 	vmov	r2, r3, d9
 801606a:	f7ea fae5 	bl	8000638 <__aeabi_dmul>
 801606e:	4642      	mov	r2, r8
 8016070:	464b      	mov	r3, r9
 8016072:	f7ea f92b 	bl	80002cc <__adddf3>
 8016076:	ec53 2b18 	vmov	r2, r3, d8
 801607a:	f7ea fadd 	bl	8000638 <__aeabi_dmul>
 801607e:	4642      	mov	r2, r8
 8016080:	464b      	mov	r3, r9
 8016082:	f7ea f923 	bl	80002cc <__adddf3>
 8016086:	a34a      	add	r3, pc, #296	; (adr r3, 80161b0 <__kernel_tan+0x388>)
 8016088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801608c:	4604      	mov	r4, r0
 801608e:	460d      	mov	r5, r1
 8016090:	ec51 0b19 	vmov	r0, r1, d9
 8016094:	f7ea fad0 	bl	8000638 <__aeabi_dmul>
 8016098:	4622      	mov	r2, r4
 801609a:	462b      	mov	r3, r5
 801609c:	f7ea f916 	bl	80002cc <__adddf3>
 80160a0:	460b      	mov	r3, r1
 80160a2:	ec41 0b18 	vmov	d8, r0, r1
 80160a6:	4602      	mov	r2, r0
 80160a8:	4659      	mov	r1, fp
 80160aa:	4650      	mov	r0, sl
 80160ac:	f7ea f90e 	bl	80002cc <__adddf3>
 80160b0:	4b44      	ldr	r3, [pc, #272]	; (80161c4 <__kernel_tan+0x39c>)
 80160b2:	429f      	cmp	r7, r3
 80160b4:	4604      	mov	r4, r0
 80160b6:	460d      	mov	r5, r1
 80160b8:	f340 8086 	ble.w	80161c8 <__kernel_tan+0x3a0>
 80160bc:	4630      	mov	r0, r6
 80160be:	f7ea fa51 	bl	8000564 <__aeabi_i2d>
 80160c2:	4622      	mov	r2, r4
 80160c4:	4680      	mov	r8, r0
 80160c6:	4689      	mov	r9, r1
 80160c8:	462b      	mov	r3, r5
 80160ca:	4620      	mov	r0, r4
 80160cc:	4629      	mov	r1, r5
 80160ce:	f7ea fab3 	bl	8000638 <__aeabi_dmul>
 80160d2:	4642      	mov	r2, r8
 80160d4:	4606      	mov	r6, r0
 80160d6:	460f      	mov	r7, r1
 80160d8:	464b      	mov	r3, r9
 80160da:	4620      	mov	r0, r4
 80160dc:	4629      	mov	r1, r5
 80160de:	f7ea f8f5 	bl	80002cc <__adddf3>
 80160e2:	4602      	mov	r2, r0
 80160e4:	460b      	mov	r3, r1
 80160e6:	4630      	mov	r0, r6
 80160e8:	4639      	mov	r1, r7
 80160ea:	f7ea fbcf 	bl	800088c <__aeabi_ddiv>
 80160ee:	ec53 2b18 	vmov	r2, r3, d8
 80160f2:	f7ea f8e9 	bl	80002c8 <__aeabi_dsub>
 80160f6:	4602      	mov	r2, r0
 80160f8:	460b      	mov	r3, r1
 80160fa:	4650      	mov	r0, sl
 80160fc:	4659      	mov	r1, fp
 80160fe:	f7ea f8e3 	bl	80002c8 <__aeabi_dsub>
 8016102:	4602      	mov	r2, r0
 8016104:	460b      	mov	r3, r1
 8016106:	f7ea f8e1 	bl	80002cc <__adddf3>
 801610a:	4602      	mov	r2, r0
 801610c:	460b      	mov	r3, r1
 801610e:	4640      	mov	r0, r8
 8016110:	4649      	mov	r1, r9
 8016112:	f7ea f8d9 	bl	80002c8 <__aeabi_dsub>
 8016116:	9b00      	ldr	r3, [sp, #0]
 8016118:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 801611c:	f00a 0a02 	and.w	sl, sl, #2
 8016120:	4604      	mov	r4, r0
 8016122:	f1ca 0001 	rsb	r0, sl, #1
 8016126:	460d      	mov	r5, r1
 8016128:	f7ea fa1c 	bl	8000564 <__aeabi_i2d>
 801612c:	4602      	mov	r2, r0
 801612e:	460b      	mov	r3, r1
 8016130:	4620      	mov	r0, r4
 8016132:	4629      	mov	r1, r5
 8016134:	f7ea fa80 	bl	8000638 <__aeabi_dmul>
 8016138:	e69f      	b.n	8015e7a <__kernel_tan+0x52>
 801613a:	bf00      	nop
 801613c:	f3af 8000 	nop.w
 8016140:	54442d18 	.word	0x54442d18
 8016144:	3fe921fb 	.word	0x3fe921fb
 8016148:	33145c07 	.word	0x33145c07
 801614c:	3c81a626 	.word	0x3c81a626
 8016150:	74bf7ad4 	.word	0x74bf7ad4
 8016154:	3efb2a70 	.word	0x3efb2a70
 8016158:	32f0a7e9 	.word	0x32f0a7e9
 801615c:	3f12b80f 	.word	0x3f12b80f
 8016160:	1a8d1068 	.word	0x1a8d1068
 8016164:	3f3026f7 	.word	0x3f3026f7
 8016168:	fee08315 	.word	0xfee08315
 801616c:	3f57dbc8 	.word	0x3f57dbc8
 8016170:	e96e8493 	.word	0xe96e8493
 8016174:	3f8226e3 	.word	0x3f8226e3
 8016178:	1bb341fe 	.word	0x1bb341fe
 801617c:	3faba1ba 	.word	0x3faba1ba
 8016180:	db605373 	.word	0xdb605373
 8016184:	bef375cb 	.word	0xbef375cb
 8016188:	a03792a6 	.word	0xa03792a6
 801618c:	3f147e88 	.word	0x3f147e88
 8016190:	f2f26501 	.word	0xf2f26501
 8016194:	3f4344d8 	.word	0x3f4344d8
 8016198:	c9560328 	.word	0xc9560328
 801619c:	3f6d6d22 	.word	0x3f6d6d22
 80161a0:	8406d637 	.word	0x8406d637
 80161a4:	3f9664f4 	.word	0x3f9664f4
 80161a8:	1110fe7a 	.word	0x1110fe7a
 80161ac:	3fc11111 	.word	0x3fc11111
 80161b0:	55555563 	.word	0x55555563
 80161b4:	3fd55555 	.word	0x3fd55555
 80161b8:	3e2fffff 	.word	0x3e2fffff
 80161bc:	3ff00000 	.word	0x3ff00000
 80161c0:	bff00000 	.word	0xbff00000
 80161c4:	3fe59427 	.word	0x3fe59427
 80161c8:	2e01      	cmp	r6, #1
 80161ca:	d02f      	beq.n	801622c <__kernel_tan+0x404>
 80161cc:	460f      	mov	r7, r1
 80161ce:	4602      	mov	r2, r0
 80161d0:	460b      	mov	r3, r1
 80161d2:	4689      	mov	r9, r1
 80161d4:	2000      	movs	r0, #0
 80161d6:	4917      	ldr	r1, [pc, #92]	; (8016234 <__kernel_tan+0x40c>)
 80161d8:	f7ea fb58 	bl	800088c <__aeabi_ddiv>
 80161dc:	2600      	movs	r6, #0
 80161de:	e9cd 0100 	strd	r0, r1, [sp]
 80161e2:	4652      	mov	r2, sl
 80161e4:	465b      	mov	r3, fp
 80161e6:	4630      	mov	r0, r6
 80161e8:	4639      	mov	r1, r7
 80161ea:	f7ea f86d 	bl	80002c8 <__aeabi_dsub>
 80161ee:	e9dd 4500 	ldrd	r4, r5, [sp]
 80161f2:	4602      	mov	r2, r0
 80161f4:	460b      	mov	r3, r1
 80161f6:	ec51 0b18 	vmov	r0, r1, d8
 80161fa:	f7ea f865 	bl	80002c8 <__aeabi_dsub>
 80161fe:	4632      	mov	r2, r6
 8016200:	462b      	mov	r3, r5
 8016202:	f7ea fa19 	bl	8000638 <__aeabi_dmul>
 8016206:	46b0      	mov	r8, r6
 8016208:	460f      	mov	r7, r1
 801620a:	4642      	mov	r2, r8
 801620c:	462b      	mov	r3, r5
 801620e:	4634      	mov	r4, r6
 8016210:	4649      	mov	r1, r9
 8016212:	4606      	mov	r6, r0
 8016214:	4640      	mov	r0, r8
 8016216:	f7ea fa0f 	bl	8000638 <__aeabi_dmul>
 801621a:	4b07      	ldr	r3, [pc, #28]	; (8016238 <__kernel_tan+0x410>)
 801621c:	2200      	movs	r2, #0
 801621e:	f7ea f855 	bl	80002cc <__adddf3>
 8016222:	4602      	mov	r2, r0
 8016224:	460b      	mov	r3, r1
 8016226:	4630      	mov	r0, r6
 8016228:	4639      	mov	r1, r7
 801622a:	e665      	b.n	8015ef8 <__kernel_tan+0xd0>
 801622c:	4682      	mov	sl, r0
 801622e:	468b      	mov	fp, r1
 8016230:	e625      	b.n	8015e7e <__kernel_tan+0x56>
 8016232:	bf00      	nop
 8016234:	bff00000 	.word	0xbff00000
 8016238:	3ff00000 	.word	0x3ff00000

0801623c <__kernel_cosf>:
 801623c:	ee10 3a10 	vmov	r3, s0
 8016240:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016244:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8016248:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801624c:	da05      	bge.n	801625a <__kernel_cosf+0x1e>
 801624e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8016252:	ee17 2a90 	vmov	r2, s15
 8016256:	2a00      	cmp	r2, #0
 8016258:	d03d      	beq.n	80162d6 <__kernel_cosf+0x9a>
 801625a:	ee60 5a00 	vmul.f32	s11, s0, s0
 801625e:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80162dc <__kernel_cosf+0xa0>
 8016262:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80162e0 <__kernel_cosf+0xa4>
 8016266:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80162e4 <__kernel_cosf+0xa8>
 801626a:	4a1f      	ldr	r2, [pc, #124]	; (80162e8 <__kernel_cosf+0xac>)
 801626c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8016270:	4293      	cmp	r3, r2
 8016272:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80162ec <__kernel_cosf+0xb0>
 8016276:	eee7 7a25 	vfma.f32	s15, s14, s11
 801627a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80162f0 <__kernel_cosf+0xb4>
 801627e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8016282:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80162f4 <__kernel_cosf+0xb8>
 8016286:	eee7 7a25 	vfma.f32	s15, s14, s11
 801628a:	eeb0 7a66 	vmov.f32	s14, s13
 801628e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8016292:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8016296:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801629a:	ee67 6a25 	vmul.f32	s13, s14, s11
 801629e:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80162a2:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80162a6:	dc04      	bgt.n	80162b2 <__kernel_cosf+0x76>
 80162a8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80162ac:	ee36 0a47 	vsub.f32	s0, s12, s14
 80162b0:	4770      	bx	lr
 80162b2:	4a11      	ldr	r2, [pc, #68]	; (80162f8 <__kernel_cosf+0xbc>)
 80162b4:	4293      	cmp	r3, r2
 80162b6:	bfda      	itte	le
 80162b8:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80162bc:	ee06 3a90 	vmovle	s13, r3
 80162c0:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80162c4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80162c8:	ee36 0a66 	vsub.f32	s0, s12, s13
 80162cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80162d0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80162d4:	4770      	bx	lr
 80162d6:	eeb0 0a46 	vmov.f32	s0, s12
 80162da:	4770      	bx	lr
 80162dc:	ad47d74e 	.word	0xad47d74e
 80162e0:	310f74f6 	.word	0x310f74f6
 80162e4:	3d2aaaab 	.word	0x3d2aaaab
 80162e8:	3e999999 	.word	0x3e999999
 80162ec:	b493f27c 	.word	0xb493f27c
 80162f0:	37d00d01 	.word	0x37d00d01
 80162f4:	bab60b61 	.word	0xbab60b61
 80162f8:	3f480000 	.word	0x3f480000

080162fc <__kernel_rem_pio2f>:
 80162fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016300:	ed2d 8b04 	vpush	{d8-d9}
 8016304:	b0d9      	sub	sp, #356	; 0x164
 8016306:	4688      	mov	r8, r1
 8016308:	9002      	str	r0, [sp, #8]
 801630a:	49bb      	ldr	r1, [pc, #748]	; (80165f8 <__kernel_rem_pio2f+0x2fc>)
 801630c:	9866      	ldr	r0, [sp, #408]	; 0x198
 801630e:	9301      	str	r3, [sp, #4]
 8016310:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8016314:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8016318:	1e59      	subs	r1, r3, #1
 801631a:	1d13      	adds	r3, r2, #4
 801631c:	db27      	blt.n	801636e <__kernel_rem_pio2f+0x72>
 801631e:	f1b2 0b03 	subs.w	fp, r2, #3
 8016322:	bf48      	it	mi
 8016324:	f102 0b04 	addmi.w	fp, r2, #4
 8016328:	ea4f 00eb 	mov.w	r0, fp, asr #3
 801632c:	1c45      	adds	r5, r0, #1
 801632e:	00ec      	lsls	r4, r5, #3
 8016330:	1a47      	subs	r7, r0, r1
 8016332:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8016608 <__kernel_rem_pio2f+0x30c>
 8016336:	9403      	str	r4, [sp, #12]
 8016338:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 801633c:	eb0a 0c01 	add.w	ip, sl, r1
 8016340:	ae1c      	add	r6, sp, #112	; 0x70
 8016342:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8016346:	2400      	movs	r4, #0
 8016348:	4564      	cmp	r4, ip
 801634a:	dd12      	ble.n	8016372 <__kernel_rem_pio2f+0x76>
 801634c:	9b01      	ldr	r3, [sp, #4]
 801634e:	ac1c      	add	r4, sp, #112	; 0x70
 8016350:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8016354:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8016358:	f04f 0c00 	mov.w	ip, #0
 801635c:	45d4      	cmp	ip, sl
 801635e:	dc27      	bgt.n	80163b0 <__kernel_rem_pio2f+0xb4>
 8016360:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8016364:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8016608 <__kernel_rem_pio2f+0x30c>
 8016368:	4627      	mov	r7, r4
 801636a:	2600      	movs	r6, #0
 801636c:	e016      	b.n	801639c <__kernel_rem_pio2f+0xa0>
 801636e:	2000      	movs	r0, #0
 8016370:	e7dc      	b.n	801632c <__kernel_rem_pio2f+0x30>
 8016372:	42e7      	cmn	r7, r4
 8016374:	bf5d      	ittte	pl
 8016376:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 801637a:	ee07 3a90 	vmovpl	s15, r3
 801637e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8016382:	eef0 7a47 	vmovmi.f32	s15, s14
 8016386:	ece6 7a01 	vstmia	r6!, {s15}
 801638a:	3401      	adds	r4, #1
 801638c:	e7dc      	b.n	8016348 <__kernel_rem_pio2f+0x4c>
 801638e:	ecf9 6a01 	vldmia	r9!, {s13}
 8016392:	ed97 7a00 	vldr	s14, [r7]
 8016396:	eee6 7a87 	vfma.f32	s15, s13, s14
 801639a:	3601      	adds	r6, #1
 801639c:	428e      	cmp	r6, r1
 801639e:	f1a7 0704 	sub.w	r7, r7, #4
 80163a2:	ddf4      	ble.n	801638e <__kernel_rem_pio2f+0x92>
 80163a4:	eceb 7a01 	vstmia	fp!, {s15}
 80163a8:	f10c 0c01 	add.w	ip, ip, #1
 80163ac:	3404      	adds	r4, #4
 80163ae:	e7d5      	b.n	801635c <__kernel_rem_pio2f+0x60>
 80163b0:	ab08      	add	r3, sp, #32
 80163b2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80163b6:	eddf 8a93 	vldr	s17, [pc, #588]	; 8016604 <__kernel_rem_pio2f+0x308>
 80163ba:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8016600 <__kernel_rem_pio2f+0x304>
 80163be:	9304      	str	r3, [sp, #16]
 80163c0:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 80163c4:	4656      	mov	r6, sl
 80163c6:	00b3      	lsls	r3, r6, #2
 80163c8:	9305      	str	r3, [sp, #20]
 80163ca:	ab58      	add	r3, sp, #352	; 0x160
 80163cc:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80163d0:	ac08      	add	r4, sp, #32
 80163d2:	ab44      	add	r3, sp, #272	; 0x110
 80163d4:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80163d8:	46a4      	mov	ip, r4
 80163da:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80163de:	4637      	mov	r7, r6
 80163e0:	2f00      	cmp	r7, #0
 80163e2:	f1a0 0004 	sub.w	r0, r0, #4
 80163e6:	dc4f      	bgt.n	8016488 <__kernel_rem_pio2f+0x18c>
 80163e8:	4628      	mov	r0, r5
 80163ea:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80163ee:	f000 fbff 	bl	8016bf0 <scalbnf>
 80163f2:	eeb0 8a40 	vmov.f32	s16, s0
 80163f6:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80163fa:	ee28 0a00 	vmul.f32	s0, s16, s0
 80163fe:	f000 fbaf 	bl	8016b60 <floorf>
 8016402:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8016406:	eea0 8a67 	vfms.f32	s16, s0, s15
 801640a:	2d00      	cmp	r5, #0
 801640c:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8016410:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8016414:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8016418:	ee17 9a90 	vmov	r9, s15
 801641c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8016420:	dd44      	ble.n	80164ac <__kernel_rem_pio2f+0x1b0>
 8016422:	f106 3cff 	add.w	ip, r6, #4294967295
 8016426:	ab08      	add	r3, sp, #32
 8016428:	f1c5 0e08 	rsb	lr, r5, #8
 801642c:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8016430:	fa47 f00e 	asr.w	r0, r7, lr
 8016434:	4481      	add	r9, r0
 8016436:	fa00 f00e 	lsl.w	r0, r0, lr
 801643a:	1a3f      	subs	r7, r7, r0
 801643c:	f1c5 0007 	rsb	r0, r5, #7
 8016440:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8016444:	4107      	asrs	r7, r0
 8016446:	2f00      	cmp	r7, #0
 8016448:	dd3f      	ble.n	80164ca <__kernel_rem_pio2f+0x1ce>
 801644a:	f04f 0e00 	mov.w	lr, #0
 801644e:	f109 0901 	add.w	r9, r9, #1
 8016452:	4673      	mov	r3, lr
 8016454:	4576      	cmp	r6, lr
 8016456:	dc6b      	bgt.n	8016530 <__kernel_rem_pio2f+0x234>
 8016458:	2d00      	cmp	r5, #0
 801645a:	dd04      	ble.n	8016466 <__kernel_rem_pio2f+0x16a>
 801645c:	2d01      	cmp	r5, #1
 801645e:	d078      	beq.n	8016552 <__kernel_rem_pio2f+0x256>
 8016460:	2d02      	cmp	r5, #2
 8016462:	f000 8081 	beq.w	8016568 <__kernel_rem_pio2f+0x26c>
 8016466:	2f02      	cmp	r7, #2
 8016468:	d12f      	bne.n	80164ca <__kernel_rem_pio2f+0x1ce>
 801646a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801646e:	ee30 8a48 	vsub.f32	s16, s0, s16
 8016472:	b353      	cbz	r3, 80164ca <__kernel_rem_pio2f+0x1ce>
 8016474:	4628      	mov	r0, r5
 8016476:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801647a:	f000 fbb9 	bl	8016bf0 <scalbnf>
 801647e:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8016482:	ee38 8a40 	vsub.f32	s16, s16, s0
 8016486:	e020      	b.n	80164ca <__kernel_rem_pio2f+0x1ce>
 8016488:	ee60 7a28 	vmul.f32	s15, s0, s17
 801648c:	3f01      	subs	r7, #1
 801648e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016496:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801649a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801649e:	ecac 0a01 	vstmia	ip!, {s0}
 80164a2:	ed90 0a00 	vldr	s0, [r0]
 80164a6:	ee37 0a80 	vadd.f32	s0, s15, s0
 80164aa:	e799      	b.n	80163e0 <__kernel_rem_pio2f+0xe4>
 80164ac:	d105      	bne.n	80164ba <__kernel_rem_pio2f+0x1be>
 80164ae:	1e70      	subs	r0, r6, #1
 80164b0:	ab08      	add	r3, sp, #32
 80164b2:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80164b6:	11ff      	asrs	r7, r7, #7
 80164b8:	e7c5      	b.n	8016446 <__kernel_rem_pio2f+0x14a>
 80164ba:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80164be:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80164c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164c6:	da31      	bge.n	801652c <__kernel_rem_pio2f+0x230>
 80164c8:	2700      	movs	r7, #0
 80164ca:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80164ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164d2:	f040 809b 	bne.w	801660c <__kernel_rem_pio2f+0x310>
 80164d6:	1e74      	subs	r4, r6, #1
 80164d8:	46a4      	mov	ip, r4
 80164da:	2000      	movs	r0, #0
 80164dc:	45d4      	cmp	ip, sl
 80164de:	da4a      	bge.n	8016576 <__kernel_rem_pio2f+0x27a>
 80164e0:	2800      	cmp	r0, #0
 80164e2:	d07a      	beq.n	80165da <__kernel_rem_pio2f+0x2de>
 80164e4:	ab08      	add	r3, sp, #32
 80164e6:	3d08      	subs	r5, #8
 80164e8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	f000 8081 	beq.w	80165f4 <__kernel_rem_pio2f+0x2f8>
 80164f2:	4628      	mov	r0, r5
 80164f4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80164f8:	00a5      	lsls	r5, r4, #2
 80164fa:	f000 fb79 	bl	8016bf0 <scalbnf>
 80164fe:	aa44      	add	r2, sp, #272	; 0x110
 8016500:	1d2b      	adds	r3, r5, #4
 8016502:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8016604 <__kernel_rem_pio2f+0x308>
 8016506:	18d1      	adds	r1, r2, r3
 8016508:	4622      	mov	r2, r4
 801650a:	2a00      	cmp	r2, #0
 801650c:	f280 80ae 	bge.w	801666c <__kernel_rem_pio2f+0x370>
 8016510:	4622      	mov	r2, r4
 8016512:	2a00      	cmp	r2, #0
 8016514:	f2c0 80cc 	blt.w	80166b0 <__kernel_rem_pio2f+0x3b4>
 8016518:	a944      	add	r1, sp, #272	; 0x110
 801651a:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 801651e:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80165fc <__kernel_rem_pio2f+0x300>
 8016522:	eddf 7a39 	vldr	s15, [pc, #228]	; 8016608 <__kernel_rem_pio2f+0x30c>
 8016526:	2000      	movs	r0, #0
 8016528:	1aa1      	subs	r1, r4, r2
 801652a:	e0b6      	b.n	801669a <__kernel_rem_pio2f+0x39e>
 801652c:	2702      	movs	r7, #2
 801652e:	e78c      	b.n	801644a <__kernel_rem_pio2f+0x14e>
 8016530:	6820      	ldr	r0, [r4, #0]
 8016532:	b94b      	cbnz	r3, 8016548 <__kernel_rem_pio2f+0x24c>
 8016534:	b118      	cbz	r0, 801653e <__kernel_rem_pio2f+0x242>
 8016536:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 801653a:	6020      	str	r0, [r4, #0]
 801653c:	2001      	movs	r0, #1
 801653e:	f10e 0e01 	add.w	lr, lr, #1
 8016542:	3404      	adds	r4, #4
 8016544:	4603      	mov	r3, r0
 8016546:	e785      	b.n	8016454 <__kernel_rem_pio2f+0x158>
 8016548:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 801654c:	6020      	str	r0, [r4, #0]
 801654e:	4618      	mov	r0, r3
 8016550:	e7f5      	b.n	801653e <__kernel_rem_pio2f+0x242>
 8016552:	1e74      	subs	r4, r6, #1
 8016554:	a808      	add	r0, sp, #32
 8016556:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801655a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801655e:	f10d 0c20 	add.w	ip, sp, #32
 8016562:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8016566:	e77e      	b.n	8016466 <__kernel_rem_pio2f+0x16a>
 8016568:	1e74      	subs	r4, r6, #1
 801656a:	a808      	add	r0, sp, #32
 801656c:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8016570:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8016574:	e7f3      	b.n	801655e <__kernel_rem_pio2f+0x262>
 8016576:	ab08      	add	r3, sp, #32
 8016578:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801657c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016580:	4318      	orrs	r0, r3
 8016582:	e7ab      	b.n	80164dc <__kernel_rem_pio2f+0x1e0>
 8016584:	f10c 0c01 	add.w	ip, ip, #1
 8016588:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 801658c:	2c00      	cmp	r4, #0
 801658e:	d0f9      	beq.n	8016584 <__kernel_rem_pio2f+0x288>
 8016590:	9b05      	ldr	r3, [sp, #20]
 8016592:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8016596:	eb0d 0003 	add.w	r0, sp, r3
 801659a:	9b01      	ldr	r3, [sp, #4]
 801659c:	18f4      	adds	r4, r6, r3
 801659e:	ab1c      	add	r3, sp, #112	; 0x70
 80165a0:	1c77      	adds	r7, r6, #1
 80165a2:	384c      	subs	r0, #76	; 0x4c
 80165a4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80165a8:	4466      	add	r6, ip
 80165aa:	42be      	cmp	r6, r7
 80165ac:	f6ff af0b 	blt.w	80163c6 <__kernel_rem_pio2f+0xca>
 80165b0:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 80165b4:	f8dd e008 	ldr.w	lr, [sp, #8]
 80165b8:	ee07 3a90 	vmov	s15, r3
 80165bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80165c0:	f04f 0c00 	mov.w	ip, #0
 80165c4:	ece4 7a01 	vstmia	r4!, {s15}
 80165c8:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8016608 <__kernel_rem_pio2f+0x30c>
 80165cc:	46a1      	mov	r9, r4
 80165ce:	458c      	cmp	ip, r1
 80165d0:	dd07      	ble.n	80165e2 <__kernel_rem_pio2f+0x2e6>
 80165d2:	ece0 7a01 	vstmia	r0!, {s15}
 80165d6:	3701      	adds	r7, #1
 80165d8:	e7e7      	b.n	80165aa <__kernel_rem_pio2f+0x2ae>
 80165da:	9804      	ldr	r0, [sp, #16]
 80165dc:	f04f 0c01 	mov.w	ip, #1
 80165e0:	e7d2      	b.n	8016588 <__kernel_rem_pio2f+0x28c>
 80165e2:	ecfe 6a01 	vldmia	lr!, {s13}
 80165e6:	ed39 7a01 	vldmdb	r9!, {s14}
 80165ea:	f10c 0c01 	add.w	ip, ip, #1
 80165ee:	eee6 7a87 	vfma.f32	s15, s13, s14
 80165f2:	e7ec      	b.n	80165ce <__kernel_rem_pio2f+0x2d2>
 80165f4:	3c01      	subs	r4, #1
 80165f6:	e775      	b.n	80164e4 <__kernel_rem_pio2f+0x1e8>
 80165f8:	08018ae4 	.word	0x08018ae4
 80165fc:	08018ab8 	.word	0x08018ab8
 8016600:	43800000 	.word	0x43800000
 8016604:	3b800000 	.word	0x3b800000
 8016608:	00000000 	.word	0x00000000
 801660c:	9b03      	ldr	r3, [sp, #12]
 801660e:	eeb0 0a48 	vmov.f32	s0, s16
 8016612:	1a98      	subs	r0, r3, r2
 8016614:	f000 faec 	bl	8016bf0 <scalbnf>
 8016618:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8016600 <__kernel_rem_pio2f+0x304>
 801661c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8016620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016624:	db19      	blt.n	801665a <__kernel_rem_pio2f+0x35e>
 8016626:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8016604 <__kernel_rem_pio2f+0x308>
 801662a:	ee60 7a27 	vmul.f32	s15, s0, s15
 801662e:	aa08      	add	r2, sp, #32
 8016630:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016634:	1c74      	adds	r4, r6, #1
 8016636:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801663a:	3508      	adds	r5, #8
 801663c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8016640:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016644:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8016648:	ee10 3a10 	vmov	r3, s0
 801664c:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8016650:	ee17 3a90 	vmov	r3, s15
 8016654:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8016658:	e74b      	b.n	80164f2 <__kernel_rem_pio2f+0x1f6>
 801665a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801665e:	aa08      	add	r2, sp, #32
 8016660:	ee10 3a10 	vmov	r3, s0
 8016664:	4634      	mov	r4, r6
 8016666:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801666a:	e742      	b.n	80164f2 <__kernel_rem_pio2f+0x1f6>
 801666c:	a808      	add	r0, sp, #32
 801666e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8016672:	9001      	str	r0, [sp, #4]
 8016674:	ee07 0a90 	vmov	s15, r0
 8016678:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801667c:	3a01      	subs	r2, #1
 801667e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016682:	ee20 0a07 	vmul.f32	s0, s0, s14
 8016686:	ed61 7a01 	vstmdb	r1!, {s15}
 801668a:	e73e      	b.n	801650a <__kernel_rem_pio2f+0x20e>
 801668c:	ecfc 6a01 	vldmia	ip!, {s13}
 8016690:	ecb6 7a01 	vldmia	r6!, {s14}
 8016694:	eee6 7a87 	vfma.f32	s15, s13, s14
 8016698:	3001      	adds	r0, #1
 801669a:	4550      	cmp	r0, sl
 801669c:	dc01      	bgt.n	80166a2 <__kernel_rem_pio2f+0x3a6>
 801669e:	4288      	cmp	r0, r1
 80166a0:	ddf4      	ble.n	801668c <__kernel_rem_pio2f+0x390>
 80166a2:	a858      	add	r0, sp, #352	; 0x160
 80166a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80166a8:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 80166ac:	3a01      	subs	r2, #1
 80166ae:	e730      	b.n	8016512 <__kernel_rem_pio2f+0x216>
 80166b0:	9a66      	ldr	r2, [sp, #408]	; 0x198
 80166b2:	2a02      	cmp	r2, #2
 80166b4:	dc09      	bgt.n	80166ca <__kernel_rem_pio2f+0x3ce>
 80166b6:	2a00      	cmp	r2, #0
 80166b8:	dc2a      	bgt.n	8016710 <__kernel_rem_pio2f+0x414>
 80166ba:	d043      	beq.n	8016744 <__kernel_rem_pio2f+0x448>
 80166bc:	f009 0007 	and.w	r0, r9, #7
 80166c0:	b059      	add	sp, #356	; 0x164
 80166c2:	ecbd 8b04 	vpop	{d8-d9}
 80166c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80166ca:	9b66      	ldr	r3, [sp, #408]	; 0x198
 80166cc:	2b03      	cmp	r3, #3
 80166ce:	d1f5      	bne.n	80166bc <__kernel_rem_pio2f+0x3c0>
 80166d0:	ab30      	add	r3, sp, #192	; 0xc0
 80166d2:	442b      	add	r3, r5
 80166d4:	461a      	mov	r2, r3
 80166d6:	4619      	mov	r1, r3
 80166d8:	4620      	mov	r0, r4
 80166da:	2800      	cmp	r0, #0
 80166dc:	f1a1 0104 	sub.w	r1, r1, #4
 80166e0:	dc51      	bgt.n	8016786 <__kernel_rem_pio2f+0x48a>
 80166e2:	4621      	mov	r1, r4
 80166e4:	2901      	cmp	r1, #1
 80166e6:	f1a2 0204 	sub.w	r2, r2, #4
 80166ea:	dc5c      	bgt.n	80167a6 <__kernel_rem_pio2f+0x4aa>
 80166ec:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8016608 <__kernel_rem_pio2f+0x30c>
 80166f0:	3304      	adds	r3, #4
 80166f2:	2c01      	cmp	r4, #1
 80166f4:	dc67      	bgt.n	80167c6 <__kernel_rem_pio2f+0x4ca>
 80166f6:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 80166fa:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 80166fe:	2f00      	cmp	r7, #0
 8016700:	d167      	bne.n	80167d2 <__kernel_rem_pio2f+0x4d6>
 8016702:	edc8 6a00 	vstr	s13, [r8]
 8016706:	ed88 7a01 	vstr	s14, [r8, #4]
 801670a:	edc8 7a02 	vstr	s15, [r8, #8]
 801670e:	e7d5      	b.n	80166bc <__kernel_rem_pio2f+0x3c0>
 8016710:	aa30      	add	r2, sp, #192	; 0xc0
 8016712:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8016608 <__kernel_rem_pio2f+0x30c>
 8016716:	4413      	add	r3, r2
 8016718:	4622      	mov	r2, r4
 801671a:	2a00      	cmp	r2, #0
 801671c:	da24      	bge.n	8016768 <__kernel_rem_pio2f+0x46c>
 801671e:	b34f      	cbz	r7, 8016774 <__kernel_rem_pio2f+0x478>
 8016720:	eef1 7a47 	vneg.f32	s15, s14
 8016724:	edc8 7a00 	vstr	s15, [r8]
 8016728:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 801672c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016730:	aa31      	add	r2, sp, #196	; 0xc4
 8016732:	2301      	movs	r3, #1
 8016734:	429c      	cmp	r4, r3
 8016736:	da20      	bge.n	801677a <__kernel_rem_pio2f+0x47e>
 8016738:	b10f      	cbz	r7, 801673e <__kernel_rem_pio2f+0x442>
 801673a:	eef1 7a67 	vneg.f32	s15, s15
 801673e:	edc8 7a01 	vstr	s15, [r8, #4]
 8016742:	e7bb      	b.n	80166bc <__kernel_rem_pio2f+0x3c0>
 8016744:	aa30      	add	r2, sp, #192	; 0xc0
 8016746:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8016608 <__kernel_rem_pio2f+0x30c>
 801674a:	4413      	add	r3, r2
 801674c:	2c00      	cmp	r4, #0
 801674e:	da05      	bge.n	801675c <__kernel_rem_pio2f+0x460>
 8016750:	b10f      	cbz	r7, 8016756 <__kernel_rem_pio2f+0x45a>
 8016752:	eef1 7a67 	vneg.f32	s15, s15
 8016756:	edc8 7a00 	vstr	s15, [r8]
 801675a:	e7af      	b.n	80166bc <__kernel_rem_pio2f+0x3c0>
 801675c:	ed33 7a01 	vldmdb	r3!, {s14}
 8016760:	3c01      	subs	r4, #1
 8016762:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016766:	e7f1      	b.n	801674c <__kernel_rem_pio2f+0x450>
 8016768:	ed73 7a01 	vldmdb	r3!, {s15}
 801676c:	3a01      	subs	r2, #1
 801676e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016772:	e7d2      	b.n	801671a <__kernel_rem_pio2f+0x41e>
 8016774:	eef0 7a47 	vmov.f32	s15, s14
 8016778:	e7d4      	b.n	8016724 <__kernel_rem_pio2f+0x428>
 801677a:	ecb2 7a01 	vldmia	r2!, {s14}
 801677e:	3301      	adds	r3, #1
 8016780:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016784:	e7d6      	b.n	8016734 <__kernel_rem_pio2f+0x438>
 8016786:	edd1 7a00 	vldr	s15, [r1]
 801678a:	edd1 6a01 	vldr	s13, [r1, #4]
 801678e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8016792:	3801      	subs	r0, #1
 8016794:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016798:	ed81 7a00 	vstr	s14, [r1]
 801679c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80167a0:	edc1 7a01 	vstr	s15, [r1, #4]
 80167a4:	e799      	b.n	80166da <__kernel_rem_pio2f+0x3de>
 80167a6:	edd2 7a00 	vldr	s15, [r2]
 80167aa:	edd2 6a01 	vldr	s13, [r2, #4]
 80167ae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80167b2:	3901      	subs	r1, #1
 80167b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80167b8:	ed82 7a00 	vstr	s14, [r2]
 80167bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80167c0:	edc2 7a01 	vstr	s15, [r2, #4]
 80167c4:	e78e      	b.n	80166e4 <__kernel_rem_pio2f+0x3e8>
 80167c6:	ed33 7a01 	vldmdb	r3!, {s14}
 80167ca:	3c01      	subs	r4, #1
 80167cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80167d0:	e78f      	b.n	80166f2 <__kernel_rem_pio2f+0x3f6>
 80167d2:	eef1 6a66 	vneg.f32	s13, s13
 80167d6:	eeb1 7a47 	vneg.f32	s14, s14
 80167da:	edc8 6a00 	vstr	s13, [r8]
 80167de:	ed88 7a01 	vstr	s14, [r8, #4]
 80167e2:	eef1 7a67 	vneg.f32	s15, s15
 80167e6:	e790      	b.n	801670a <__kernel_rem_pio2f+0x40e>

080167e8 <__kernel_sinf>:
 80167e8:	ee10 3a10 	vmov	r3, s0
 80167ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80167f0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80167f4:	da04      	bge.n	8016800 <__kernel_sinf+0x18>
 80167f6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80167fa:	ee17 3a90 	vmov	r3, s15
 80167fe:	b35b      	cbz	r3, 8016858 <__kernel_sinf+0x70>
 8016800:	ee20 7a00 	vmul.f32	s14, s0, s0
 8016804:	eddf 7a15 	vldr	s15, [pc, #84]	; 801685c <__kernel_sinf+0x74>
 8016808:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8016860 <__kernel_sinf+0x78>
 801680c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8016810:	eddf 7a14 	vldr	s15, [pc, #80]	; 8016864 <__kernel_sinf+0x7c>
 8016814:	eee6 7a07 	vfma.f32	s15, s12, s14
 8016818:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8016868 <__kernel_sinf+0x80>
 801681c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8016820:	eddf 7a12 	vldr	s15, [pc, #72]	; 801686c <__kernel_sinf+0x84>
 8016824:	ee60 6a07 	vmul.f32	s13, s0, s14
 8016828:	eee6 7a07 	vfma.f32	s15, s12, s14
 801682c:	b930      	cbnz	r0, 801683c <__kernel_sinf+0x54>
 801682e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8016870 <__kernel_sinf+0x88>
 8016832:	eea7 6a27 	vfma.f32	s12, s14, s15
 8016836:	eea6 0a26 	vfma.f32	s0, s12, s13
 801683a:	4770      	bx	lr
 801683c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8016840:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8016844:	eee0 7a86 	vfma.f32	s15, s1, s12
 8016848:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801684c:	eddf 7a09 	vldr	s15, [pc, #36]	; 8016874 <__kernel_sinf+0x8c>
 8016850:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8016854:	ee30 0a60 	vsub.f32	s0, s0, s1
 8016858:	4770      	bx	lr
 801685a:	bf00      	nop
 801685c:	2f2ec9d3 	.word	0x2f2ec9d3
 8016860:	b2d72f34 	.word	0xb2d72f34
 8016864:	3638ef1b 	.word	0x3638ef1b
 8016868:	b9500d01 	.word	0xb9500d01
 801686c:	3c088889 	.word	0x3c088889
 8016870:	be2aaaab 	.word	0xbe2aaaab
 8016874:	3e2aaaab 	.word	0x3e2aaaab

08016878 <with_errno>:
 8016878:	b570      	push	{r4, r5, r6, lr}
 801687a:	4604      	mov	r4, r0
 801687c:	460d      	mov	r5, r1
 801687e:	4616      	mov	r6, r2
 8016880:	f000 fa30 	bl	8016ce4 <__errno>
 8016884:	4629      	mov	r1, r5
 8016886:	6006      	str	r6, [r0, #0]
 8016888:	4620      	mov	r0, r4
 801688a:	bd70      	pop	{r4, r5, r6, pc}

0801688c <xflow>:
 801688c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801688e:	4614      	mov	r4, r2
 8016890:	461d      	mov	r5, r3
 8016892:	b108      	cbz	r0, 8016898 <xflow+0xc>
 8016894:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8016898:	e9cd 2300 	strd	r2, r3, [sp]
 801689c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80168a0:	4620      	mov	r0, r4
 80168a2:	4629      	mov	r1, r5
 80168a4:	f7e9 fec8 	bl	8000638 <__aeabi_dmul>
 80168a8:	2222      	movs	r2, #34	; 0x22
 80168aa:	b003      	add	sp, #12
 80168ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80168b0:	f7ff bfe2 	b.w	8016878 <with_errno>

080168b4 <__math_uflow>:
 80168b4:	b508      	push	{r3, lr}
 80168b6:	2200      	movs	r2, #0
 80168b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80168bc:	f7ff ffe6 	bl	801688c <xflow>
 80168c0:	ec41 0b10 	vmov	d0, r0, r1
 80168c4:	bd08      	pop	{r3, pc}

080168c6 <__math_oflow>:
 80168c6:	b508      	push	{r3, lr}
 80168c8:	2200      	movs	r2, #0
 80168ca:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80168ce:	f7ff ffdd 	bl	801688c <xflow>
 80168d2:	ec41 0b10 	vmov	d0, r0, r1
 80168d6:	bd08      	pop	{r3, pc}

080168d8 <with_errnof>:
 80168d8:	b513      	push	{r0, r1, r4, lr}
 80168da:	4604      	mov	r4, r0
 80168dc:	ed8d 0a01 	vstr	s0, [sp, #4]
 80168e0:	f000 fa00 	bl	8016ce4 <__errno>
 80168e4:	ed9d 0a01 	vldr	s0, [sp, #4]
 80168e8:	6004      	str	r4, [r0, #0]
 80168ea:	b002      	add	sp, #8
 80168ec:	bd10      	pop	{r4, pc}

080168ee <xflowf>:
 80168ee:	b130      	cbz	r0, 80168fe <xflowf+0x10>
 80168f0:	eef1 7a40 	vneg.f32	s15, s0
 80168f4:	ee27 0a80 	vmul.f32	s0, s15, s0
 80168f8:	2022      	movs	r0, #34	; 0x22
 80168fa:	f7ff bfed 	b.w	80168d8 <with_errnof>
 80168fe:	eef0 7a40 	vmov.f32	s15, s0
 8016902:	e7f7      	b.n	80168f4 <xflowf+0x6>

08016904 <__math_uflowf>:
 8016904:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801690c <__math_uflowf+0x8>
 8016908:	f7ff bff1 	b.w	80168ee <xflowf>
 801690c:	10000000 	.word	0x10000000

08016910 <__math_oflowf>:
 8016910:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016918 <__math_oflowf+0x8>
 8016914:	f7ff bfeb 	b.w	80168ee <xflowf>
 8016918:	70000000 	.word	0x70000000

0801691c <finite>:
 801691c:	b082      	sub	sp, #8
 801691e:	ed8d 0b00 	vstr	d0, [sp]
 8016922:	9801      	ldr	r0, [sp, #4]
 8016924:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8016928:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801692c:	0fc0      	lsrs	r0, r0, #31
 801692e:	b002      	add	sp, #8
 8016930:	4770      	bx	lr
 8016932:	0000      	movs	r0, r0
 8016934:	0000      	movs	r0, r0
	...

08016938 <floor>:
 8016938:	ec51 0b10 	vmov	r0, r1, d0
 801693c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016940:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8016944:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8016948:	2e13      	cmp	r6, #19
 801694a:	ee10 5a10 	vmov	r5, s0
 801694e:	ee10 8a10 	vmov	r8, s0
 8016952:	460c      	mov	r4, r1
 8016954:	dc32      	bgt.n	80169bc <floor+0x84>
 8016956:	2e00      	cmp	r6, #0
 8016958:	da14      	bge.n	8016984 <floor+0x4c>
 801695a:	a333      	add	r3, pc, #204	; (adr r3, 8016a28 <floor+0xf0>)
 801695c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016960:	f7e9 fcb4 	bl	80002cc <__adddf3>
 8016964:	2200      	movs	r2, #0
 8016966:	2300      	movs	r3, #0
 8016968:	f7ea f8f6 	bl	8000b58 <__aeabi_dcmpgt>
 801696c:	b138      	cbz	r0, 801697e <floor+0x46>
 801696e:	2c00      	cmp	r4, #0
 8016970:	da57      	bge.n	8016a22 <floor+0xea>
 8016972:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8016976:	431d      	orrs	r5, r3
 8016978:	d001      	beq.n	801697e <floor+0x46>
 801697a:	4c2d      	ldr	r4, [pc, #180]	; (8016a30 <floor+0xf8>)
 801697c:	2500      	movs	r5, #0
 801697e:	4621      	mov	r1, r4
 8016980:	4628      	mov	r0, r5
 8016982:	e025      	b.n	80169d0 <floor+0x98>
 8016984:	4f2b      	ldr	r7, [pc, #172]	; (8016a34 <floor+0xfc>)
 8016986:	4137      	asrs	r7, r6
 8016988:	ea01 0307 	and.w	r3, r1, r7
 801698c:	4303      	orrs	r3, r0
 801698e:	d01f      	beq.n	80169d0 <floor+0x98>
 8016990:	a325      	add	r3, pc, #148	; (adr r3, 8016a28 <floor+0xf0>)
 8016992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016996:	f7e9 fc99 	bl	80002cc <__adddf3>
 801699a:	2200      	movs	r2, #0
 801699c:	2300      	movs	r3, #0
 801699e:	f7ea f8db 	bl	8000b58 <__aeabi_dcmpgt>
 80169a2:	2800      	cmp	r0, #0
 80169a4:	d0eb      	beq.n	801697e <floor+0x46>
 80169a6:	2c00      	cmp	r4, #0
 80169a8:	bfbe      	ittt	lt
 80169aa:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80169ae:	fa43 f606 	asrlt.w	r6, r3, r6
 80169b2:	19a4      	addlt	r4, r4, r6
 80169b4:	ea24 0407 	bic.w	r4, r4, r7
 80169b8:	2500      	movs	r5, #0
 80169ba:	e7e0      	b.n	801697e <floor+0x46>
 80169bc:	2e33      	cmp	r6, #51	; 0x33
 80169be:	dd0b      	ble.n	80169d8 <floor+0xa0>
 80169c0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80169c4:	d104      	bne.n	80169d0 <floor+0x98>
 80169c6:	ee10 2a10 	vmov	r2, s0
 80169ca:	460b      	mov	r3, r1
 80169cc:	f7e9 fc7e 	bl	80002cc <__adddf3>
 80169d0:	ec41 0b10 	vmov	d0, r0, r1
 80169d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169d8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80169dc:	f04f 33ff 	mov.w	r3, #4294967295
 80169e0:	fa23 f707 	lsr.w	r7, r3, r7
 80169e4:	4207      	tst	r7, r0
 80169e6:	d0f3      	beq.n	80169d0 <floor+0x98>
 80169e8:	a30f      	add	r3, pc, #60	; (adr r3, 8016a28 <floor+0xf0>)
 80169ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169ee:	f7e9 fc6d 	bl	80002cc <__adddf3>
 80169f2:	2200      	movs	r2, #0
 80169f4:	2300      	movs	r3, #0
 80169f6:	f7ea f8af 	bl	8000b58 <__aeabi_dcmpgt>
 80169fa:	2800      	cmp	r0, #0
 80169fc:	d0bf      	beq.n	801697e <floor+0x46>
 80169fe:	2c00      	cmp	r4, #0
 8016a00:	da02      	bge.n	8016a08 <floor+0xd0>
 8016a02:	2e14      	cmp	r6, #20
 8016a04:	d103      	bne.n	8016a0e <floor+0xd6>
 8016a06:	3401      	adds	r4, #1
 8016a08:	ea25 0507 	bic.w	r5, r5, r7
 8016a0c:	e7b7      	b.n	801697e <floor+0x46>
 8016a0e:	2301      	movs	r3, #1
 8016a10:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8016a14:	fa03 f606 	lsl.w	r6, r3, r6
 8016a18:	4435      	add	r5, r6
 8016a1a:	4545      	cmp	r5, r8
 8016a1c:	bf38      	it	cc
 8016a1e:	18e4      	addcc	r4, r4, r3
 8016a20:	e7f2      	b.n	8016a08 <floor+0xd0>
 8016a22:	2500      	movs	r5, #0
 8016a24:	462c      	mov	r4, r5
 8016a26:	e7aa      	b.n	801697e <floor+0x46>
 8016a28:	8800759c 	.word	0x8800759c
 8016a2c:	7e37e43c 	.word	0x7e37e43c
 8016a30:	bff00000 	.word	0xbff00000
 8016a34:	000fffff 	.word	0x000fffff

08016a38 <scalbn>:
 8016a38:	b570      	push	{r4, r5, r6, lr}
 8016a3a:	ec55 4b10 	vmov	r4, r5, d0
 8016a3e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8016a42:	4606      	mov	r6, r0
 8016a44:	462b      	mov	r3, r5
 8016a46:	b99a      	cbnz	r2, 8016a70 <scalbn+0x38>
 8016a48:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8016a4c:	4323      	orrs	r3, r4
 8016a4e:	d036      	beq.n	8016abe <scalbn+0x86>
 8016a50:	4b39      	ldr	r3, [pc, #228]	; (8016b38 <scalbn+0x100>)
 8016a52:	4629      	mov	r1, r5
 8016a54:	ee10 0a10 	vmov	r0, s0
 8016a58:	2200      	movs	r2, #0
 8016a5a:	f7e9 fded 	bl	8000638 <__aeabi_dmul>
 8016a5e:	4b37      	ldr	r3, [pc, #220]	; (8016b3c <scalbn+0x104>)
 8016a60:	429e      	cmp	r6, r3
 8016a62:	4604      	mov	r4, r0
 8016a64:	460d      	mov	r5, r1
 8016a66:	da10      	bge.n	8016a8a <scalbn+0x52>
 8016a68:	a32b      	add	r3, pc, #172	; (adr r3, 8016b18 <scalbn+0xe0>)
 8016a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a6e:	e03a      	b.n	8016ae6 <scalbn+0xae>
 8016a70:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8016a74:	428a      	cmp	r2, r1
 8016a76:	d10c      	bne.n	8016a92 <scalbn+0x5a>
 8016a78:	ee10 2a10 	vmov	r2, s0
 8016a7c:	4620      	mov	r0, r4
 8016a7e:	4629      	mov	r1, r5
 8016a80:	f7e9 fc24 	bl	80002cc <__adddf3>
 8016a84:	4604      	mov	r4, r0
 8016a86:	460d      	mov	r5, r1
 8016a88:	e019      	b.n	8016abe <scalbn+0x86>
 8016a8a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016a8e:	460b      	mov	r3, r1
 8016a90:	3a36      	subs	r2, #54	; 0x36
 8016a92:	4432      	add	r2, r6
 8016a94:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8016a98:	428a      	cmp	r2, r1
 8016a9a:	dd08      	ble.n	8016aae <scalbn+0x76>
 8016a9c:	2d00      	cmp	r5, #0
 8016a9e:	a120      	add	r1, pc, #128	; (adr r1, 8016b20 <scalbn+0xe8>)
 8016aa0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016aa4:	da1c      	bge.n	8016ae0 <scalbn+0xa8>
 8016aa6:	a120      	add	r1, pc, #128	; (adr r1, 8016b28 <scalbn+0xf0>)
 8016aa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016aac:	e018      	b.n	8016ae0 <scalbn+0xa8>
 8016aae:	2a00      	cmp	r2, #0
 8016ab0:	dd08      	ble.n	8016ac4 <scalbn+0x8c>
 8016ab2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016ab6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016aba:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016abe:	ec45 4b10 	vmov	d0, r4, r5
 8016ac2:	bd70      	pop	{r4, r5, r6, pc}
 8016ac4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8016ac8:	da19      	bge.n	8016afe <scalbn+0xc6>
 8016aca:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016ace:	429e      	cmp	r6, r3
 8016ad0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8016ad4:	dd0a      	ble.n	8016aec <scalbn+0xb4>
 8016ad6:	a112      	add	r1, pc, #72	; (adr r1, 8016b20 <scalbn+0xe8>)
 8016ad8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d1e2      	bne.n	8016aa6 <scalbn+0x6e>
 8016ae0:	a30f      	add	r3, pc, #60	; (adr r3, 8016b20 <scalbn+0xe8>)
 8016ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ae6:	f7e9 fda7 	bl	8000638 <__aeabi_dmul>
 8016aea:	e7cb      	b.n	8016a84 <scalbn+0x4c>
 8016aec:	a10a      	add	r1, pc, #40	; (adr r1, 8016b18 <scalbn+0xe0>)
 8016aee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016af2:	2b00      	cmp	r3, #0
 8016af4:	d0b8      	beq.n	8016a68 <scalbn+0x30>
 8016af6:	a10e      	add	r1, pc, #56	; (adr r1, 8016b30 <scalbn+0xf8>)
 8016af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016afc:	e7b4      	b.n	8016a68 <scalbn+0x30>
 8016afe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016b02:	3236      	adds	r2, #54	; 0x36
 8016b04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016b08:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8016b0c:	4620      	mov	r0, r4
 8016b0e:	4b0c      	ldr	r3, [pc, #48]	; (8016b40 <scalbn+0x108>)
 8016b10:	2200      	movs	r2, #0
 8016b12:	e7e8      	b.n	8016ae6 <scalbn+0xae>
 8016b14:	f3af 8000 	nop.w
 8016b18:	c2f8f359 	.word	0xc2f8f359
 8016b1c:	01a56e1f 	.word	0x01a56e1f
 8016b20:	8800759c 	.word	0x8800759c
 8016b24:	7e37e43c 	.word	0x7e37e43c
 8016b28:	8800759c 	.word	0x8800759c
 8016b2c:	fe37e43c 	.word	0xfe37e43c
 8016b30:	c2f8f359 	.word	0xc2f8f359
 8016b34:	81a56e1f 	.word	0x81a56e1f
 8016b38:	43500000 	.word	0x43500000
 8016b3c:	ffff3cb0 	.word	0xffff3cb0
 8016b40:	3c900000 	.word	0x3c900000

08016b44 <finitef>:
 8016b44:	b082      	sub	sp, #8
 8016b46:	ed8d 0a01 	vstr	s0, [sp, #4]
 8016b4a:	9801      	ldr	r0, [sp, #4]
 8016b4c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8016b50:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8016b54:	bfac      	ite	ge
 8016b56:	2000      	movge	r0, #0
 8016b58:	2001      	movlt	r0, #1
 8016b5a:	b002      	add	sp, #8
 8016b5c:	4770      	bx	lr
	...

08016b60 <floorf>:
 8016b60:	ee10 3a10 	vmov	r3, s0
 8016b64:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8016b68:	3a7f      	subs	r2, #127	; 0x7f
 8016b6a:	2a16      	cmp	r2, #22
 8016b6c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8016b70:	dc2a      	bgt.n	8016bc8 <floorf+0x68>
 8016b72:	2a00      	cmp	r2, #0
 8016b74:	da11      	bge.n	8016b9a <floorf+0x3a>
 8016b76:	eddf 7a18 	vldr	s15, [pc, #96]	; 8016bd8 <floorf+0x78>
 8016b7a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016b7e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b86:	dd05      	ble.n	8016b94 <floorf+0x34>
 8016b88:	2b00      	cmp	r3, #0
 8016b8a:	da23      	bge.n	8016bd4 <floorf+0x74>
 8016b8c:	4a13      	ldr	r2, [pc, #76]	; (8016bdc <floorf+0x7c>)
 8016b8e:	2900      	cmp	r1, #0
 8016b90:	bf18      	it	ne
 8016b92:	4613      	movne	r3, r2
 8016b94:	ee00 3a10 	vmov	s0, r3
 8016b98:	4770      	bx	lr
 8016b9a:	4911      	ldr	r1, [pc, #68]	; (8016be0 <floorf+0x80>)
 8016b9c:	4111      	asrs	r1, r2
 8016b9e:	420b      	tst	r3, r1
 8016ba0:	d0fa      	beq.n	8016b98 <floorf+0x38>
 8016ba2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8016bd8 <floorf+0x78>
 8016ba6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016baa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016bb2:	ddef      	ble.n	8016b94 <floorf+0x34>
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	bfbe      	ittt	lt
 8016bb8:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8016bbc:	fa40 f202 	asrlt.w	r2, r0, r2
 8016bc0:	189b      	addlt	r3, r3, r2
 8016bc2:	ea23 0301 	bic.w	r3, r3, r1
 8016bc6:	e7e5      	b.n	8016b94 <floorf+0x34>
 8016bc8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8016bcc:	d3e4      	bcc.n	8016b98 <floorf+0x38>
 8016bce:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016bd2:	4770      	bx	lr
 8016bd4:	2300      	movs	r3, #0
 8016bd6:	e7dd      	b.n	8016b94 <floorf+0x34>
 8016bd8:	7149f2ca 	.word	0x7149f2ca
 8016bdc:	bf800000 	.word	0xbf800000
 8016be0:	007fffff 	.word	0x007fffff

08016be4 <nanf>:
 8016be4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016bec <nanf+0x8>
 8016be8:	4770      	bx	lr
 8016bea:	bf00      	nop
 8016bec:	7fc00000 	.word	0x7fc00000

08016bf0 <scalbnf>:
 8016bf0:	ee10 3a10 	vmov	r3, s0
 8016bf4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8016bf8:	d025      	beq.n	8016c46 <scalbnf+0x56>
 8016bfa:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8016bfe:	d302      	bcc.n	8016c06 <scalbnf+0x16>
 8016c00:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016c04:	4770      	bx	lr
 8016c06:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8016c0a:	d122      	bne.n	8016c52 <scalbnf+0x62>
 8016c0c:	4b2a      	ldr	r3, [pc, #168]	; (8016cb8 <scalbnf+0xc8>)
 8016c0e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8016cbc <scalbnf+0xcc>
 8016c12:	4298      	cmp	r0, r3
 8016c14:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016c18:	db16      	blt.n	8016c48 <scalbnf+0x58>
 8016c1a:	ee10 3a10 	vmov	r3, s0
 8016c1e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8016c22:	3a19      	subs	r2, #25
 8016c24:	4402      	add	r2, r0
 8016c26:	2afe      	cmp	r2, #254	; 0xfe
 8016c28:	dd15      	ble.n	8016c56 <scalbnf+0x66>
 8016c2a:	ee10 3a10 	vmov	r3, s0
 8016c2e:	eddf 7a24 	vldr	s15, [pc, #144]	; 8016cc0 <scalbnf+0xd0>
 8016c32:	eddf 6a24 	vldr	s13, [pc, #144]	; 8016cc4 <scalbnf+0xd4>
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	eeb0 7a67 	vmov.f32	s14, s15
 8016c3c:	bfb8      	it	lt
 8016c3e:	eef0 7a66 	vmovlt.f32	s15, s13
 8016c42:	ee27 0a27 	vmul.f32	s0, s14, s15
 8016c46:	4770      	bx	lr
 8016c48:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8016cc8 <scalbnf+0xd8>
 8016c4c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016c50:	4770      	bx	lr
 8016c52:	0dd2      	lsrs	r2, r2, #23
 8016c54:	e7e6      	b.n	8016c24 <scalbnf+0x34>
 8016c56:	2a00      	cmp	r2, #0
 8016c58:	dd06      	ble.n	8016c68 <scalbnf+0x78>
 8016c5a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016c5e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8016c62:	ee00 3a10 	vmov	s0, r3
 8016c66:	4770      	bx	lr
 8016c68:	f112 0f16 	cmn.w	r2, #22
 8016c6c:	da1a      	bge.n	8016ca4 <scalbnf+0xb4>
 8016c6e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016c72:	4298      	cmp	r0, r3
 8016c74:	ee10 3a10 	vmov	r3, s0
 8016c78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016c7c:	dd0a      	ble.n	8016c94 <scalbnf+0xa4>
 8016c7e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8016cc0 <scalbnf+0xd0>
 8016c82:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8016cc4 <scalbnf+0xd4>
 8016c86:	eef0 7a40 	vmov.f32	s15, s0
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	bf18      	it	ne
 8016c8e:	eeb0 0a47 	vmovne.f32	s0, s14
 8016c92:	e7db      	b.n	8016c4c <scalbnf+0x5c>
 8016c94:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8016cc8 <scalbnf+0xd8>
 8016c98:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8016ccc <scalbnf+0xdc>
 8016c9c:	eef0 7a40 	vmov.f32	s15, s0
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	e7f3      	b.n	8016c8c <scalbnf+0x9c>
 8016ca4:	3219      	adds	r2, #25
 8016ca6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016caa:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8016cae:	eddf 7a08 	vldr	s15, [pc, #32]	; 8016cd0 <scalbnf+0xe0>
 8016cb2:	ee07 3a10 	vmov	s14, r3
 8016cb6:	e7c4      	b.n	8016c42 <scalbnf+0x52>
 8016cb8:	ffff3cb0 	.word	0xffff3cb0
 8016cbc:	4c000000 	.word	0x4c000000
 8016cc0:	7149f2ca 	.word	0x7149f2ca
 8016cc4:	f149f2ca 	.word	0xf149f2ca
 8016cc8:	0da24260 	.word	0x0da24260
 8016ccc:	8da24260 	.word	0x8da24260
 8016cd0:	33000000 	.word	0x33000000

08016cd4 <abort>:
 8016cd4:	b508      	push	{r3, lr}
 8016cd6:	2006      	movs	r0, #6
 8016cd8:	f000 f902 	bl	8016ee0 <raise>
 8016cdc:	2001      	movs	r0, #1
 8016cde:	f7f5 f8d7 	bl	800be90 <_exit>
	...

08016ce4 <__errno>:
 8016ce4:	4b01      	ldr	r3, [pc, #4]	; (8016cec <__errno+0x8>)
 8016ce6:	6818      	ldr	r0, [r3, #0]
 8016ce8:	4770      	bx	lr
 8016cea:	bf00      	nop
 8016cec:	2000006c 	.word	0x2000006c

08016cf0 <__libc_init_array>:
 8016cf0:	b570      	push	{r4, r5, r6, lr}
 8016cf2:	4d0d      	ldr	r5, [pc, #52]	; (8016d28 <__libc_init_array+0x38>)
 8016cf4:	4c0d      	ldr	r4, [pc, #52]	; (8016d2c <__libc_init_array+0x3c>)
 8016cf6:	1b64      	subs	r4, r4, r5
 8016cf8:	10a4      	asrs	r4, r4, #2
 8016cfa:	2600      	movs	r6, #0
 8016cfc:	42a6      	cmp	r6, r4
 8016cfe:	d109      	bne.n	8016d14 <__libc_init_array+0x24>
 8016d00:	4d0b      	ldr	r5, [pc, #44]	; (8016d30 <__libc_init_array+0x40>)
 8016d02:	4c0c      	ldr	r4, [pc, #48]	; (8016d34 <__libc_init_array+0x44>)
 8016d04:	f001 f8b4 	bl	8017e70 <_init>
 8016d08:	1b64      	subs	r4, r4, r5
 8016d0a:	10a4      	asrs	r4, r4, #2
 8016d0c:	2600      	movs	r6, #0
 8016d0e:	42a6      	cmp	r6, r4
 8016d10:	d105      	bne.n	8016d1e <__libc_init_array+0x2e>
 8016d12:	bd70      	pop	{r4, r5, r6, pc}
 8016d14:	f855 3b04 	ldr.w	r3, [r5], #4
 8016d18:	4798      	blx	r3
 8016d1a:	3601      	adds	r6, #1
 8016d1c:	e7ee      	b.n	8016cfc <__libc_init_array+0xc>
 8016d1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8016d22:	4798      	blx	r3
 8016d24:	3601      	adds	r6, #1
 8016d26:	e7f2      	b.n	8016d0e <__libc_init_array+0x1e>
 8016d28:	08018b90 	.word	0x08018b90
 8016d2c:	08018b90 	.word	0x08018b90
 8016d30:	08018b90 	.word	0x08018b90
 8016d34:	08018b98 	.word	0x08018b98

08016d38 <memcpy>:
 8016d38:	440a      	add	r2, r1
 8016d3a:	4291      	cmp	r1, r2
 8016d3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8016d40:	d100      	bne.n	8016d44 <memcpy+0xc>
 8016d42:	4770      	bx	lr
 8016d44:	b510      	push	{r4, lr}
 8016d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016d4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016d4e:	4291      	cmp	r1, r2
 8016d50:	d1f9      	bne.n	8016d46 <memcpy+0xe>
 8016d52:	bd10      	pop	{r4, pc}

08016d54 <memset>:
 8016d54:	4402      	add	r2, r0
 8016d56:	4603      	mov	r3, r0
 8016d58:	4293      	cmp	r3, r2
 8016d5a:	d100      	bne.n	8016d5e <memset+0xa>
 8016d5c:	4770      	bx	lr
 8016d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8016d62:	e7f9      	b.n	8016d58 <memset+0x4>

08016d64 <iprintf>:
 8016d64:	b40f      	push	{r0, r1, r2, r3}
 8016d66:	4b0a      	ldr	r3, [pc, #40]	; (8016d90 <iprintf+0x2c>)
 8016d68:	b513      	push	{r0, r1, r4, lr}
 8016d6a:	681c      	ldr	r4, [r3, #0]
 8016d6c:	b124      	cbz	r4, 8016d78 <iprintf+0x14>
 8016d6e:	69a3      	ldr	r3, [r4, #24]
 8016d70:	b913      	cbnz	r3, 8016d78 <iprintf+0x14>
 8016d72:	4620      	mov	r0, r4
 8016d74:	f000 faaa 	bl	80172cc <__sinit>
 8016d78:	ab05      	add	r3, sp, #20
 8016d7a:	9a04      	ldr	r2, [sp, #16]
 8016d7c:	68a1      	ldr	r1, [r4, #8]
 8016d7e:	9301      	str	r3, [sp, #4]
 8016d80:	4620      	mov	r0, r4
 8016d82:	f000 fce1 	bl	8017748 <_vfiprintf_r>
 8016d86:	b002      	add	sp, #8
 8016d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016d8c:	b004      	add	sp, #16
 8016d8e:	4770      	bx	lr
 8016d90:	2000006c 	.word	0x2000006c

08016d94 <_puts_r>:
 8016d94:	b570      	push	{r4, r5, r6, lr}
 8016d96:	460e      	mov	r6, r1
 8016d98:	4605      	mov	r5, r0
 8016d9a:	b118      	cbz	r0, 8016da4 <_puts_r+0x10>
 8016d9c:	6983      	ldr	r3, [r0, #24]
 8016d9e:	b90b      	cbnz	r3, 8016da4 <_puts_r+0x10>
 8016da0:	f000 fa94 	bl	80172cc <__sinit>
 8016da4:	69ab      	ldr	r3, [r5, #24]
 8016da6:	68ac      	ldr	r4, [r5, #8]
 8016da8:	b913      	cbnz	r3, 8016db0 <_puts_r+0x1c>
 8016daa:	4628      	mov	r0, r5
 8016dac:	f000 fa8e 	bl	80172cc <__sinit>
 8016db0:	4b2c      	ldr	r3, [pc, #176]	; (8016e64 <_puts_r+0xd0>)
 8016db2:	429c      	cmp	r4, r3
 8016db4:	d120      	bne.n	8016df8 <_puts_r+0x64>
 8016db6:	686c      	ldr	r4, [r5, #4]
 8016db8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016dba:	07db      	lsls	r3, r3, #31
 8016dbc:	d405      	bmi.n	8016dca <_puts_r+0x36>
 8016dbe:	89a3      	ldrh	r3, [r4, #12]
 8016dc0:	0598      	lsls	r0, r3, #22
 8016dc2:	d402      	bmi.n	8016dca <_puts_r+0x36>
 8016dc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016dc6:	f000 fb1f 	bl	8017408 <__retarget_lock_acquire_recursive>
 8016dca:	89a3      	ldrh	r3, [r4, #12]
 8016dcc:	0719      	lsls	r1, r3, #28
 8016dce:	d51d      	bpl.n	8016e0c <_puts_r+0x78>
 8016dd0:	6923      	ldr	r3, [r4, #16]
 8016dd2:	b1db      	cbz	r3, 8016e0c <_puts_r+0x78>
 8016dd4:	3e01      	subs	r6, #1
 8016dd6:	68a3      	ldr	r3, [r4, #8]
 8016dd8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016ddc:	3b01      	subs	r3, #1
 8016dde:	60a3      	str	r3, [r4, #8]
 8016de0:	bb39      	cbnz	r1, 8016e32 <_puts_r+0x9e>
 8016de2:	2b00      	cmp	r3, #0
 8016de4:	da38      	bge.n	8016e58 <_puts_r+0xc4>
 8016de6:	4622      	mov	r2, r4
 8016de8:	210a      	movs	r1, #10
 8016dea:	4628      	mov	r0, r5
 8016dec:	f000 f894 	bl	8016f18 <__swbuf_r>
 8016df0:	3001      	adds	r0, #1
 8016df2:	d011      	beq.n	8016e18 <_puts_r+0x84>
 8016df4:	250a      	movs	r5, #10
 8016df6:	e011      	b.n	8016e1c <_puts_r+0x88>
 8016df8:	4b1b      	ldr	r3, [pc, #108]	; (8016e68 <_puts_r+0xd4>)
 8016dfa:	429c      	cmp	r4, r3
 8016dfc:	d101      	bne.n	8016e02 <_puts_r+0x6e>
 8016dfe:	68ac      	ldr	r4, [r5, #8]
 8016e00:	e7da      	b.n	8016db8 <_puts_r+0x24>
 8016e02:	4b1a      	ldr	r3, [pc, #104]	; (8016e6c <_puts_r+0xd8>)
 8016e04:	429c      	cmp	r4, r3
 8016e06:	bf08      	it	eq
 8016e08:	68ec      	ldreq	r4, [r5, #12]
 8016e0a:	e7d5      	b.n	8016db8 <_puts_r+0x24>
 8016e0c:	4621      	mov	r1, r4
 8016e0e:	4628      	mov	r0, r5
 8016e10:	f000 f8d4 	bl	8016fbc <__swsetup_r>
 8016e14:	2800      	cmp	r0, #0
 8016e16:	d0dd      	beq.n	8016dd4 <_puts_r+0x40>
 8016e18:	f04f 35ff 	mov.w	r5, #4294967295
 8016e1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016e1e:	07da      	lsls	r2, r3, #31
 8016e20:	d405      	bmi.n	8016e2e <_puts_r+0x9a>
 8016e22:	89a3      	ldrh	r3, [r4, #12]
 8016e24:	059b      	lsls	r3, r3, #22
 8016e26:	d402      	bmi.n	8016e2e <_puts_r+0x9a>
 8016e28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016e2a:	f000 faee 	bl	801740a <__retarget_lock_release_recursive>
 8016e2e:	4628      	mov	r0, r5
 8016e30:	bd70      	pop	{r4, r5, r6, pc}
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	da04      	bge.n	8016e40 <_puts_r+0xac>
 8016e36:	69a2      	ldr	r2, [r4, #24]
 8016e38:	429a      	cmp	r2, r3
 8016e3a:	dc06      	bgt.n	8016e4a <_puts_r+0xb6>
 8016e3c:	290a      	cmp	r1, #10
 8016e3e:	d004      	beq.n	8016e4a <_puts_r+0xb6>
 8016e40:	6823      	ldr	r3, [r4, #0]
 8016e42:	1c5a      	adds	r2, r3, #1
 8016e44:	6022      	str	r2, [r4, #0]
 8016e46:	7019      	strb	r1, [r3, #0]
 8016e48:	e7c5      	b.n	8016dd6 <_puts_r+0x42>
 8016e4a:	4622      	mov	r2, r4
 8016e4c:	4628      	mov	r0, r5
 8016e4e:	f000 f863 	bl	8016f18 <__swbuf_r>
 8016e52:	3001      	adds	r0, #1
 8016e54:	d1bf      	bne.n	8016dd6 <_puts_r+0x42>
 8016e56:	e7df      	b.n	8016e18 <_puts_r+0x84>
 8016e58:	6823      	ldr	r3, [r4, #0]
 8016e5a:	250a      	movs	r5, #10
 8016e5c:	1c5a      	adds	r2, r3, #1
 8016e5e:	6022      	str	r2, [r4, #0]
 8016e60:	701d      	strb	r5, [r3, #0]
 8016e62:	e7db      	b.n	8016e1c <_puts_r+0x88>
 8016e64:	08018b14 	.word	0x08018b14
 8016e68:	08018b34 	.word	0x08018b34
 8016e6c:	08018af4 	.word	0x08018af4

08016e70 <puts>:
 8016e70:	4b02      	ldr	r3, [pc, #8]	; (8016e7c <puts+0xc>)
 8016e72:	4601      	mov	r1, r0
 8016e74:	6818      	ldr	r0, [r3, #0]
 8016e76:	f7ff bf8d 	b.w	8016d94 <_puts_r>
 8016e7a:	bf00      	nop
 8016e7c:	2000006c 	.word	0x2000006c

08016e80 <realloc>:
 8016e80:	4b02      	ldr	r3, [pc, #8]	; (8016e8c <realloc+0xc>)
 8016e82:	460a      	mov	r2, r1
 8016e84:	4601      	mov	r1, r0
 8016e86:	6818      	ldr	r0, [r3, #0]
 8016e88:	f000 bc06 	b.w	8017698 <_realloc_r>
 8016e8c:	2000006c 	.word	0x2000006c

08016e90 <_raise_r>:
 8016e90:	291f      	cmp	r1, #31
 8016e92:	b538      	push	{r3, r4, r5, lr}
 8016e94:	4604      	mov	r4, r0
 8016e96:	460d      	mov	r5, r1
 8016e98:	d904      	bls.n	8016ea4 <_raise_r+0x14>
 8016e9a:	2316      	movs	r3, #22
 8016e9c:	6003      	str	r3, [r0, #0]
 8016e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8016ea2:	bd38      	pop	{r3, r4, r5, pc}
 8016ea4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8016ea6:	b112      	cbz	r2, 8016eae <_raise_r+0x1e>
 8016ea8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016eac:	b94b      	cbnz	r3, 8016ec2 <_raise_r+0x32>
 8016eae:	4620      	mov	r0, r4
 8016eb0:	f000 f830 	bl	8016f14 <_getpid_r>
 8016eb4:	462a      	mov	r2, r5
 8016eb6:	4601      	mov	r1, r0
 8016eb8:	4620      	mov	r0, r4
 8016eba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016ebe:	f000 b817 	b.w	8016ef0 <_kill_r>
 8016ec2:	2b01      	cmp	r3, #1
 8016ec4:	d00a      	beq.n	8016edc <_raise_r+0x4c>
 8016ec6:	1c59      	adds	r1, r3, #1
 8016ec8:	d103      	bne.n	8016ed2 <_raise_r+0x42>
 8016eca:	2316      	movs	r3, #22
 8016ecc:	6003      	str	r3, [r0, #0]
 8016ece:	2001      	movs	r0, #1
 8016ed0:	e7e7      	b.n	8016ea2 <_raise_r+0x12>
 8016ed2:	2400      	movs	r4, #0
 8016ed4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016ed8:	4628      	mov	r0, r5
 8016eda:	4798      	blx	r3
 8016edc:	2000      	movs	r0, #0
 8016ede:	e7e0      	b.n	8016ea2 <_raise_r+0x12>

08016ee0 <raise>:
 8016ee0:	4b02      	ldr	r3, [pc, #8]	; (8016eec <raise+0xc>)
 8016ee2:	4601      	mov	r1, r0
 8016ee4:	6818      	ldr	r0, [r3, #0]
 8016ee6:	f7ff bfd3 	b.w	8016e90 <_raise_r>
 8016eea:	bf00      	nop
 8016eec:	2000006c 	.word	0x2000006c

08016ef0 <_kill_r>:
 8016ef0:	b538      	push	{r3, r4, r5, lr}
 8016ef2:	4d07      	ldr	r5, [pc, #28]	; (8016f10 <_kill_r+0x20>)
 8016ef4:	2300      	movs	r3, #0
 8016ef6:	4604      	mov	r4, r0
 8016ef8:	4608      	mov	r0, r1
 8016efa:	4611      	mov	r1, r2
 8016efc:	602b      	str	r3, [r5, #0]
 8016efe:	f7f4 ffb7 	bl	800be70 <_kill>
 8016f02:	1c43      	adds	r3, r0, #1
 8016f04:	d102      	bne.n	8016f0c <_kill_r+0x1c>
 8016f06:	682b      	ldr	r3, [r5, #0]
 8016f08:	b103      	cbz	r3, 8016f0c <_kill_r+0x1c>
 8016f0a:	6023      	str	r3, [r4, #0]
 8016f0c:	bd38      	pop	{r3, r4, r5, pc}
 8016f0e:	bf00      	nop
 8016f10:	20001010 	.word	0x20001010

08016f14 <_getpid_r>:
 8016f14:	f7f4 bfa4 	b.w	800be60 <_getpid>

08016f18 <__swbuf_r>:
 8016f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016f1a:	460e      	mov	r6, r1
 8016f1c:	4614      	mov	r4, r2
 8016f1e:	4605      	mov	r5, r0
 8016f20:	b118      	cbz	r0, 8016f2a <__swbuf_r+0x12>
 8016f22:	6983      	ldr	r3, [r0, #24]
 8016f24:	b90b      	cbnz	r3, 8016f2a <__swbuf_r+0x12>
 8016f26:	f000 f9d1 	bl	80172cc <__sinit>
 8016f2a:	4b21      	ldr	r3, [pc, #132]	; (8016fb0 <__swbuf_r+0x98>)
 8016f2c:	429c      	cmp	r4, r3
 8016f2e:	d12b      	bne.n	8016f88 <__swbuf_r+0x70>
 8016f30:	686c      	ldr	r4, [r5, #4]
 8016f32:	69a3      	ldr	r3, [r4, #24]
 8016f34:	60a3      	str	r3, [r4, #8]
 8016f36:	89a3      	ldrh	r3, [r4, #12]
 8016f38:	071a      	lsls	r2, r3, #28
 8016f3a:	d52f      	bpl.n	8016f9c <__swbuf_r+0x84>
 8016f3c:	6923      	ldr	r3, [r4, #16]
 8016f3e:	b36b      	cbz	r3, 8016f9c <__swbuf_r+0x84>
 8016f40:	6923      	ldr	r3, [r4, #16]
 8016f42:	6820      	ldr	r0, [r4, #0]
 8016f44:	1ac0      	subs	r0, r0, r3
 8016f46:	6963      	ldr	r3, [r4, #20]
 8016f48:	b2f6      	uxtb	r6, r6
 8016f4a:	4283      	cmp	r3, r0
 8016f4c:	4637      	mov	r7, r6
 8016f4e:	dc04      	bgt.n	8016f5a <__swbuf_r+0x42>
 8016f50:	4621      	mov	r1, r4
 8016f52:	4628      	mov	r0, r5
 8016f54:	f000 f926 	bl	80171a4 <_fflush_r>
 8016f58:	bb30      	cbnz	r0, 8016fa8 <__swbuf_r+0x90>
 8016f5a:	68a3      	ldr	r3, [r4, #8]
 8016f5c:	3b01      	subs	r3, #1
 8016f5e:	60a3      	str	r3, [r4, #8]
 8016f60:	6823      	ldr	r3, [r4, #0]
 8016f62:	1c5a      	adds	r2, r3, #1
 8016f64:	6022      	str	r2, [r4, #0]
 8016f66:	701e      	strb	r6, [r3, #0]
 8016f68:	6963      	ldr	r3, [r4, #20]
 8016f6a:	3001      	adds	r0, #1
 8016f6c:	4283      	cmp	r3, r0
 8016f6e:	d004      	beq.n	8016f7a <__swbuf_r+0x62>
 8016f70:	89a3      	ldrh	r3, [r4, #12]
 8016f72:	07db      	lsls	r3, r3, #31
 8016f74:	d506      	bpl.n	8016f84 <__swbuf_r+0x6c>
 8016f76:	2e0a      	cmp	r6, #10
 8016f78:	d104      	bne.n	8016f84 <__swbuf_r+0x6c>
 8016f7a:	4621      	mov	r1, r4
 8016f7c:	4628      	mov	r0, r5
 8016f7e:	f000 f911 	bl	80171a4 <_fflush_r>
 8016f82:	b988      	cbnz	r0, 8016fa8 <__swbuf_r+0x90>
 8016f84:	4638      	mov	r0, r7
 8016f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016f88:	4b0a      	ldr	r3, [pc, #40]	; (8016fb4 <__swbuf_r+0x9c>)
 8016f8a:	429c      	cmp	r4, r3
 8016f8c:	d101      	bne.n	8016f92 <__swbuf_r+0x7a>
 8016f8e:	68ac      	ldr	r4, [r5, #8]
 8016f90:	e7cf      	b.n	8016f32 <__swbuf_r+0x1a>
 8016f92:	4b09      	ldr	r3, [pc, #36]	; (8016fb8 <__swbuf_r+0xa0>)
 8016f94:	429c      	cmp	r4, r3
 8016f96:	bf08      	it	eq
 8016f98:	68ec      	ldreq	r4, [r5, #12]
 8016f9a:	e7ca      	b.n	8016f32 <__swbuf_r+0x1a>
 8016f9c:	4621      	mov	r1, r4
 8016f9e:	4628      	mov	r0, r5
 8016fa0:	f000 f80c 	bl	8016fbc <__swsetup_r>
 8016fa4:	2800      	cmp	r0, #0
 8016fa6:	d0cb      	beq.n	8016f40 <__swbuf_r+0x28>
 8016fa8:	f04f 37ff 	mov.w	r7, #4294967295
 8016fac:	e7ea      	b.n	8016f84 <__swbuf_r+0x6c>
 8016fae:	bf00      	nop
 8016fb0:	08018b14 	.word	0x08018b14
 8016fb4:	08018b34 	.word	0x08018b34
 8016fb8:	08018af4 	.word	0x08018af4

08016fbc <__swsetup_r>:
 8016fbc:	4b32      	ldr	r3, [pc, #200]	; (8017088 <__swsetup_r+0xcc>)
 8016fbe:	b570      	push	{r4, r5, r6, lr}
 8016fc0:	681d      	ldr	r5, [r3, #0]
 8016fc2:	4606      	mov	r6, r0
 8016fc4:	460c      	mov	r4, r1
 8016fc6:	b125      	cbz	r5, 8016fd2 <__swsetup_r+0x16>
 8016fc8:	69ab      	ldr	r3, [r5, #24]
 8016fca:	b913      	cbnz	r3, 8016fd2 <__swsetup_r+0x16>
 8016fcc:	4628      	mov	r0, r5
 8016fce:	f000 f97d 	bl	80172cc <__sinit>
 8016fd2:	4b2e      	ldr	r3, [pc, #184]	; (801708c <__swsetup_r+0xd0>)
 8016fd4:	429c      	cmp	r4, r3
 8016fd6:	d10f      	bne.n	8016ff8 <__swsetup_r+0x3c>
 8016fd8:	686c      	ldr	r4, [r5, #4]
 8016fda:	89a3      	ldrh	r3, [r4, #12]
 8016fdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016fe0:	0719      	lsls	r1, r3, #28
 8016fe2:	d42c      	bmi.n	801703e <__swsetup_r+0x82>
 8016fe4:	06dd      	lsls	r5, r3, #27
 8016fe6:	d411      	bmi.n	801700c <__swsetup_r+0x50>
 8016fe8:	2309      	movs	r3, #9
 8016fea:	6033      	str	r3, [r6, #0]
 8016fec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8016ff0:	81a3      	strh	r3, [r4, #12]
 8016ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8016ff6:	e03e      	b.n	8017076 <__swsetup_r+0xba>
 8016ff8:	4b25      	ldr	r3, [pc, #148]	; (8017090 <__swsetup_r+0xd4>)
 8016ffa:	429c      	cmp	r4, r3
 8016ffc:	d101      	bne.n	8017002 <__swsetup_r+0x46>
 8016ffe:	68ac      	ldr	r4, [r5, #8]
 8017000:	e7eb      	b.n	8016fda <__swsetup_r+0x1e>
 8017002:	4b24      	ldr	r3, [pc, #144]	; (8017094 <__swsetup_r+0xd8>)
 8017004:	429c      	cmp	r4, r3
 8017006:	bf08      	it	eq
 8017008:	68ec      	ldreq	r4, [r5, #12]
 801700a:	e7e6      	b.n	8016fda <__swsetup_r+0x1e>
 801700c:	0758      	lsls	r0, r3, #29
 801700e:	d512      	bpl.n	8017036 <__swsetup_r+0x7a>
 8017010:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017012:	b141      	cbz	r1, 8017026 <__swsetup_r+0x6a>
 8017014:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017018:	4299      	cmp	r1, r3
 801701a:	d002      	beq.n	8017022 <__swsetup_r+0x66>
 801701c:	4630      	mov	r0, r6
 801701e:	f000 fa5b 	bl	80174d8 <_free_r>
 8017022:	2300      	movs	r3, #0
 8017024:	6363      	str	r3, [r4, #52]	; 0x34
 8017026:	89a3      	ldrh	r3, [r4, #12]
 8017028:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801702c:	81a3      	strh	r3, [r4, #12]
 801702e:	2300      	movs	r3, #0
 8017030:	6063      	str	r3, [r4, #4]
 8017032:	6923      	ldr	r3, [r4, #16]
 8017034:	6023      	str	r3, [r4, #0]
 8017036:	89a3      	ldrh	r3, [r4, #12]
 8017038:	f043 0308 	orr.w	r3, r3, #8
 801703c:	81a3      	strh	r3, [r4, #12]
 801703e:	6923      	ldr	r3, [r4, #16]
 8017040:	b94b      	cbnz	r3, 8017056 <__swsetup_r+0x9a>
 8017042:	89a3      	ldrh	r3, [r4, #12]
 8017044:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017048:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801704c:	d003      	beq.n	8017056 <__swsetup_r+0x9a>
 801704e:	4621      	mov	r1, r4
 8017050:	4630      	mov	r0, r6
 8017052:	f000 fa01 	bl	8017458 <__smakebuf_r>
 8017056:	89a0      	ldrh	r0, [r4, #12]
 8017058:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801705c:	f010 0301 	ands.w	r3, r0, #1
 8017060:	d00a      	beq.n	8017078 <__swsetup_r+0xbc>
 8017062:	2300      	movs	r3, #0
 8017064:	60a3      	str	r3, [r4, #8]
 8017066:	6963      	ldr	r3, [r4, #20]
 8017068:	425b      	negs	r3, r3
 801706a:	61a3      	str	r3, [r4, #24]
 801706c:	6923      	ldr	r3, [r4, #16]
 801706e:	b943      	cbnz	r3, 8017082 <__swsetup_r+0xc6>
 8017070:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017074:	d1ba      	bne.n	8016fec <__swsetup_r+0x30>
 8017076:	bd70      	pop	{r4, r5, r6, pc}
 8017078:	0781      	lsls	r1, r0, #30
 801707a:	bf58      	it	pl
 801707c:	6963      	ldrpl	r3, [r4, #20]
 801707e:	60a3      	str	r3, [r4, #8]
 8017080:	e7f4      	b.n	801706c <__swsetup_r+0xb0>
 8017082:	2000      	movs	r0, #0
 8017084:	e7f7      	b.n	8017076 <__swsetup_r+0xba>
 8017086:	bf00      	nop
 8017088:	2000006c 	.word	0x2000006c
 801708c:	08018b14 	.word	0x08018b14
 8017090:	08018b34 	.word	0x08018b34
 8017094:	08018af4 	.word	0x08018af4

08017098 <__sflush_r>:
 8017098:	898a      	ldrh	r2, [r1, #12]
 801709a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801709e:	4605      	mov	r5, r0
 80170a0:	0710      	lsls	r0, r2, #28
 80170a2:	460c      	mov	r4, r1
 80170a4:	d458      	bmi.n	8017158 <__sflush_r+0xc0>
 80170a6:	684b      	ldr	r3, [r1, #4]
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	dc05      	bgt.n	80170b8 <__sflush_r+0x20>
 80170ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	dc02      	bgt.n	80170b8 <__sflush_r+0x20>
 80170b2:	2000      	movs	r0, #0
 80170b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80170ba:	2e00      	cmp	r6, #0
 80170bc:	d0f9      	beq.n	80170b2 <__sflush_r+0x1a>
 80170be:	2300      	movs	r3, #0
 80170c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80170c4:	682f      	ldr	r7, [r5, #0]
 80170c6:	602b      	str	r3, [r5, #0]
 80170c8:	d032      	beq.n	8017130 <__sflush_r+0x98>
 80170ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80170cc:	89a3      	ldrh	r3, [r4, #12]
 80170ce:	075a      	lsls	r2, r3, #29
 80170d0:	d505      	bpl.n	80170de <__sflush_r+0x46>
 80170d2:	6863      	ldr	r3, [r4, #4]
 80170d4:	1ac0      	subs	r0, r0, r3
 80170d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80170d8:	b10b      	cbz	r3, 80170de <__sflush_r+0x46>
 80170da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80170dc:	1ac0      	subs	r0, r0, r3
 80170de:	2300      	movs	r3, #0
 80170e0:	4602      	mov	r2, r0
 80170e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80170e4:	6a21      	ldr	r1, [r4, #32]
 80170e6:	4628      	mov	r0, r5
 80170e8:	47b0      	blx	r6
 80170ea:	1c43      	adds	r3, r0, #1
 80170ec:	89a3      	ldrh	r3, [r4, #12]
 80170ee:	d106      	bne.n	80170fe <__sflush_r+0x66>
 80170f0:	6829      	ldr	r1, [r5, #0]
 80170f2:	291d      	cmp	r1, #29
 80170f4:	d82c      	bhi.n	8017150 <__sflush_r+0xb8>
 80170f6:	4a2a      	ldr	r2, [pc, #168]	; (80171a0 <__sflush_r+0x108>)
 80170f8:	40ca      	lsrs	r2, r1
 80170fa:	07d6      	lsls	r6, r2, #31
 80170fc:	d528      	bpl.n	8017150 <__sflush_r+0xb8>
 80170fe:	2200      	movs	r2, #0
 8017100:	6062      	str	r2, [r4, #4]
 8017102:	04d9      	lsls	r1, r3, #19
 8017104:	6922      	ldr	r2, [r4, #16]
 8017106:	6022      	str	r2, [r4, #0]
 8017108:	d504      	bpl.n	8017114 <__sflush_r+0x7c>
 801710a:	1c42      	adds	r2, r0, #1
 801710c:	d101      	bne.n	8017112 <__sflush_r+0x7a>
 801710e:	682b      	ldr	r3, [r5, #0]
 8017110:	b903      	cbnz	r3, 8017114 <__sflush_r+0x7c>
 8017112:	6560      	str	r0, [r4, #84]	; 0x54
 8017114:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017116:	602f      	str	r7, [r5, #0]
 8017118:	2900      	cmp	r1, #0
 801711a:	d0ca      	beq.n	80170b2 <__sflush_r+0x1a>
 801711c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017120:	4299      	cmp	r1, r3
 8017122:	d002      	beq.n	801712a <__sflush_r+0x92>
 8017124:	4628      	mov	r0, r5
 8017126:	f000 f9d7 	bl	80174d8 <_free_r>
 801712a:	2000      	movs	r0, #0
 801712c:	6360      	str	r0, [r4, #52]	; 0x34
 801712e:	e7c1      	b.n	80170b4 <__sflush_r+0x1c>
 8017130:	6a21      	ldr	r1, [r4, #32]
 8017132:	2301      	movs	r3, #1
 8017134:	4628      	mov	r0, r5
 8017136:	47b0      	blx	r6
 8017138:	1c41      	adds	r1, r0, #1
 801713a:	d1c7      	bne.n	80170cc <__sflush_r+0x34>
 801713c:	682b      	ldr	r3, [r5, #0]
 801713e:	2b00      	cmp	r3, #0
 8017140:	d0c4      	beq.n	80170cc <__sflush_r+0x34>
 8017142:	2b1d      	cmp	r3, #29
 8017144:	d001      	beq.n	801714a <__sflush_r+0xb2>
 8017146:	2b16      	cmp	r3, #22
 8017148:	d101      	bne.n	801714e <__sflush_r+0xb6>
 801714a:	602f      	str	r7, [r5, #0]
 801714c:	e7b1      	b.n	80170b2 <__sflush_r+0x1a>
 801714e:	89a3      	ldrh	r3, [r4, #12]
 8017150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017154:	81a3      	strh	r3, [r4, #12]
 8017156:	e7ad      	b.n	80170b4 <__sflush_r+0x1c>
 8017158:	690f      	ldr	r7, [r1, #16]
 801715a:	2f00      	cmp	r7, #0
 801715c:	d0a9      	beq.n	80170b2 <__sflush_r+0x1a>
 801715e:	0793      	lsls	r3, r2, #30
 8017160:	680e      	ldr	r6, [r1, #0]
 8017162:	bf08      	it	eq
 8017164:	694b      	ldreq	r3, [r1, #20]
 8017166:	600f      	str	r7, [r1, #0]
 8017168:	bf18      	it	ne
 801716a:	2300      	movne	r3, #0
 801716c:	eba6 0807 	sub.w	r8, r6, r7
 8017170:	608b      	str	r3, [r1, #8]
 8017172:	f1b8 0f00 	cmp.w	r8, #0
 8017176:	dd9c      	ble.n	80170b2 <__sflush_r+0x1a>
 8017178:	6a21      	ldr	r1, [r4, #32]
 801717a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801717c:	4643      	mov	r3, r8
 801717e:	463a      	mov	r2, r7
 8017180:	4628      	mov	r0, r5
 8017182:	47b0      	blx	r6
 8017184:	2800      	cmp	r0, #0
 8017186:	dc06      	bgt.n	8017196 <__sflush_r+0xfe>
 8017188:	89a3      	ldrh	r3, [r4, #12]
 801718a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801718e:	81a3      	strh	r3, [r4, #12]
 8017190:	f04f 30ff 	mov.w	r0, #4294967295
 8017194:	e78e      	b.n	80170b4 <__sflush_r+0x1c>
 8017196:	4407      	add	r7, r0
 8017198:	eba8 0800 	sub.w	r8, r8, r0
 801719c:	e7e9      	b.n	8017172 <__sflush_r+0xda>
 801719e:	bf00      	nop
 80171a0:	20400001 	.word	0x20400001

080171a4 <_fflush_r>:
 80171a4:	b538      	push	{r3, r4, r5, lr}
 80171a6:	690b      	ldr	r3, [r1, #16]
 80171a8:	4605      	mov	r5, r0
 80171aa:	460c      	mov	r4, r1
 80171ac:	b913      	cbnz	r3, 80171b4 <_fflush_r+0x10>
 80171ae:	2500      	movs	r5, #0
 80171b0:	4628      	mov	r0, r5
 80171b2:	bd38      	pop	{r3, r4, r5, pc}
 80171b4:	b118      	cbz	r0, 80171be <_fflush_r+0x1a>
 80171b6:	6983      	ldr	r3, [r0, #24]
 80171b8:	b90b      	cbnz	r3, 80171be <_fflush_r+0x1a>
 80171ba:	f000 f887 	bl	80172cc <__sinit>
 80171be:	4b14      	ldr	r3, [pc, #80]	; (8017210 <_fflush_r+0x6c>)
 80171c0:	429c      	cmp	r4, r3
 80171c2:	d11b      	bne.n	80171fc <_fflush_r+0x58>
 80171c4:	686c      	ldr	r4, [r5, #4]
 80171c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80171ca:	2b00      	cmp	r3, #0
 80171cc:	d0ef      	beq.n	80171ae <_fflush_r+0xa>
 80171ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80171d0:	07d0      	lsls	r0, r2, #31
 80171d2:	d404      	bmi.n	80171de <_fflush_r+0x3a>
 80171d4:	0599      	lsls	r1, r3, #22
 80171d6:	d402      	bmi.n	80171de <_fflush_r+0x3a>
 80171d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80171da:	f000 f915 	bl	8017408 <__retarget_lock_acquire_recursive>
 80171de:	4628      	mov	r0, r5
 80171e0:	4621      	mov	r1, r4
 80171e2:	f7ff ff59 	bl	8017098 <__sflush_r>
 80171e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80171e8:	07da      	lsls	r2, r3, #31
 80171ea:	4605      	mov	r5, r0
 80171ec:	d4e0      	bmi.n	80171b0 <_fflush_r+0xc>
 80171ee:	89a3      	ldrh	r3, [r4, #12]
 80171f0:	059b      	lsls	r3, r3, #22
 80171f2:	d4dd      	bmi.n	80171b0 <_fflush_r+0xc>
 80171f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80171f6:	f000 f908 	bl	801740a <__retarget_lock_release_recursive>
 80171fa:	e7d9      	b.n	80171b0 <_fflush_r+0xc>
 80171fc:	4b05      	ldr	r3, [pc, #20]	; (8017214 <_fflush_r+0x70>)
 80171fe:	429c      	cmp	r4, r3
 8017200:	d101      	bne.n	8017206 <_fflush_r+0x62>
 8017202:	68ac      	ldr	r4, [r5, #8]
 8017204:	e7df      	b.n	80171c6 <_fflush_r+0x22>
 8017206:	4b04      	ldr	r3, [pc, #16]	; (8017218 <_fflush_r+0x74>)
 8017208:	429c      	cmp	r4, r3
 801720a:	bf08      	it	eq
 801720c:	68ec      	ldreq	r4, [r5, #12]
 801720e:	e7da      	b.n	80171c6 <_fflush_r+0x22>
 8017210:	08018b14 	.word	0x08018b14
 8017214:	08018b34 	.word	0x08018b34
 8017218:	08018af4 	.word	0x08018af4

0801721c <std>:
 801721c:	2300      	movs	r3, #0
 801721e:	b510      	push	{r4, lr}
 8017220:	4604      	mov	r4, r0
 8017222:	e9c0 3300 	strd	r3, r3, [r0]
 8017226:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801722a:	6083      	str	r3, [r0, #8]
 801722c:	8181      	strh	r1, [r0, #12]
 801722e:	6643      	str	r3, [r0, #100]	; 0x64
 8017230:	81c2      	strh	r2, [r0, #14]
 8017232:	6183      	str	r3, [r0, #24]
 8017234:	4619      	mov	r1, r3
 8017236:	2208      	movs	r2, #8
 8017238:	305c      	adds	r0, #92	; 0x5c
 801723a:	f7ff fd8b 	bl	8016d54 <memset>
 801723e:	4b05      	ldr	r3, [pc, #20]	; (8017254 <std+0x38>)
 8017240:	6263      	str	r3, [r4, #36]	; 0x24
 8017242:	4b05      	ldr	r3, [pc, #20]	; (8017258 <std+0x3c>)
 8017244:	62a3      	str	r3, [r4, #40]	; 0x28
 8017246:	4b05      	ldr	r3, [pc, #20]	; (801725c <std+0x40>)
 8017248:	62e3      	str	r3, [r4, #44]	; 0x2c
 801724a:	4b05      	ldr	r3, [pc, #20]	; (8017260 <std+0x44>)
 801724c:	6224      	str	r4, [r4, #32]
 801724e:	6323      	str	r3, [r4, #48]	; 0x30
 8017250:	bd10      	pop	{r4, pc}
 8017252:	bf00      	nop
 8017254:	08017cf1 	.word	0x08017cf1
 8017258:	08017d13 	.word	0x08017d13
 801725c:	08017d4b 	.word	0x08017d4b
 8017260:	08017d6f 	.word	0x08017d6f

08017264 <_cleanup_r>:
 8017264:	4901      	ldr	r1, [pc, #4]	; (801726c <_cleanup_r+0x8>)
 8017266:	f000 b8af 	b.w	80173c8 <_fwalk_reent>
 801726a:	bf00      	nop
 801726c:	080171a5 	.word	0x080171a5

08017270 <__sfmoreglue>:
 8017270:	b570      	push	{r4, r5, r6, lr}
 8017272:	2268      	movs	r2, #104	; 0x68
 8017274:	1e4d      	subs	r5, r1, #1
 8017276:	4355      	muls	r5, r2
 8017278:	460e      	mov	r6, r1
 801727a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801727e:	f000 f997 	bl	80175b0 <_malloc_r>
 8017282:	4604      	mov	r4, r0
 8017284:	b140      	cbz	r0, 8017298 <__sfmoreglue+0x28>
 8017286:	2100      	movs	r1, #0
 8017288:	e9c0 1600 	strd	r1, r6, [r0]
 801728c:	300c      	adds	r0, #12
 801728e:	60a0      	str	r0, [r4, #8]
 8017290:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8017294:	f7ff fd5e 	bl	8016d54 <memset>
 8017298:	4620      	mov	r0, r4
 801729a:	bd70      	pop	{r4, r5, r6, pc}

0801729c <__sfp_lock_acquire>:
 801729c:	4801      	ldr	r0, [pc, #4]	; (80172a4 <__sfp_lock_acquire+0x8>)
 801729e:	f000 b8b3 	b.w	8017408 <__retarget_lock_acquire_recursive>
 80172a2:	bf00      	nop
 80172a4:	20001005 	.word	0x20001005

080172a8 <__sfp_lock_release>:
 80172a8:	4801      	ldr	r0, [pc, #4]	; (80172b0 <__sfp_lock_release+0x8>)
 80172aa:	f000 b8ae 	b.w	801740a <__retarget_lock_release_recursive>
 80172ae:	bf00      	nop
 80172b0:	20001005 	.word	0x20001005

080172b4 <__sinit_lock_acquire>:
 80172b4:	4801      	ldr	r0, [pc, #4]	; (80172bc <__sinit_lock_acquire+0x8>)
 80172b6:	f000 b8a7 	b.w	8017408 <__retarget_lock_acquire_recursive>
 80172ba:	bf00      	nop
 80172bc:	20001006 	.word	0x20001006

080172c0 <__sinit_lock_release>:
 80172c0:	4801      	ldr	r0, [pc, #4]	; (80172c8 <__sinit_lock_release+0x8>)
 80172c2:	f000 b8a2 	b.w	801740a <__retarget_lock_release_recursive>
 80172c6:	bf00      	nop
 80172c8:	20001006 	.word	0x20001006

080172cc <__sinit>:
 80172cc:	b510      	push	{r4, lr}
 80172ce:	4604      	mov	r4, r0
 80172d0:	f7ff fff0 	bl	80172b4 <__sinit_lock_acquire>
 80172d4:	69a3      	ldr	r3, [r4, #24]
 80172d6:	b11b      	cbz	r3, 80172e0 <__sinit+0x14>
 80172d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80172dc:	f7ff bff0 	b.w	80172c0 <__sinit_lock_release>
 80172e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80172e4:	6523      	str	r3, [r4, #80]	; 0x50
 80172e6:	4b13      	ldr	r3, [pc, #76]	; (8017334 <__sinit+0x68>)
 80172e8:	4a13      	ldr	r2, [pc, #76]	; (8017338 <__sinit+0x6c>)
 80172ea:	681b      	ldr	r3, [r3, #0]
 80172ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80172ee:	42a3      	cmp	r3, r4
 80172f0:	bf04      	itt	eq
 80172f2:	2301      	moveq	r3, #1
 80172f4:	61a3      	streq	r3, [r4, #24]
 80172f6:	4620      	mov	r0, r4
 80172f8:	f000 f820 	bl	801733c <__sfp>
 80172fc:	6060      	str	r0, [r4, #4]
 80172fe:	4620      	mov	r0, r4
 8017300:	f000 f81c 	bl	801733c <__sfp>
 8017304:	60a0      	str	r0, [r4, #8]
 8017306:	4620      	mov	r0, r4
 8017308:	f000 f818 	bl	801733c <__sfp>
 801730c:	2200      	movs	r2, #0
 801730e:	60e0      	str	r0, [r4, #12]
 8017310:	2104      	movs	r1, #4
 8017312:	6860      	ldr	r0, [r4, #4]
 8017314:	f7ff ff82 	bl	801721c <std>
 8017318:	68a0      	ldr	r0, [r4, #8]
 801731a:	2201      	movs	r2, #1
 801731c:	2109      	movs	r1, #9
 801731e:	f7ff ff7d 	bl	801721c <std>
 8017322:	68e0      	ldr	r0, [r4, #12]
 8017324:	2202      	movs	r2, #2
 8017326:	2112      	movs	r1, #18
 8017328:	f7ff ff78 	bl	801721c <std>
 801732c:	2301      	movs	r3, #1
 801732e:	61a3      	str	r3, [r4, #24]
 8017330:	e7d2      	b.n	80172d8 <__sinit+0xc>
 8017332:	bf00      	nop
 8017334:	08018af0 	.word	0x08018af0
 8017338:	08017265 	.word	0x08017265

0801733c <__sfp>:
 801733c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801733e:	4607      	mov	r7, r0
 8017340:	f7ff ffac 	bl	801729c <__sfp_lock_acquire>
 8017344:	4b1e      	ldr	r3, [pc, #120]	; (80173c0 <__sfp+0x84>)
 8017346:	681e      	ldr	r6, [r3, #0]
 8017348:	69b3      	ldr	r3, [r6, #24]
 801734a:	b913      	cbnz	r3, 8017352 <__sfp+0x16>
 801734c:	4630      	mov	r0, r6
 801734e:	f7ff ffbd 	bl	80172cc <__sinit>
 8017352:	3648      	adds	r6, #72	; 0x48
 8017354:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017358:	3b01      	subs	r3, #1
 801735a:	d503      	bpl.n	8017364 <__sfp+0x28>
 801735c:	6833      	ldr	r3, [r6, #0]
 801735e:	b30b      	cbz	r3, 80173a4 <__sfp+0x68>
 8017360:	6836      	ldr	r6, [r6, #0]
 8017362:	e7f7      	b.n	8017354 <__sfp+0x18>
 8017364:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017368:	b9d5      	cbnz	r5, 80173a0 <__sfp+0x64>
 801736a:	4b16      	ldr	r3, [pc, #88]	; (80173c4 <__sfp+0x88>)
 801736c:	60e3      	str	r3, [r4, #12]
 801736e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8017372:	6665      	str	r5, [r4, #100]	; 0x64
 8017374:	f000 f847 	bl	8017406 <__retarget_lock_init_recursive>
 8017378:	f7ff ff96 	bl	80172a8 <__sfp_lock_release>
 801737c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8017380:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8017384:	6025      	str	r5, [r4, #0]
 8017386:	61a5      	str	r5, [r4, #24]
 8017388:	2208      	movs	r2, #8
 801738a:	4629      	mov	r1, r5
 801738c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017390:	f7ff fce0 	bl	8016d54 <memset>
 8017394:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017398:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801739c:	4620      	mov	r0, r4
 801739e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80173a0:	3468      	adds	r4, #104	; 0x68
 80173a2:	e7d9      	b.n	8017358 <__sfp+0x1c>
 80173a4:	2104      	movs	r1, #4
 80173a6:	4638      	mov	r0, r7
 80173a8:	f7ff ff62 	bl	8017270 <__sfmoreglue>
 80173ac:	4604      	mov	r4, r0
 80173ae:	6030      	str	r0, [r6, #0]
 80173b0:	2800      	cmp	r0, #0
 80173b2:	d1d5      	bne.n	8017360 <__sfp+0x24>
 80173b4:	f7ff ff78 	bl	80172a8 <__sfp_lock_release>
 80173b8:	230c      	movs	r3, #12
 80173ba:	603b      	str	r3, [r7, #0]
 80173bc:	e7ee      	b.n	801739c <__sfp+0x60>
 80173be:	bf00      	nop
 80173c0:	08018af0 	.word	0x08018af0
 80173c4:	ffff0001 	.word	0xffff0001

080173c8 <_fwalk_reent>:
 80173c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80173cc:	4606      	mov	r6, r0
 80173ce:	4688      	mov	r8, r1
 80173d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80173d4:	2700      	movs	r7, #0
 80173d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80173da:	f1b9 0901 	subs.w	r9, r9, #1
 80173de:	d505      	bpl.n	80173ec <_fwalk_reent+0x24>
 80173e0:	6824      	ldr	r4, [r4, #0]
 80173e2:	2c00      	cmp	r4, #0
 80173e4:	d1f7      	bne.n	80173d6 <_fwalk_reent+0xe>
 80173e6:	4638      	mov	r0, r7
 80173e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80173ec:	89ab      	ldrh	r3, [r5, #12]
 80173ee:	2b01      	cmp	r3, #1
 80173f0:	d907      	bls.n	8017402 <_fwalk_reent+0x3a>
 80173f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80173f6:	3301      	adds	r3, #1
 80173f8:	d003      	beq.n	8017402 <_fwalk_reent+0x3a>
 80173fa:	4629      	mov	r1, r5
 80173fc:	4630      	mov	r0, r6
 80173fe:	47c0      	blx	r8
 8017400:	4307      	orrs	r7, r0
 8017402:	3568      	adds	r5, #104	; 0x68
 8017404:	e7e9      	b.n	80173da <_fwalk_reent+0x12>

08017406 <__retarget_lock_init_recursive>:
 8017406:	4770      	bx	lr

08017408 <__retarget_lock_acquire_recursive>:
 8017408:	4770      	bx	lr

0801740a <__retarget_lock_release_recursive>:
 801740a:	4770      	bx	lr

0801740c <__swhatbuf_r>:
 801740c:	b570      	push	{r4, r5, r6, lr}
 801740e:	460e      	mov	r6, r1
 8017410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017414:	2900      	cmp	r1, #0
 8017416:	b096      	sub	sp, #88	; 0x58
 8017418:	4614      	mov	r4, r2
 801741a:	461d      	mov	r5, r3
 801741c:	da08      	bge.n	8017430 <__swhatbuf_r+0x24>
 801741e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8017422:	2200      	movs	r2, #0
 8017424:	602a      	str	r2, [r5, #0]
 8017426:	061a      	lsls	r2, r3, #24
 8017428:	d410      	bmi.n	801744c <__swhatbuf_r+0x40>
 801742a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801742e:	e00e      	b.n	801744e <__swhatbuf_r+0x42>
 8017430:	466a      	mov	r2, sp
 8017432:	f000 fcc3 	bl	8017dbc <_fstat_r>
 8017436:	2800      	cmp	r0, #0
 8017438:	dbf1      	blt.n	801741e <__swhatbuf_r+0x12>
 801743a:	9a01      	ldr	r2, [sp, #4]
 801743c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017440:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017444:	425a      	negs	r2, r3
 8017446:	415a      	adcs	r2, r3
 8017448:	602a      	str	r2, [r5, #0]
 801744a:	e7ee      	b.n	801742a <__swhatbuf_r+0x1e>
 801744c:	2340      	movs	r3, #64	; 0x40
 801744e:	2000      	movs	r0, #0
 8017450:	6023      	str	r3, [r4, #0]
 8017452:	b016      	add	sp, #88	; 0x58
 8017454:	bd70      	pop	{r4, r5, r6, pc}
	...

08017458 <__smakebuf_r>:
 8017458:	898b      	ldrh	r3, [r1, #12]
 801745a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801745c:	079d      	lsls	r5, r3, #30
 801745e:	4606      	mov	r6, r0
 8017460:	460c      	mov	r4, r1
 8017462:	d507      	bpl.n	8017474 <__smakebuf_r+0x1c>
 8017464:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017468:	6023      	str	r3, [r4, #0]
 801746a:	6123      	str	r3, [r4, #16]
 801746c:	2301      	movs	r3, #1
 801746e:	6163      	str	r3, [r4, #20]
 8017470:	b002      	add	sp, #8
 8017472:	bd70      	pop	{r4, r5, r6, pc}
 8017474:	ab01      	add	r3, sp, #4
 8017476:	466a      	mov	r2, sp
 8017478:	f7ff ffc8 	bl	801740c <__swhatbuf_r>
 801747c:	9900      	ldr	r1, [sp, #0]
 801747e:	4605      	mov	r5, r0
 8017480:	4630      	mov	r0, r6
 8017482:	f000 f895 	bl	80175b0 <_malloc_r>
 8017486:	b948      	cbnz	r0, 801749c <__smakebuf_r+0x44>
 8017488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801748c:	059a      	lsls	r2, r3, #22
 801748e:	d4ef      	bmi.n	8017470 <__smakebuf_r+0x18>
 8017490:	f023 0303 	bic.w	r3, r3, #3
 8017494:	f043 0302 	orr.w	r3, r3, #2
 8017498:	81a3      	strh	r3, [r4, #12]
 801749a:	e7e3      	b.n	8017464 <__smakebuf_r+0xc>
 801749c:	4b0d      	ldr	r3, [pc, #52]	; (80174d4 <__smakebuf_r+0x7c>)
 801749e:	62b3      	str	r3, [r6, #40]	; 0x28
 80174a0:	89a3      	ldrh	r3, [r4, #12]
 80174a2:	6020      	str	r0, [r4, #0]
 80174a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80174a8:	81a3      	strh	r3, [r4, #12]
 80174aa:	9b00      	ldr	r3, [sp, #0]
 80174ac:	6163      	str	r3, [r4, #20]
 80174ae:	9b01      	ldr	r3, [sp, #4]
 80174b0:	6120      	str	r0, [r4, #16]
 80174b2:	b15b      	cbz	r3, 80174cc <__smakebuf_r+0x74>
 80174b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80174b8:	4630      	mov	r0, r6
 80174ba:	f000 fc91 	bl	8017de0 <_isatty_r>
 80174be:	b128      	cbz	r0, 80174cc <__smakebuf_r+0x74>
 80174c0:	89a3      	ldrh	r3, [r4, #12]
 80174c2:	f023 0303 	bic.w	r3, r3, #3
 80174c6:	f043 0301 	orr.w	r3, r3, #1
 80174ca:	81a3      	strh	r3, [r4, #12]
 80174cc:	89a0      	ldrh	r0, [r4, #12]
 80174ce:	4305      	orrs	r5, r0
 80174d0:	81a5      	strh	r5, [r4, #12]
 80174d2:	e7cd      	b.n	8017470 <__smakebuf_r+0x18>
 80174d4:	08017265 	.word	0x08017265

080174d8 <_free_r>:
 80174d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80174da:	2900      	cmp	r1, #0
 80174dc:	d044      	beq.n	8017568 <_free_r+0x90>
 80174de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80174e2:	9001      	str	r0, [sp, #4]
 80174e4:	2b00      	cmp	r3, #0
 80174e6:	f1a1 0404 	sub.w	r4, r1, #4
 80174ea:	bfb8      	it	lt
 80174ec:	18e4      	addlt	r4, r4, r3
 80174ee:	f000 fc99 	bl	8017e24 <__malloc_lock>
 80174f2:	4a1e      	ldr	r2, [pc, #120]	; (801756c <_free_r+0x94>)
 80174f4:	9801      	ldr	r0, [sp, #4]
 80174f6:	6813      	ldr	r3, [r2, #0]
 80174f8:	b933      	cbnz	r3, 8017508 <_free_r+0x30>
 80174fa:	6063      	str	r3, [r4, #4]
 80174fc:	6014      	str	r4, [r2, #0]
 80174fe:	b003      	add	sp, #12
 8017500:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017504:	f000 bc94 	b.w	8017e30 <__malloc_unlock>
 8017508:	42a3      	cmp	r3, r4
 801750a:	d908      	bls.n	801751e <_free_r+0x46>
 801750c:	6825      	ldr	r5, [r4, #0]
 801750e:	1961      	adds	r1, r4, r5
 8017510:	428b      	cmp	r3, r1
 8017512:	bf01      	itttt	eq
 8017514:	6819      	ldreq	r1, [r3, #0]
 8017516:	685b      	ldreq	r3, [r3, #4]
 8017518:	1949      	addeq	r1, r1, r5
 801751a:	6021      	streq	r1, [r4, #0]
 801751c:	e7ed      	b.n	80174fa <_free_r+0x22>
 801751e:	461a      	mov	r2, r3
 8017520:	685b      	ldr	r3, [r3, #4]
 8017522:	b10b      	cbz	r3, 8017528 <_free_r+0x50>
 8017524:	42a3      	cmp	r3, r4
 8017526:	d9fa      	bls.n	801751e <_free_r+0x46>
 8017528:	6811      	ldr	r1, [r2, #0]
 801752a:	1855      	adds	r5, r2, r1
 801752c:	42a5      	cmp	r5, r4
 801752e:	d10b      	bne.n	8017548 <_free_r+0x70>
 8017530:	6824      	ldr	r4, [r4, #0]
 8017532:	4421      	add	r1, r4
 8017534:	1854      	adds	r4, r2, r1
 8017536:	42a3      	cmp	r3, r4
 8017538:	6011      	str	r1, [r2, #0]
 801753a:	d1e0      	bne.n	80174fe <_free_r+0x26>
 801753c:	681c      	ldr	r4, [r3, #0]
 801753e:	685b      	ldr	r3, [r3, #4]
 8017540:	6053      	str	r3, [r2, #4]
 8017542:	4421      	add	r1, r4
 8017544:	6011      	str	r1, [r2, #0]
 8017546:	e7da      	b.n	80174fe <_free_r+0x26>
 8017548:	d902      	bls.n	8017550 <_free_r+0x78>
 801754a:	230c      	movs	r3, #12
 801754c:	6003      	str	r3, [r0, #0]
 801754e:	e7d6      	b.n	80174fe <_free_r+0x26>
 8017550:	6825      	ldr	r5, [r4, #0]
 8017552:	1961      	adds	r1, r4, r5
 8017554:	428b      	cmp	r3, r1
 8017556:	bf04      	itt	eq
 8017558:	6819      	ldreq	r1, [r3, #0]
 801755a:	685b      	ldreq	r3, [r3, #4]
 801755c:	6063      	str	r3, [r4, #4]
 801755e:	bf04      	itt	eq
 8017560:	1949      	addeq	r1, r1, r5
 8017562:	6021      	streq	r1, [r4, #0]
 8017564:	6054      	str	r4, [r2, #4]
 8017566:	e7ca      	b.n	80174fe <_free_r+0x26>
 8017568:	b003      	add	sp, #12
 801756a:	bd30      	pop	{r4, r5, pc}
 801756c:	20001008 	.word	0x20001008

08017570 <sbrk_aligned>:
 8017570:	b570      	push	{r4, r5, r6, lr}
 8017572:	4e0e      	ldr	r6, [pc, #56]	; (80175ac <sbrk_aligned+0x3c>)
 8017574:	460c      	mov	r4, r1
 8017576:	6831      	ldr	r1, [r6, #0]
 8017578:	4605      	mov	r5, r0
 801757a:	b911      	cbnz	r1, 8017582 <sbrk_aligned+0x12>
 801757c:	f000 fba8 	bl	8017cd0 <_sbrk_r>
 8017580:	6030      	str	r0, [r6, #0]
 8017582:	4621      	mov	r1, r4
 8017584:	4628      	mov	r0, r5
 8017586:	f000 fba3 	bl	8017cd0 <_sbrk_r>
 801758a:	1c43      	adds	r3, r0, #1
 801758c:	d00a      	beq.n	80175a4 <sbrk_aligned+0x34>
 801758e:	1cc4      	adds	r4, r0, #3
 8017590:	f024 0403 	bic.w	r4, r4, #3
 8017594:	42a0      	cmp	r0, r4
 8017596:	d007      	beq.n	80175a8 <sbrk_aligned+0x38>
 8017598:	1a21      	subs	r1, r4, r0
 801759a:	4628      	mov	r0, r5
 801759c:	f000 fb98 	bl	8017cd0 <_sbrk_r>
 80175a0:	3001      	adds	r0, #1
 80175a2:	d101      	bne.n	80175a8 <sbrk_aligned+0x38>
 80175a4:	f04f 34ff 	mov.w	r4, #4294967295
 80175a8:	4620      	mov	r0, r4
 80175aa:	bd70      	pop	{r4, r5, r6, pc}
 80175ac:	2000100c 	.word	0x2000100c

080175b0 <_malloc_r>:
 80175b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80175b4:	1ccd      	adds	r5, r1, #3
 80175b6:	f025 0503 	bic.w	r5, r5, #3
 80175ba:	3508      	adds	r5, #8
 80175bc:	2d0c      	cmp	r5, #12
 80175be:	bf38      	it	cc
 80175c0:	250c      	movcc	r5, #12
 80175c2:	2d00      	cmp	r5, #0
 80175c4:	4607      	mov	r7, r0
 80175c6:	db01      	blt.n	80175cc <_malloc_r+0x1c>
 80175c8:	42a9      	cmp	r1, r5
 80175ca:	d905      	bls.n	80175d8 <_malloc_r+0x28>
 80175cc:	230c      	movs	r3, #12
 80175ce:	603b      	str	r3, [r7, #0]
 80175d0:	2600      	movs	r6, #0
 80175d2:	4630      	mov	r0, r6
 80175d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80175d8:	4e2e      	ldr	r6, [pc, #184]	; (8017694 <_malloc_r+0xe4>)
 80175da:	f000 fc23 	bl	8017e24 <__malloc_lock>
 80175de:	6833      	ldr	r3, [r6, #0]
 80175e0:	461c      	mov	r4, r3
 80175e2:	bb34      	cbnz	r4, 8017632 <_malloc_r+0x82>
 80175e4:	4629      	mov	r1, r5
 80175e6:	4638      	mov	r0, r7
 80175e8:	f7ff ffc2 	bl	8017570 <sbrk_aligned>
 80175ec:	1c43      	adds	r3, r0, #1
 80175ee:	4604      	mov	r4, r0
 80175f0:	d14d      	bne.n	801768e <_malloc_r+0xde>
 80175f2:	6834      	ldr	r4, [r6, #0]
 80175f4:	4626      	mov	r6, r4
 80175f6:	2e00      	cmp	r6, #0
 80175f8:	d140      	bne.n	801767c <_malloc_r+0xcc>
 80175fa:	6823      	ldr	r3, [r4, #0]
 80175fc:	4631      	mov	r1, r6
 80175fe:	4638      	mov	r0, r7
 8017600:	eb04 0803 	add.w	r8, r4, r3
 8017604:	f000 fb64 	bl	8017cd0 <_sbrk_r>
 8017608:	4580      	cmp	r8, r0
 801760a:	d13a      	bne.n	8017682 <_malloc_r+0xd2>
 801760c:	6821      	ldr	r1, [r4, #0]
 801760e:	3503      	adds	r5, #3
 8017610:	1a6d      	subs	r5, r5, r1
 8017612:	f025 0503 	bic.w	r5, r5, #3
 8017616:	3508      	adds	r5, #8
 8017618:	2d0c      	cmp	r5, #12
 801761a:	bf38      	it	cc
 801761c:	250c      	movcc	r5, #12
 801761e:	4629      	mov	r1, r5
 8017620:	4638      	mov	r0, r7
 8017622:	f7ff ffa5 	bl	8017570 <sbrk_aligned>
 8017626:	3001      	adds	r0, #1
 8017628:	d02b      	beq.n	8017682 <_malloc_r+0xd2>
 801762a:	6823      	ldr	r3, [r4, #0]
 801762c:	442b      	add	r3, r5
 801762e:	6023      	str	r3, [r4, #0]
 8017630:	e00e      	b.n	8017650 <_malloc_r+0xa0>
 8017632:	6822      	ldr	r2, [r4, #0]
 8017634:	1b52      	subs	r2, r2, r5
 8017636:	d41e      	bmi.n	8017676 <_malloc_r+0xc6>
 8017638:	2a0b      	cmp	r2, #11
 801763a:	d916      	bls.n	801766a <_malloc_r+0xba>
 801763c:	1961      	adds	r1, r4, r5
 801763e:	42a3      	cmp	r3, r4
 8017640:	6025      	str	r5, [r4, #0]
 8017642:	bf18      	it	ne
 8017644:	6059      	strne	r1, [r3, #4]
 8017646:	6863      	ldr	r3, [r4, #4]
 8017648:	bf08      	it	eq
 801764a:	6031      	streq	r1, [r6, #0]
 801764c:	5162      	str	r2, [r4, r5]
 801764e:	604b      	str	r3, [r1, #4]
 8017650:	4638      	mov	r0, r7
 8017652:	f104 060b 	add.w	r6, r4, #11
 8017656:	f000 fbeb 	bl	8017e30 <__malloc_unlock>
 801765a:	f026 0607 	bic.w	r6, r6, #7
 801765e:	1d23      	adds	r3, r4, #4
 8017660:	1af2      	subs	r2, r6, r3
 8017662:	d0b6      	beq.n	80175d2 <_malloc_r+0x22>
 8017664:	1b9b      	subs	r3, r3, r6
 8017666:	50a3      	str	r3, [r4, r2]
 8017668:	e7b3      	b.n	80175d2 <_malloc_r+0x22>
 801766a:	6862      	ldr	r2, [r4, #4]
 801766c:	42a3      	cmp	r3, r4
 801766e:	bf0c      	ite	eq
 8017670:	6032      	streq	r2, [r6, #0]
 8017672:	605a      	strne	r2, [r3, #4]
 8017674:	e7ec      	b.n	8017650 <_malloc_r+0xa0>
 8017676:	4623      	mov	r3, r4
 8017678:	6864      	ldr	r4, [r4, #4]
 801767a:	e7b2      	b.n	80175e2 <_malloc_r+0x32>
 801767c:	4634      	mov	r4, r6
 801767e:	6876      	ldr	r6, [r6, #4]
 8017680:	e7b9      	b.n	80175f6 <_malloc_r+0x46>
 8017682:	230c      	movs	r3, #12
 8017684:	603b      	str	r3, [r7, #0]
 8017686:	4638      	mov	r0, r7
 8017688:	f000 fbd2 	bl	8017e30 <__malloc_unlock>
 801768c:	e7a1      	b.n	80175d2 <_malloc_r+0x22>
 801768e:	6025      	str	r5, [r4, #0]
 8017690:	e7de      	b.n	8017650 <_malloc_r+0xa0>
 8017692:	bf00      	nop
 8017694:	20001008 	.word	0x20001008

08017698 <_realloc_r>:
 8017698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801769c:	4680      	mov	r8, r0
 801769e:	4614      	mov	r4, r2
 80176a0:	460e      	mov	r6, r1
 80176a2:	b921      	cbnz	r1, 80176ae <_realloc_r+0x16>
 80176a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80176a8:	4611      	mov	r1, r2
 80176aa:	f7ff bf81 	b.w	80175b0 <_malloc_r>
 80176ae:	b92a      	cbnz	r2, 80176bc <_realloc_r+0x24>
 80176b0:	f7ff ff12 	bl	80174d8 <_free_r>
 80176b4:	4625      	mov	r5, r4
 80176b6:	4628      	mov	r0, r5
 80176b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80176bc:	f000 fbbe 	bl	8017e3c <_malloc_usable_size_r>
 80176c0:	4284      	cmp	r4, r0
 80176c2:	4607      	mov	r7, r0
 80176c4:	d802      	bhi.n	80176cc <_realloc_r+0x34>
 80176c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80176ca:	d812      	bhi.n	80176f2 <_realloc_r+0x5a>
 80176cc:	4621      	mov	r1, r4
 80176ce:	4640      	mov	r0, r8
 80176d0:	f7ff ff6e 	bl	80175b0 <_malloc_r>
 80176d4:	4605      	mov	r5, r0
 80176d6:	2800      	cmp	r0, #0
 80176d8:	d0ed      	beq.n	80176b6 <_realloc_r+0x1e>
 80176da:	42bc      	cmp	r4, r7
 80176dc:	4622      	mov	r2, r4
 80176de:	4631      	mov	r1, r6
 80176e0:	bf28      	it	cs
 80176e2:	463a      	movcs	r2, r7
 80176e4:	f7ff fb28 	bl	8016d38 <memcpy>
 80176e8:	4631      	mov	r1, r6
 80176ea:	4640      	mov	r0, r8
 80176ec:	f7ff fef4 	bl	80174d8 <_free_r>
 80176f0:	e7e1      	b.n	80176b6 <_realloc_r+0x1e>
 80176f2:	4635      	mov	r5, r6
 80176f4:	e7df      	b.n	80176b6 <_realloc_r+0x1e>

080176f6 <__sfputc_r>:
 80176f6:	6893      	ldr	r3, [r2, #8]
 80176f8:	3b01      	subs	r3, #1
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	b410      	push	{r4}
 80176fe:	6093      	str	r3, [r2, #8]
 8017700:	da08      	bge.n	8017714 <__sfputc_r+0x1e>
 8017702:	6994      	ldr	r4, [r2, #24]
 8017704:	42a3      	cmp	r3, r4
 8017706:	db01      	blt.n	801770c <__sfputc_r+0x16>
 8017708:	290a      	cmp	r1, #10
 801770a:	d103      	bne.n	8017714 <__sfputc_r+0x1e>
 801770c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017710:	f7ff bc02 	b.w	8016f18 <__swbuf_r>
 8017714:	6813      	ldr	r3, [r2, #0]
 8017716:	1c58      	adds	r0, r3, #1
 8017718:	6010      	str	r0, [r2, #0]
 801771a:	7019      	strb	r1, [r3, #0]
 801771c:	4608      	mov	r0, r1
 801771e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017722:	4770      	bx	lr

08017724 <__sfputs_r>:
 8017724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017726:	4606      	mov	r6, r0
 8017728:	460f      	mov	r7, r1
 801772a:	4614      	mov	r4, r2
 801772c:	18d5      	adds	r5, r2, r3
 801772e:	42ac      	cmp	r4, r5
 8017730:	d101      	bne.n	8017736 <__sfputs_r+0x12>
 8017732:	2000      	movs	r0, #0
 8017734:	e007      	b.n	8017746 <__sfputs_r+0x22>
 8017736:	f814 1b01 	ldrb.w	r1, [r4], #1
 801773a:	463a      	mov	r2, r7
 801773c:	4630      	mov	r0, r6
 801773e:	f7ff ffda 	bl	80176f6 <__sfputc_r>
 8017742:	1c43      	adds	r3, r0, #1
 8017744:	d1f3      	bne.n	801772e <__sfputs_r+0xa>
 8017746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017748 <_vfiprintf_r>:
 8017748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801774c:	460d      	mov	r5, r1
 801774e:	b09d      	sub	sp, #116	; 0x74
 8017750:	4614      	mov	r4, r2
 8017752:	4698      	mov	r8, r3
 8017754:	4606      	mov	r6, r0
 8017756:	b118      	cbz	r0, 8017760 <_vfiprintf_r+0x18>
 8017758:	6983      	ldr	r3, [r0, #24]
 801775a:	b90b      	cbnz	r3, 8017760 <_vfiprintf_r+0x18>
 801775c:	f7ff fdb6 	bl	80172cc <__sinit>
 8017760:	4b89      	ldr	r3, [pc, #548]	; (8017988 <_vfiprintf_r+0x240>)
 8017762:	429d      	cmp	r5, r3
 8017764:	d11b      	bne.n	801779e <_vfiprintf_r+0x56>
 8017766:	6875      	ldr	r5, [r6, #4]
 8017768:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801776a:	07d9      	lsls	r1, r3, #31
 801776c:	d405      	bmi.n	801777a <_vfiprintf_r+0x32>
 801776e:	89ab      	ldrh	r3, [r5, #12]
 8017770:	059a      	lsls	r2, r3, #22
 8017772:	d402      	bmi.n	801777a <_vfiprintf_r+0x32>
 8017774:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017776:	f7ff fe47 	bl	8017408 <__retarget_lock_acquire_recursive>
 801777a:	89ab      	ldrh	r3, [r5, #12]
 801777c:	071b      	lsls	r3, r3, #28
 801777e:	d501      	bpl.n	8017784 <_vfiprintf_r+0x3c>
 8017780:	692b      	ldr	r3, [r5, #16]
 8017782:	b9eb      	cbnz	r3, 80177c0 <_vfiprintf_r+0x78>
 8017784:	4629      	mov	r1, r5
 8017786:	4630      	mov	r0, r6
 8017788:	f7ff fc18 	bl	8016fbc <__swsetup_r>
 801778c:	b1c0      	cbz	r0, 80177c0 <_vfiprintf_r+0x78>
 801778e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017790:	07dc      	lsls	r4, r3, #31
 8017792:	d50e      	bpl.n	80177b2 <_vfiprintf_r+0x6a>
 8017794:	f04f 30ff 	mov.w	r0, #4294967295
 8017798:	b01d      	add	sp, #116	; 0x74
 801779a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801779e:	4b7b      	ldr	r3, [pc, #492]	; (801798c <_vfiprintf_r+0x244>)
 80177a0:	429d      	cmp	r5, r3
 80177a2:	d101      	bne.n	80177a8 <_vfiprintf_r+0x60>
 80177a4:	68b5      	ldr	r5, [r6, #8]
 80177a6:	e7df      	b.n	8017768 <_vfiprintf_r+0x20>
 80177a8:	4b79      	ldr	r3, [pc, #484]	; (8017990 <_vfiprintf_r+0x248>)
 80177aa:	429d      	cmp	r5, r3
 80177ac:	bf08      	it	eq
 80177ae:	68f5      	ldreq	r5, [r6, #12]
 80177b0:	e7da      	b.n	8017768 <_vfiprintf_r+0x20>
 80177b2:	89ab      	ldrh	r3, [r5, #12]
 80177b4:	0598      	lsls	r0, r3, #22
 80177b6:	d4ed      	bmi.n	8017794 <_vfiprintf_r+0x4c>
 80177b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80177ba:	f7ff fe26 	bl	801740a <__retarget_lock_release_recursive>
 80177be:	e7e9      	b.n	8017794 <_vfiprintf_r+0x4c>
 80177c0:	2300      	movs	r3, #0
 80177c2:	9309      	str	r3, [sp, #36]	; 0x24
 80177c4:	2320      	movs	r3, #32
 80177c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80177ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80177ce:	2330      	movs	r3, #48	; 0x30
 80177d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8017994 <_vfiprintf_r+0x24c>
 80177d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80177d8:	f04f 0901 	mov.w	r9, #1
 80177dc:	4623      	mov	r3, r4
 80177de:	469a      	mov	sl, r3
 80177e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80177e4:	b10a      	cbz	r2, 80177ea <_vfiprintf_r+0xa2>
 80177e6:	2a25      	cmp	r2, #37	; 0x25
 80177e8:	d1f9      	bne.n	80177de <_vfiprintf_r+0x96>
 80177ea:	ebba 0b04 	subs.w	fp, sl, r4
 80177ee:	d00b      	beq.n	8017808 <_vfiprintf_r+0xc0>
 80177f0:	465b      	mov	r3, fp
 80177f2:	4622      	mov	r2, r4
 80177f4:	4629      	mov	r1, r5
 80177f6:	4630      	mov	r0, r6
 80177f8:	f7ff ff94 	bl	8017724 <__sfputs_r>
 80177fc:	3001      	adds	r0, #1
 80177fe:	f000 80aa 	beq.w	8017956 <_vfiprintf_r+0x20e>
 8017802:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017804:	445a      	add	r2, fp
 8017806:	9209      	str	r2, [sp, #36]	; 0x24
 8017808:	f89a 3000 	ldrb.w	r3, [sl]
 801780c:	2b00      	cmp	r3, #0
 801780e:	f000 80a2 	beq.w	8017956 <_vfiprintf_r+0x20e>
 8017812:	2300      	movs	r3, #0
 8017814:	f04f 32ff 	mov.w	r2, #4294967295
 8017818:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801781c:	f10a 0a01 	add.w	sl, sl, #1
 8017820:	9304      	str	r3, [sp, #16]
 8017822:	9307      	str	r3, [sp, #28]
 8017824:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017828:	931a      	str	r3, [sp, #104]	; 0x68
 801782a:	4654      	mov	r4, sl
 801782c:	2205      	movs	r2, #5
 801782e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017832:	4858      	ldr	r0, [pc, #352]	; (8017994 <_vfiprintf_r+0x24c>)
 8017834:	f7e8 fcf4 	bl	8000220 <memchr>
 8017838:	9a04      	ldr	r2, [sp, #16]
 801783a:	b9d8      	cbnz	r0, 8017874 <_vfiprintf_r+0x12c>
 801783c:	06d1      	lsls	r1, r2, #27
 801783e:	bf44      	itt	mi
 8017840:	2320      	movmi	r3, #32
 8017842:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017846:	0713      	lsls	r3, r2, #28
 8017848:	bf44      	itt	mi
 801784a:	232b      	movmi	r3, #43	; 0x2b
 801784c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017850:	f89a 3000 	ldrb.w	r3, [sl]
 8017854:	2b2a      	cmp	r3, #42	; 0x2a
 8017856:	d015      	beq.n	8017884 <_vfiprintf_r+0x13c>
 8017858:	9a07      	ldr	r2, [sp, #28]
 801785a:	4654      	mov	r4, sl
 801785c:	2000      	movs	r0, #0
 801785e:	f04f 0c0a 	mov.w	ip, #10
 8017862:	4621      	mov	r1, r4
 8017864:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017868:	3b30      	subs	r3, #48	; 0x30
 801786a:	2b09      	cmp	r3, #9
 801786c:	d94e      	bls.n	801790c <_vfiprintf_r+0x1c4>
 801786e:	b1b0      	cbz	r0, 801789e <_vfiprintf_r+0x156>
 8017870:	9207      	str	r2, [sp, #28]
 8017872:	e014      	b.n	801789e <_vfiprintf_r+0x156>
 8017874:	eba0 0308 	sub.w	r3, r0, r8
 8017878:	fa09 f303 	lsl.w	r3, r9, r3
 801787c:	4313      	orrs	r3, r2
 801787e:	9304      	str	r3, [sp, #16]
 8017880:	46a2      	mov	sl, r4
 8017882:	e7d2      	b.n	801782a <_vfiprintf_r+0xe2>
 8017884:	9b03      	ldr	r3, [sp, #12]
 8017886:	1d19      	adds	r1, r3, #4
 8017888:	681b      	ldr	r3, [r3, #0]
 801788a:	9103      	str	r1, [sp, #12]
 801788c:	2b00      	cmp	r3, #0
 801788e:	bfbb      	ittet	lt
 8017890:	425b      	neglt	r3, r3
 8017892:	f042 0202 	orrlt.w	r2, r2, #2
 8017896:	9307      	strge	r3, [sp, #28]
 8017898:	9307      	strlt	r3, [sp, #28]
 801789a:	bfb8      	it	lt
 801789c:	9204      	strlt	r2, [sp, #16]
 801789e:	7823      	ldrb	r3, [r4, #0]
 80178a0:	2b2e      	cmp	r3, #46	; 0x2e
 80178a2:	d10c      	bne.n	80178be <_vfiprintf_r+0x176>
 80178a4:	7863      	ldrb	r3, [r4, #1]
 80178a6:	2b2a      	cmp	r3, #42	; 0x2a
 80178a8:	d135      	bne.n	8017916 <_vfiprintf_r+0x1ce>
 80178aa:	9b03      	ldr	r3, [sp, #12]
 80178ac:	1d1a      	adds	r2, r3, #4
 80178ae:	681b      	ldr	r3, [r3, #0]
 80178b0:	9203      	str	r2, [sp, #12]
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	bfb8      	it	lt
 80178b6:	f04f 33ff 	movlt.w	r3, #4294967295
 80178ba:	3402      	adds	r4, #2
 80178bc:	9305      	str	r3, [sp, #20]
 80178be:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80179a4 <_vfiprintf_r+0x25c>
 80178c2:	7821      	ldrb	r1, [r4, #0]
 80178c4:	2203      	movs	r2, #3
 80178c6:	4650      	mov	r0, sl
 80178c8:	f7e8 fcaa 	bl	8000220 <memchr>
 80178cc:	b140      	cbz	r0, 80178e0 <_vfiprintf_r+0x198>
 80178ce:	2340      	movs	r3, #64	; 0x40
 80178d0:	eba0 000a 	sub.w	r0, r0, sl
 80178d4:	fa03 f000 	lsl.w	r0, r3, r0
 80178d8:	9b04      	ldr	r3, [sp, #16]
 80178da:	4303      	orrs	r3, r0
 80178dc:	3401      	adds	r4, #1
 80178de:	9304      	str	r3, [sp, #16]
 80178e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80178e4:	482c      	ldr	r0, [pc, #176]	; (8017998 <_vfiprintf_r+0x250>)
 80178e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80178ea:	2206      	movs	r2, #6
 80178ec:	f7e8 fc98 	bl	8000220 <memchr>
 80178f0:	2800      	cmp	r0, #0
 80178f2:	d03f      	beq.n	8017974 <_vfiprintf_r+0x22c>
 80178f4:	4b29      	ldr	r3, [pc, #164]	; (801799c <_vfiprintf_r+0x254>)
 80178f6:	bb1b      	cbnz	r3, 8017940 <_vfiprintf_r+0x1f8>
 80178f8:	9b03      	ldr	r3, [sp, #12]
 80178fa:	3307      	adds	r3, #7
 80178fc:	f023 0307 	bic.w	r3, r3, #7
 8017900:	3308      	adds	r3, #8
 8017902:	9303      	str	r3, [sp, #12]
 8017904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017906:	443b      	add	r3, r7
 8017908:	9309      	str	r3, [sp, #36]	; 0x24
 801790a:	e767      	b.n	80177dc <_vfiprintf_r+0x94>
 801790c:	fb0c 3202 	mla	r2, ip, r2, r3
 8017910:	460c      	mov	r4, r1
 8017912:	2001      	movs	r0, #1
 8017914:	e7a5      	b.n	8017862 <_vfiprintf_r+0x11a>
 8017916:	2300      	movs	r3, #0
 8017918:	3401      	adds	r4, #1
 801791a:	9305      	str	r3, [sp, #20]
 801791c:	4619      	mov	r1, r3
 801791e:	f04f 0c0a 	mov.w	ip, #10
 8017922:	4620      	mov	r0, r4
 8017924:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017928:	3a30      	subs	r2, #48	; 0x30
 801792a:	2a09      	cmp	r2, #9
 801792c:	d903      	bls.n	8017936 <_vfiprintf_r+0x1ee>
 801792e:	2b00      	cmp	r3, #0
 8017930:	d0c5      	beq.n	80178be <_vfiprintf_r+0x176>
 8017932:	9105      	str	r1, [sp, #20]
 8017934:	e7c3      	b.n	80178be <_vfiprintf_r+0x176>
 8017936:	fb0c 2101 	mla	r1, ip, r1, r2
 801793a:	4604      	mov	r4, r0
 801793c:	2301      	movs	r3, #1
 801793e:	e7f0      	b.n	8017922 <_vfiprintf_r+0x1da>
 8017940:	ab03      	add	r3, sp, #12
 8017942:	9300      	str	r3, [sp, #0]
 8017944:	462a      	mov	r2, r5
 8017946:	4b16      	ldr	r3, [pc, #88]	; (80179a0 <_vfiprintf_r+0x258>)
 8017948:	a904      	add	r1, sp, #16
 801794a:	4630      	mov	r0, r6
 801794c:	f3af 8000 	nop.w
 8017950:	4607      	mov	r7, r0
 8017952:	1c78      	adds	r0, r7, #1
 8017954:	d1d6      	bne.n	8017904 <_vfiprintf_r+0x1bc>
 8017956:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017958:	07d9      	lsls	r1, r3, #31
 801795a:	d405      	bmi.n	8017968 <_vfiprintf_r+0x220>
 801795c:	89ab      	ldrh	r3, [r5, #12]
 801795e:	059a      	lsls	r2, r3, #22
 8017960:	d402      	bmi.n	8017968 <_vfiprintf_r+0x220>
 8017962:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017964:	f7ff fd51 	bl	801740a <__retarget_lock_release_recursive>
 8017968:	89ab      	ldrh	r3, [r5, #12]
 801796a:	065b      	lsls	r3, r3, #25
 801796c:	f53f af12 	bmi.w	8017794 <_vfiprintf_r+0x4c>
 8017970:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017972:	e711      	b.n	8017798 <_vfiprintf_r+0x50>
 8017974:	ab03      	add	r3, sp, #12
 8017976:	9300      	str	r3, [sp, #0]
 8017978:	462a      	mov	r2, r5
 801797a:	4b09      	ldr	r3, [pc, #36]	; (80179a0 <_vfiprintf_r+0x258>)
 801797c:	a904      	add	r1, sp, #16
 801797e:	4630      	mov	r0, r6
 8017980:	f000 f880 	bl	8017a84 <_printf_i>
 8017984:	e7e4      	b.n	8017950 <_vfiprintf_r+0x208>
 8017986:	bf00      	nop
 8017988:	08018b14 	.word	0x08018b14
 801798c:	08018b34 	.word	0x08018b34
 8017990:	08018af4 	.word	0x08018af4
 8017994:	08018b54 	.word	0x08018b54
 8017998:	08018b5e 	.word	0x08018b5e
 801799c:	00000000 	.word	0x00000000
 80179a0:	08017725 	.word	0x08017725
 80179a4:	08018b5a 	.word	0x08018b5a

080179a8 <_printf_common>:
 80179a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80179ac:	4616      	mov	r6, r2
 80179ae:	4699      	mov	r9, r3
 80179b0:	688a      	ldr	r2, [r1, #8]
 80179b2:	690b      	ldr	r3, [r1, #16]
 80179b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80179b8:	4293      	cmp	r3, r2
 80179ba:	bfb8      	it	lt
 80179bc:	4613      	movlt	r3, r2
 80179be:	6033      	str	r3, [r6, #0]
 80179c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80179c4:	4607      	mov	r7, r0
 80179c6:	460c      	mov	r4, r1
 80179c8:	b10a      	cbz	r2, 80179ce <_printf_common+0x26>
 80179ca:	3301      	adds	r3, #1
 80179cc:	6033      	str	r3, [r6, #0]
 80179ce:	6823      	ldr	r3, [r4, #0]
 80179d0:	0699      	lsls	r1, r3, #26
 80179d2:	bf42      	ittt	mi
 80179d4:	6833      	ldrmi	r3, [r6, #0]
 80179d6:	3302      	addmi	r3, #2
 80179d8:	6033      	strmi	r3, [r6, #0]
 80179da:	6825      	ldr	r5, [r4, #0]
 80179dc:	f015 0506 	ands.w	r5, r5, #6
 80179e0:	d106      	bne.n	80179f0 <_printf_common+0x48>
 80179e2:	f104 0a19 	add.w	sl, r4, #25
 80179e6:	68e3      	ldr	r3, [r4, #12]
 80179e8:	6832      	ldr	r2, [r6, #0]
 80179ea:	1a9b      	subs	r3, r3, r2
 80179ec:	42ab      	cmp	r3, r5
 80179ee:	dc26      	bgt.n	8017a3e <_printf_common+0x96>
 80179f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80179f4:	1e13      	subs	r3, r2, #0
 80179f6:	6822      	ldr	r2, [r4, #0]
 80179f8:	bf18      	it	ne
 80179fa:	2301      	movne	r3, #1
 80179fc:	0692      	lsls	r2, r2, #26
 80179fe:	d42b      	bmi.n	8017a58 <_printf_common+0xb0>
 8017a00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017a04:	4649      	mov	r1, r9
 8017a06:	4638      	mov	r0, r7
 8017a08:	47c0      	blx	r8
 8017a0a:	3001      	adds	r0, #1
 8017a0c:	d01e      	beq.n	8017a4c <_printf_common+0xa4>
 8017a0e:	6823      	ldr	r3, [r4, #0]
 8017a10:	68e5      	ldr	r5, [r4, #12]
 8017a12:	6832      	ldr	r2, [r6, #0]
 8017a14:	f003 0306 	and.w	r3, r3, #6
 8017a18:	2b04      	cmp	r3, #4
 8017a1a:	bf08      	it	eq
 8017a1c:	1aad      	subeq	r5, r5, r2
 8017a1e:	68a3      	ldr	r3, [r4, #8]
 8017a20:	6922      	ldr	r2, [r4, #16]
 8017a22:	bf0c      	ite	eq
 8017a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017a28:	2500      	movne	r5, #0
 8017a2a:	4293      	cmp	r3, r2
 8017a2c:	bfc4      	itt	gt
 8017a2e:	1a9b      	subgt	r3, r3, r2
 8017a30:	18ed      	addgt	r5, r5, r3
 8017a32:	2600      	movs	r6, #0
 8017a34:	341a      	adds	r4, #26
 8017a36:	42b5      	cmp	r5, r6
 8017a38:	d11a      	bne.n	8017a70 <_printf_common+0xc8>
 8017a3a:	2000      	movs	r0, #0
 8017a3c:	e008      	b.n	8017a50 <_printf_common+0xa8>
 8017a3e:	2301      	movs	r3, #1
 8017a40:	4652      	mov	r2, sl
 8017a42:	4649      	mov	r1, r9
 8017a44:	4638      	mov	r0, r7
 8017a46:	47c0      	blx	r8
 8017a48:	3001      	adds	r0, #1
 8017a4a:	d103      	bne.n	8017a54 <_printf_common+0xac>
 8017a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8017a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a54:	3501      	adds	r5, #1
 8017a56:	e7c6      	b.n	80179e6 <_printf_common+0x3e>
 8017a58:	18e1      	adds	r1, r4, r3
 8017a5a:	1c5a      	adds	r2, r3, #1
 8017a5c:	2030      	movs	r0, #48	; 0x30
 8017a5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017a62:	4422      	add	r2, r4
 8017a64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017a68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017a6c:	3302      	adds	r3, #2
 8017a6e:	e7c7      	b.n	8017a00 <_printf_common+0x58>
 8017a70:	2301      	movs	r3, #1
 8017a72:	4622      	mov	r2, r4
 8017a74:	4649      	mov	r1, r9
 8017a76:	4638      	mov	r0, r7
 8017a78:	47c0      	blx	r8
 8017a7a:	3001      	adds	r0, #1
 8017a7c:	d0e6      	beq.n	8017a4c <_printf_common+0xa4>
 8017a7e:	3601      	adds	r6, #1
 8017a80:	e7d9      	b.n	8017a36 <_printf_common+0x8e>
	...

08017a84 <_printf_i>:
 8017a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017a88:	7e0f      	ldrb	r7, [r1, #24]
 8017a8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8017a8c:	2f78      	cmp	r7, #120	; 0x78
 8017a8e:	4691      	mov	r9, r2
 8017a90:	4680      	mov	r8, r0
 8017a92:	460c      	mov	r4, r1
 8017a94:	469a      	mov	sl, r3
 8017a96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8017a9a:	d807      	bhi.n	8017aac <_printf_i+0x28>
 8017a9c:	2f62      	cmp	r7, #98	; 0x62
 8017a9e:	d80a      	bhi.n	8017ab6 <_printf_i+0x32>
 8017aa0:	2f00      	cmp	r7, #0
 8017aa2:	f000 80d8 	beq.w	8017c56 <_printf_i+0x1d2>
 8017aa6:	2f58      	cmp	r7, #88	; 0x58
 8017aa8:	f000 80a3 	beq.w	8017bf2 <_printf_i+0x16e>
 8017aac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017ab0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8017ab4:	e03a      	b.n	8017b2c <_printf_i+0xa8>
 8017ab6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8017aba:	2b15      	cmp	r3, #21
 8017abc:	d8f6      	bhi.n	8017aac <_printf_i+0x28>
 8017abe:	a101      	add	r1, pc, #4	; (adr r1, 8017ac4 <_printf_i+0x40>)
 8017ac0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017ac4:	08017b1d 	.word	0x08017b1d
 8017ac8:	08017b31 	.word	0x08017b31
 8017acc:	08017aad 	.word	0x08017aad
 8017ad0:	08017aad 	.word	0x08017aad
 8017ad4:	08017aad 	.word	0x08017aad
 8017ad8:	08017aad 	.word	0x08017aad
 8017adc:	08017b31 	.word	0x08017b31
 8017ae0:	08017aad 	.word	0x08017aad
 8017ae4:	08017aad 	.word	0x08017aad
 8017ae8:	08017aad 	.word	0x08017aad
 8017aec:	08017aad 	.word	0x08017aad
 8017af0:	08017c3d 	.word	0x08017c3d
 8017af4:	08017b61 	.word	0x08017b61
 8017af8:	08017c1f 	.word	0x08017c1f
 8017afc:	08017aad 	.word	0x08017aad
 8017b00:	08017aad 	.word	0x08017aad
 8017b04:	08017c5f 	.word	0x08017c5f
 8017b08:	08017aad 	.word	0x08017aad
 8017b0c:	08017b61 	.word	0x08017b61
 8017b10:	08017aad 	.word	0x08017aad
 8017b14:	08017aad 	.word	0x08017aad
 8017b18:	08017c27 	.word	0x08017c27
 8017b1c:	682b      	ldr	r3, [r5, #0]
 8017b1e:	1d1a      	adds	r2, r3, #4
 8017b20:	681b      	ldr	r3, [r3, #0]
 8017b22:	602a      	str	r2, [r5, #0]
 8017b24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017b28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017b2c:	2301      	movs	r3, #1
 8017b2e:	e0a3      	b.n	8017c78 <_printf_i+0x1f4>
 8017b30:	6820      	ldr	r0, [r4, #0]
 8017b32:	6829      	ldr	r1, [r5, #0]
 8017b34:	0606      	lsls	r6, r0, #24
 8017b36:	f101 0304 	add.w	r3, r1, #4
 8017b3a:	d50a      	bpl.n	8017b52 <_printf_i+0xce>
 8017b3c:	680e      	ldr	r6, [r1, #0]
 8017b3e:	602b      	str	r3, [r5, #0]
 8017b40:	2e00      	cmp	r6, #0
 8017b42:	da03      	bge.n	8017b4c <_printf_i+0xc8>
 8017b44:	232d      	movs	r3, #45	; 0x2d
 8017b46:	4276      	negs	r6, r6
 8017b48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017b4c:	485e      	ldr	r0, [pc, #376]	; (8017cc8 <_printf_i+0x244>)
 8017b4e:	230a      	movs	r3, #10
 8017b50:	e019      	b.n	8017b86 <_printf_i+0x102>
 8017b52:	680e      	ldr	r6, [r1, #0]
 8017b54:	602b      	str	r3, [r5, #0]
 8017b56:	f010 0f40 	tst.w	r0, #64	; 0x40
 8017b5a:	bf18      	it	ne
 8017b5c:	b236      	sxthne	r6, r6
 8017b5e:	e7ef      	b.n	8017b40 <_printf_i+0xbc>
 8017b60:	682b      	ldr	r3, [r5, #0]
 8017b62:	6820      	ldr	r0, [r4, #0]
 8017b64:	1d19      	adds	r1, r3, #4
 8017b66:	6029      	str	r1, [r5, #0]
 8017b68:	0601      	lsls	r1, r0, #24
 8017b6a:	d501      	bpl.n	8017b70 <_printf_i+0xec>
 8017b6c:	681e      	ldr	r6, [r3, #0]
 8017b6e:	e002      	b.n	8017b76 <_printf_i+0xf2>
 8017b70:	0646      	lsls	r6, r0, #25
 8017b72:	d5fb      	bpl.n	8017b6c <_printf_i+0xe8>
 8017b74:	881e      	ldrh	r6, [r3, #0]
 8017b76:	4854      	ldr	r0, [pc, #336]	; (8017cc8 <_printf_i+0x244>)
 8017b78:	2f6f      	cmp	r7, #111	; 0x6f
 8017b7a:	bf0c      	ite	eq
 8017b7c:	2308      	moveq	r3, #8
 8017b7e:	230a      	movne	r3, #10
 8017b80:	2100      	movs	r1, #0
 8017b82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017b86:	6865      	ldr	r5, [r4, #4]
 8017b88:	60a5      	str	r5, [r4, #8]
 8017b8a:	2d00      	cmp	r5, #0
 8017b8c:	bfa2      	ittt	ge
 8017b8e:	6821      	ldrge	r1, [r4, #0]
 8017b90:	f021 0104 	bicge.w	r1, r1, #4
 8017b94:	6021      	strge	r1, [r4, #0]
 8017b96:	b90e      	cbnz	r6, 8017b9c <_printf_i+0x118>
 8017b98:	2d00      	cmp	r5, #0
 8017b9a:	d04d      	beq.n	8017c38 <_printf_i+0x1b4>
 8017b9c:	4615      	mov	r5, r2
 8017b9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8017ba2:	fb03 6711 	mls	r7, r3, r1, r6
 8017ba6:	5dc7      	ldrb	r7, [r0, r7]
 8017ba8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8017bac:	4637      	mov	r7, r6
 8017bae:	42bb      	cmp	r3, r7
 8017bb0:	460e      	mov	r6, r1
 8017bb2:	d9f4      	bls.n	8017b9e <_printf_i+0x11a>
 8017bb4:	2b08      	cmp	r3, #8
 8017bb6:	d10b      	bne.n	8017bd0 <_printf_i+0x14c>
 8017bb8:	6823      	ldr	r3, [r4, #0]
 8017bba:	07de      	lsls	r6, r3, #31
 8017bbc:	d508      	bpl.n	8017bd0 <_printf_i+0x14c>
 8017bbe:	6923      	ldr	r3, [r4, #16]
 8017bc0:	6861      	ldr	r1, [r4, #4]
 8017bc2:	4299      	cmp	r1, r3
 8017bc4:	bfde      	ittt	le
 8017bc6:	2330      	movle	r3, #48	; 0x30
 8017bc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8017bcc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8017bd0:	1b52      	subs	r2, r2, r5
 8017bd2:	6122      	str	r2, [r4, #16]
 8017bd4:	f8cd a000 	str.w	sl, [sp]
 8017bd8:	464b      	mov	r3, r9
 8017bda:	aa03      	add	r2, sp, #12
 8017bdc:	4621      	mov	r1, r4
 8017bde:	4640      	mov	r0, r8
 8017be0:	f7ff fee2 	bl	80179a8 <_printf_common>
 8017be4:	3001      	adds	r0, #1
 8017be6:	d14c      	bne.n	8017c82 <_printf_i+0x1fe>
 8017be8:	f04f 30ff 	mov.w	r0, #4294967295
 8017bec:	b004      	add	sp, #16
 8017bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017bf2:	4835      	ldr	r0, [pc, #212]	; (8017cc8 <_printf_i+0x244>)
 8017bf4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8017bf8:	6829      	ldr	r1, [r5, #0]
 8017bfa:	6823      	ldr	r3, [r4, #0]
 8017bfc:	f851 6b04 	ldr.w	r6, [r1], #4
 8017c00:	6029      	str	r1, [r5, #0]
 8017c02:	061d      	lsls	r5, r3, #24
 8017c04:	d514      	bpl.n	8017c30 <_printf_i+0x1ac>
 8017c06:	07df      	lsls	r7, r3, #31
 8017c08:	bf44      	itt	mi
 8017c0a:	f043 0320 	orrmi.w	r3, r3, #32
 8017c0e:	6023      	strmi	r3, [r4, #0]
 8017c10:	b91e      	cbnz	r6, 8017c1a <_printf_i+0x196>
 8017c12:	6823      	ldr	r3, [r4, #0]
 8017c14:	f023 0320 	bic.w	r3, r3, #32
 8017c18:	6023      	str	r3, [r4, #0]
 8017c1a:	2310      	movs	r3, #16
 8017c1c:	e7b0      	b.n	8017b80 <_printf_i+0xfc>
 8017c1e:	6823      	ldr	r3, [r4, #0]
 8017c20:	f043 0320 	orr.w	r3, r3, #32
 8017c24:	6023      	str	r3, [r4, #0]
 8017c26:	2378      	movs	r3, #120	; 0x78
 8017c28:	4828      	ldr	r0, [pc, #160]	; (8017ccc <_printf_i+0x248>)
 8017c2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8017c2e:	e7e3      	b.n	8017bf8 <_printf_i+0x174>
 8017c30:	0659      	lsls	r1, r3, #25
 8017c32:	bf48      	it	mi
 8017c34:	b2b6      	uxthmi	r6, r6
 8017c36:	e7e6      	b.n	8017c06 <_printf_i+0x182>
 8017c38:	4615      	mov	r5, r2
 8017c3a:	e7bb      	b.n	8017bb4 <_printf_i+0x130>
 8017c3c:	682b      	ldr	r3, [r5, #0]
 8017c3e:	6826      	ldr	r6, [r4, #0]
 8017c40:	6961      	ldr	r1, [r4, #20]
 8017c42:	1d18      	adds	r0, r3, #4
 8017c44:	6028      	str	r0, [r5, #0]
 8017c46:	0635      	lsls	r5, r6, #24
 8017c48:	681b      	ldr	r3, [r3, #0]
 8017c4a:	d501      	bpl.n	8017c50 <_printf_i+0x1cc>
 8017c4c:	6019      	str	r1, [r3, #0]
 8017c4e:	e002      	b.n	8017c56 <_printf_i+0x1d2>
 8017c50:	0670      	lsls	r0, r6, #25
 8017c52:	d5fb      	bpl.n	8017c4c <_printf_i+0x1c8>
 8017c54:	8019      	strh	r1, [r3, #0]
 8017c56:	2300      	movs	r3, #0
 8017c58:	6123      	str	r3, [r4, #16]
 8017c5a:	4615      	mov	r5, r2
 8017c5c:	e7ba      	b.n	8017bd4 <_printf_i+0x150>
 8017c5e:	682b      	ldr	r3, [r5, #0]
 8017c60:	1d1a      	adds	r2, r3, #4
 8017c62:	602a      	str	r2, [r5, #0]
 8017c64:	681d      	ldr	r5, [r3, #0]
 8017c66:	6862      	ldr	r2, [r4, #4]
 8017c68:	2100      	movs	r1, #0
 8017c6a:	4628      	mov	r0, r5
 8017c6c:	f7e8 fad8 	bl	8000220 <memchr>
 8017c70:	b108      	cbz	r0, 8017c76 <_printf_i+0x1f2>
 8017c72:	1b40      	subs	r0, r0, r5
 8017c74:	6060      	str	r0, [r4, #4]
 8017c76:	6863      	ldr	r3, [r4, #4]
 8017c78:	6123      	str	r3, [r4, #16]
 8017c7a:	2300      	movs	r3, #0
 8017c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017c80:	e7a8      	b.n	8017bd4 <_printf_i+0x150>
 8017c82:	6923      	ldr	r3, [r4, #16]
 8017c84:	462a      	mov	r2, r5
 8017c86:	4649      	mov	r1, r9
 8017c88:	4640      	mov	r0, r8
 8017c8a:	47d0      	blx	sl
 8017c8c:	3001      	adds	r0, #1
 8017c8e:	d0ab      	beq.n	8017be8 <_printf_i+0x164>
 8017c90:	6823      	ldr	r3, [r4, #0]
 8017c92:	079b      	lsls	r3, r3, #30
 8017c94:	d413      	bmi.n	8017cbe <_printf_i+0x23a>
 8017c96:	68e0      	ldr	r0, [r4, #12]
 8017c98:	9b03      	ldr	r3, [sp, #12]
 8017c9a:	4298      	cmp	r0, r3
 8017c9c:	bfb8      	it	lt
 8017c9e:	4618      	movlt	r0, r3
 8017ca0:	e7a4      	b.n	8017bec <_printf_i+0x168>
 8017ca2:	2301      	movs	r3, #1
 8017ca4:	4632      	mov	r2, r6
 8017ca6:	4649      	mov	r1, r9
 8017ca8:	4640      	mov	r0, r8
 8017caa:	47d0      	blx	sl
 8017cac:	3001      	adds	r0, #1
 8017cae:	d09b      	beq.n	8017be8 <_printf_i+0x164>
 8017cb0:	3501      	adds	r5, #1
 8017cb2:	68e3      	ldr	r3, [r4, #12]
 8017cb4:	9903      	ldr	r1, [sp, #12]
 8017cb6:	1a5b      	subs	r3, r3, r1
 8017cb8:	42ab      	cmp	r3, r5
 8017cba:	dcf2      	bgt.n	8017ca2 <_printf_i+0x21e>
 8017cbc:	e7eb      	b.n	8017c96 <_printf_i+0x212>
 8017cbe:	2500      	movs	r5, #0
 8017cc0:	f104 0619 	add.w	r6, r4, #25
 8017cc4:	e7f5      	b.n	8017cb2 <_printf_i+0x22e>
 8017cc6:	bf00      	nop
 8017cc8:	08018b65 	.word	0x08018b65
 8017ccc:	08018b76 	.word	0x08018b76

08017cd0 <_sbrk_r>:
 8017cd0:	b538      	push	{r3, r4, r5, lr}
 8017cd2:	4d06      	ldr	r5, [pc, #24]	; (8017cec <_sbrk_r+0x1c>)
 8017cd4:	2300      	movs	r3, #0
 8017cd6:	4604      	mov	r4, r0
 8017cd8:	4608      	mov	r0, r1
 8017cda:	602b      	str	r3, [r5, #0]
 8017cdc:	f7f4 f934 	bl	800bf48 <_sbrk>
 8017ce0:	1c43      	adds	r3, r0, #1
 8017ce2:	d102      	bne.n	8017cea <_sbrk_r+0x1a>
 8017ce4:	682b      	ldr	r3, [r5, #0]
 8017ce6:	b103      	cbz	r3, 8017cea <_sbrk_r+0x1a>
 8017ce8:	6023      	str	r3, [r4, #0]
 8017cea:	bd38      	pop	{r3, r4, r5, pc}
 8017cec:	20001010 	.word	0x20001010

08017cf0 <__sread>:
 8017cf0:	b510      	push	{r4, lr}
 8017cf2:	460c      	mov	r4, r1
 8017cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017cf8:	f000 f8a8 	bl	8017e4c <_read_r>
 8017cfc:	2800      	cmp	r0, #0
 8017cfe:	bfab      	itete	ge
 8017d00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8017d02:	89a3      	ldrhlt	r3, [r4, #12]
 8017d04:	181b      	addge	r3, r3, r0
 8017d06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017d0a:	bfac      	ite	ge
 8017d0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8017d0e:	81a3      	strhlt	r3, [r4, #12]
 8017d10:	bd10      	pop	{r4, pc}

08017d12 <__swrite>:
 8017d12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017d16:	461f      	mov	r7, r3
 8017d18:	898b      	ldrh	r3, [r1, #12]
 8017d1a:	05db      	lsls	r3, r3, #23
 8017d1c:	4605      	mov	r5, r0
 8017d1e:	460c      	mov	r4, r1
 8017d20:	4616      	mov	r6, r2
 8017d22:	d505      	bpl.n	8017d30 <__swrite+0x1e>
 8017d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017d28:	2302      	movs	r3, #2
 8017d2a:	2200      	movs	r2, #0
 8017d2c:	f000 f868 	bl	8017e00 <_lseek_r>
 8017d30:	89a3      	ldrh	r3, [r4, #12]
 8017d32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017d36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017d3a:	81a3      	strh	r3, [r4, #12]
 8017d3c:	4632      	mov	r2, r6
 8017d3e:	463b      	mov	r3, r7
 8017d40:	4628      	mov	r0, r5
 8017d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017d46:	f000 b817 	b.w	8017d78 <_write_r>

08017d4a <__sseek>:
 8017d4a:	b510      	push	{r4, lr}
 8017d4c:	460c      	mov	r4, r1
 8017d4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017d52:	f000 f855 	bl	8017e00 <_lseek_r>
 8017d56:	1c43      	adds	r3, r0, #1
 8017d58:	89a3      	ldrh	r3, [r4, #12]
 8017d5a:	bf15      	itete	ne
 8017d5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8017d5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017d62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017d66:	81a3      	strheq	r3, [r4, #12]
 8017d68:	bf18      	it	ne
 8017d6a:	81a3      	strhne	r3, [r4, #12]
 8017d6c:	bd10      	pop	{r4, pc}

08017d6e <__sclose>:
 8017d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017d72:	f000 b813 	b.w	8017d9c <_close_r>
	...

08017d78 <_write_r>:
 8017d78:	b538      	push	{r3, r4, r5, lr}
 8017d7a:	4d07      	ldr	r5, [pc, #28]	; (8017d98 <_write_r+0x20>)
 8017d7c:	4604      	mov	r4, r0
 8017d7e:	4608      	mov	r0, r1
 8017d80:	4611      	mov	r1, r2
 8017d82:	2200      	movs	r2, #0
 8017d84:	602a      	str	r2, [r5, #0]
 8017d86:	461a      	mov	r2, r3
 8017d88:	f7f0 fab4 	bl	80082f4 <_write>
 8017d8c:	1c43      	adds	r3, r0, #1
 8017d8e:	d102      	bne.n	8017d96 <_write_r+0x1e>
 8017d90:	682b      	ldr	r3, [r5, #0]
 8017d92:	b103      	cbz	r3, 8017d96 <_write_r+0x1e>
 8017d94:	6023      	str	r3, [r4, #0]
 8017d96:	bd38      	pop	{r3, r4, r5, pc}
 8017d98:	20001010 	.word	0x20001010

08017d9c <_close_r>:
 8017d9c:	b538      	push	{r3, r4, r5, lr}
 8017d9e:	4d06      	ldr	r5, [pc, #24]	; (8017db8 <_close_r+0x1c>)
 8017da0:	2300      	movs	r3, #0
 8017da2:	4604      	mov	r4, r0
 8017da4:	4608      	mov	r0, r1
 8017da6:	602b      	str	r3, [r5, #0]
 8017da8:	f7f4 f899 	bl	800bede <_close>
 8017dac:	1c43      	adds	r3, r0, #1
 8017dae:	d102      	bne.n	8017db6 <_close_r+0x1a>
 8017db0:	682b      	ldr	r3, [r5, #0]
 8017db2:	b103      	cbz	r3, 8017db6 <_close_r+0x1a>
 8017db4:	6023      	str	r3, [r4, #0]
 8017db6:	bd38      	pop	{r3, r4, r5, pc}
 8017db8:	20001010 	.word	0x20001010

08017dbc <_fstat_r>:
 8017dbc:	b538      	push	{r3, r4, r5, lr}
 8017dbe:	4d07      	ldr	r5, [pc, #28]	; (8017ddc <_fstat_r+0x20>)
 8017dc0:	2300      	movs	r3, #0
 8017dc2:	4604      	mov	r4, r0
 8017dc4:	4608      	mov	r0, r1
 8017dc6:	4611      	mov	r1, r2
 8017dc8:	602b      	str	r3, [r5, #0]
 8017dca:	f7f4 f894 	bl	800bef6 <_fstat>
 8017dce:	1c43      	adds	r3, r0, #1
 8017dd0:	d102      	bne.n	8017dd8 <_fstat_r+0x1c>
 8017dd2:	682b      	ldr	r3, [r5, #0]
 8017dd4:	b103      	cbz	r3, 8017dd8 <_fstat_r+0x1c>
 8017dd6:	6023      	str	r3, [r4, #0]
 8017dd8:	bd38      	pop	{r3, r4, r5, pc}
 8017dda:	bf00      	nop
 8017ddc:	20001010 	.word	0x20001010

08017de0 <_isatty_r>:
 8017de0:	b538      	push	{r3, r4, r5, lr}
 8017de2:	4d06      	ldr	r5, [pc, #24]	; (8017dfc <_isatty_r+0x1c>)
 8017de4:	2300      	movs	r3, #0
 8017de6:	4604      	mov	r4, r0
 8017de8:	4608      	mov	r0, r1
 8017dea:	602b      	str	r3, [r5, #0]
 8017dec:	f7f4 f893 	bl	800bf16 <_isatty>
 8017df0:	1c43      	adds	r3, r0, #1
 8017df2:	d102      	bne.n	8017dfa <_isatty_r+0x1a>
 8017df4:	682b      	ldr	r3, [r5, #0]
 8017df6:	b103      	cbz	r3, 8017dfa <_isatty_r+0x1a>
 8017df8:	6023      	str	r3, [r4, #0]
 8017dfa:	bd38      	pop	{r3, r4, r5, pc}
 8017dfc:	20001010 	.word	0x20001010

08017e00 <_lseek_r>:
 8017e00:	b538      	push	{r3, r4, r5, lr}
 8017e02:	4d07      	ldr	r5, [pc, #28]	; (8017e20 <_lseek_r+0x20>)
 8017e04:	4604      	mov	r4, r0
 8017e06:	4608      	mov	r0, r1
 8017e08:	4611      	mov	r1, r2
 8017e0a:	2200      	movs	r2, #0
 8017e0c:	602a      	str	r2, [r5, #0]
 8017e0e:	461a      	mov	r2, r3
 8017e10:	f7f4 f88c 	bl	800bf2c <_lseek>
 8017e14:	1c43      	adds	r3, r0, #1
 8017e16:	d102      	bne.n	8017e1e <_lseek_r+0x1e>
 8017e18:	682b      	ldr	r3, [r5, #0]
 8017e1a:	b103      	cbz	r3, 8017e1e <_lseek_r+0x1e>
 8017e1c:	6023      	str	r3, [r4, #0]
 8017e1e:	bd38      	pop	{r3, r4, r5, pc}
 8017e20:	20001010 	.word	0x20001010

08017e24 <__malloc_lock>:
 8017e24:	4801      	ldr	r0, [pc, #4]	; (8017e2c <__malloc_lock+0x8>)
 8017e26:	f7ff baef 	b.w	8017408 <__retarget_lock_acquire_recursive>
 8017e2a:	bf00      	nop
 8017e2c:	20001004 	.word	0x20001004

08017e30 <__malloc_unlock>:
 8017e30:	4801      	ldr	r0, [pc, #4]	; (8017e38 <__malloc_unlock+0x8>)
 8017e32:	f7ff baea 	b.w	801740a <__retarget_lock_release_recursive>
 8017e36:	bf00      	nop
 8017e38:	20001004 	.word	0x20001004

08017e3c <_malloc_usable_size_r>:
 8017e3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017e40:	1f18      	subs	r0, r3, #4
 8017e42:	2b00      	cmp	r3, #0
 8017e44:	bfbc      	itt	lt
 8017e46:	580b      	ldrlt	r3, [r1, r0]
 8017e48:	18c0      	addlt	r0, r0, r3
 8017e4a:	4770      	bx	lr

08017e4c <_read_r>:
 8017e4c:	b538      	push	{r3, r4, r5, lr}
 8017e4e:	4d07      	ldr	r5, [pc, #28]	; (8017e6c <_read_r+0x20>)
 8017e50:	4604      	mov	r4, r0
 8017e52:	4608      	mov	r0, r1
 8017e54:	4611      	mov	r1, r2
 8017e56:	2200      	movs	r2, #0
 8017e58:	602a      	str	r2, [r5, #0]
 8017e5a:	461a      	mov	r2, r3
 8017e5c:	f7f4 f822 	bl	800bea4 <_read>
 8017e60:	1c43      	adds	r3, r0, #1
 8017e62:	d102      	bne.n	8017e6a <_read_r+0x1e>
 8017e64:	682b      	ldr	r3, [r5, #0]
 8017e66:	b103      	cbz	r3, 8017e6a <_read_r+0x1e>
 8017e68:	6023      	str	r3, [r4, #0]
 8017e6a:	bd38      	pop	{r3, r4, r5, pc}
 8017e6c:	20001010 	.word	0x20001010

08017e70 <_init>:
 8017e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e72:	bf00      	nop
 8017e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017e76:	bc08      	pop	{r3}
 8017e78:	469e      	mov	lr, r3
 8017e7a:	4770      	bx	lr

08017e7c <_fini>:
 8017e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e7e:	bf00      	nop
 8017e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017e82:	bc08      	pop	{r3}
 8017e84:	469e      	mov	lr, r3
 8017e86:	4770      	bx	lr
