{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition " "Info: Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 15:49:52 2006 " "Info: Processing started: Sun Dec 03 15:49:52 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off design -c design " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off design -c design" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "design EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"design\"" {  } {  } 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 21 40 0 0 " "Info: Implementing clock multiplication of 21, clock division of 40, and phase shift of 0 degrees (0 ps) for VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } {  } 0} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 multiplication of 1007  multiplication of 21  " "Warning: Can't achieve requested value multiplication of 1007  for clock output VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 of parameter multiplication factor -- achieved value of multiplication of 21 " {  } {  } 0} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 division of 1920  division of 40  " "Warning: Can't achieve requested value division of 1920  for clock output VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 of parameter division factor -- achieved value of division of 40 " {  } {  } 0}  } { { "altpll.tdf" "" { Text "c:/program files/altera/quatrus2/libraries/megafunctions/altpll.tdf" 763 3 0 } } { "video_PLL.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/video_PLL.vhd" 92 -1 0 } } { "VGA_SYNC.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/VGA_SYNC.VHD" 27 -1 0 } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 40 64 232 136 "inst6" "" } } } }  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources." {  } {  } 0}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "CLK48 " "Info: Promoted signal \"CLK48\" to use global clock" {  } { { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "CLK48" } { 0 "CLK48" } } } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 64 -184 -16 80 "CLK48" "" } } } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { CLK48 } "NODE_NAME" } "" } } { "C:/Lime/design-lcd/design-lcd/design/design.fld" "" { Floorplan "C:/Lime/design-lcd/design-lcd/design/design.fld" "" "" { CLK48 } "NODE_NAME" } }  } 0} { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0" } { 0 "VGA_SYNC:inst6\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0" } } } } { "design.bdf" "" { Schematic "C:/Lime/design-lcd/design-lcd/design/design.bdf" { { 40 64 232 136 "inst6" "" } } } } { "altpll.tdf" "" { Text "c:/program files/altera/quatrus2/libraries/megafunctions/altpll.tdf" 763 3 0 } } { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } "" } } { "C:/Lime/design-lcd/design-lcd/design/design.fld" "" { Floorplan "C:/Lime/design-lcd/design-lcd/design/design.fld" "" "" { VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_div:inst15\|clock_10Hz Global clock " "Info: Automatically promoted signal \"clk_div:inst15\|clock_10Hz\" to use Global clock" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 16 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_div:inst15\|clock_100Hz Global clock " "Info: Automatically promoted signal \"clk_div:inst15\|clock_100Hz\" to use Global clock" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 15 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "keyboard:inst16\|keyboard_clk_filtered Global clock " "Info: Automatically promoted some destinations of signal \"keyboard:inst16\|keyboard_clk_filtered\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyboard:inst16\|keyboard_clk_filtered " "Info: Destination \"keyboard:inst16\|keyboard_clk_filtered\" may be non-global or may not use global clock" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyboard:inst16\|keyboard_clk_filtered~99 " "Info: Destination \"keyboard:inst16\|keyboard_clk_filtered~99\" may be non-global or may not use global clock" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyboard:inst16\|keyboard_clk_filtered~100 " "Info: Destination \"keyboard:inst16\|keyboard_clk_filtered~100\" may be non-global or may not use global clock" {  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 18 -1 0 } }  } 0}  } { { "KEYBOARD.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/KEYBOARD.VHD" 18 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_div:inst15\|clock_100hz_reg Global clock " "Info: Automatically promoted some destinations of signal \"clk_div:inst15\|clock_100hz_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_div:inst15\|clock_100Hz " "Info: Destination \"clk_div:inst15\|clock_100Hz\" may be non-global or may not use global clock" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 15 -1 0 } }  } 0}  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 29 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_div:inst15\|clock_100Khz_reg Global clock " "Info: Automatically promoted signal \"clk_div:inst15\|clock_100Khz_reg\" to use Global clock" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_div:inst15\|clock_10Khz_reg Global clock " "Info: Automatically promoted signal \"clk_div:inst15\|clock_10Khz_reg\" to use Global clock" {  } { { "CLK_DIV.VHD" "" { Text "C:/Lime/design-lcd/design-lcd/design/CLK_DIV.VHD" 28 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements" {  } {  } 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIP2 " "Warning: Node \"DIP2\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/quatrus2/bin/Assignment Editor.qase" 1 { { 0 "DIP2" } } } }  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.319 ns register register " "Info: Estimated most critical path is register to register delay of 15.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FINAL:inst\|PING:U3\|CURRENT_ROW\[2\] 1 REG LAB_X25_Y14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y14; Fanout = 13; REG Node = 'FINAL:inst\|PING:U3\|CURRENT_ROW\[2\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "" { FINAL:inst|PING:U3|CURRENT_ROW[2] } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.650 ns) + CELL(0.423 ns) 2.073 ns FINAL:inst\|PING:U3\|add~3674 2 COMB LAB_X23_Y15 2 " "Info: 2: + IC(1.650 ns) + CELL(0.423 ns) = 2.073 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'FINAL:inst\|PING:U3\|add~3674'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.073 ns" { FINAL:inst|PING:U3|CURRENT_ROW[2] FINAL:inst|PING:U3|add~3674 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.151 ns FINAL:inst\|PING:U3\|add~3679 3 COMB LAB_X23_Y15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 2.151 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'FINAL:inst\|PING:U3\|add~3679'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.078 ns" { FINAL:inst|PING:U3|add~3674 FINAL:inst|PING:U3|add~3679 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 2.422 ns FINAL:inst\|PING:U3\|add~3684 4 COMB LAB_X23_Y15 3 " "Info: 4: + IC(0.000 ns) + CELL(0.271 ns) = 2.422 ns; Loc. = LAB_X23_Y15; Fanout = 3; COMB Node = 'FINAL:inst\|PING:U3\|add~3684'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.271 ns" { FINAL:inst|PING:U3|add~3679 FINAL:inst|PING:U3|add~3684 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 3.101 ns FINAL:inst\|PING:U3\|add~3687 5 COMB LAB_X23_Y15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.679 ns) = 3.101 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'FINAL:inst\|PING:U3\|add~3687'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.679 ns" { FINAL:inst|PING:U3|add~3684 FINAL:inst|PING:U3|add~3687 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.442 ns) 3.989 ns FINAL:inst\|PING:U3\|LessThan~814 6 COMB LAB_X24_Y15 1 " "Info: 6: + IC(0.446 ns) + CELL(0.442 ns) = 3.989 ns; Loc. = LAB_X24_Y15; Fanout = 1; COMB Node = 'FINAL:inst\|PING:U3\|LessThan~814'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.888 ns" { FINAL:inst|PING:U3|add~3687 FINAL:inst|PING:U3|LessThan~814 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 4.653 ns FINAL:inst\|PING:U3\|LessThan~815 7 COMB LAB_X24_Y15 2 " "Info: 7: + IC(0.550 ns) + CELL(0.114 ns) = 4.653 ns; Loc. = LAB_X24_Y15; Fanout = 2; COMB Node = 'FINAL:inst\|PING:U3\|LessThan~815'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.664 ns" { FINAL:inst|PING:U3|LessThan~814 FINAL:inst|PING:U3|LessThan~815 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.590 ns) 5.541 ns FINAL:inst\|PING:U3\|CURRENT_ROW~3097 8 COMB LAB_X25_Y15 7 " "Info: 8: + IC(0.298 ns) + CELL(0.590 ns) = 5.541 ns; Loc. = LAB_X25_Y15; Fanout = 7; COMB Node = 'FINAL:inst\|PING:U3\|CURRENT_ROW~3097'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.888 ns" { FINAL:inst|PING:U3|LessThan~815 FINAL:inst|PING:U3|CURRENT_ROW~3097 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.442 ns) 7.175 ns FINAL:inst\|PING:U3\|CURRENT_ROW~3117 9 COMB LAB_X30_Y15 11 " "Info: 9: + IC(1.192 ns) + CELL(0.442 ns) = 7.175 ns; Loc. = LAB_X30_Y15; Fanout = 11; COMB Node = 'FINAL:inst\|PING:U3\|CURRENT_ROW~3117'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.634 ns" { FINAL:inst|PING:U3|CURRENT_ROW~3097 FINAL:inst|PING:U3|CURRENT_ROW~3117 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.692 ns) 9.379 ns FINAL:inst\|PING:U3\|LessThan~855 10 COMB LAB_X25_Y15 1 " "Info: 10: + IC(1.512 ns) + CELL(0.692 ns) = 9.379 ns; Loc. = LAB_X25_Y15; Fanout = 1; COMB Node = 'FINAL:inst\|PING:U3\|LessThan~855'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "2.204 ns" { FINAL:inst|PING:U3|CURRENT_ROW~3117 FINAL:inst|PING:U3|LessThan~855 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 10.058 ns FINAL:inst\|PING:U3\|LessThan~821 11 COMB LAB_X25_Y15 3 " "Info: 11: + IC(0.000 ns) + CELL(0.679 ns) = 10.058 ns; Loc. = LAB_X25_Y15; Fanout = 3; COMB Node = 'FINAL:inst\|PING:U3\|LessThan~821'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.679 ns" { FINAL:inst|PING:U3|LessThan~855 FINAL:inst|PING:U3|LessThan~821 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.590 ns) 11.360 ns FINAL:inst\|PING:U3\|STATE~470 12 COMB LAB_X29_Y15 1 " "Info: 12: + IC(0.712 ns) + CELL(0.590 ns) = 11.360 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'FINAL:inst\|PING:U3\|STATE~470'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.302 ns" { FINAL:inst|PING:U3|LessThan~821 FINAL:inst|PING:U3|STATE~470 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.292 ns) 12.024 ns FINAL:inst\|PING:U3\|STATE~471 13 COMB LAB_X29_Y15 1 " "Info: 13: + IC(0.372 ns) + CELL(0.292 ns) = 12.024 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'FINAL:inst\|PING:U3\|STATE~471'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.664 ns" { FINAL:inst|PING:U3|STATE~470 FINAL:inst|PING:U3|STATE~471 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.074 ns) + CELL(0.590 ns) 12.688 ns FINAL:inst\|PING:U3\|STATE~476 14 COMB LAB_X29_Y15 4 " "Info: 14: + IC(0.074 ns) + CELL(0.590 ns) = 12.688 ns; Loc. = LAB_X29_Y15; Fanout = 4; COMB Node = 'FINAL:inst\|PING:U3\|STATE~476'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.664 ns" { FINAL:inst|PING:U3|STATE~471 FINAL:inst|PING:U3|STATE~476 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.114 ns) 13.352 ns FINAL:inst\|PING:U3\|STATE~477 15 COMB LAB_X29_Y15 3 " "Info: 15: + IC(0.550 ns) + CELL(0.114 ns) = 13.352 ns; Loc. = LAB_X29_Y15; Fanout = 3; COMB Node = 'FINAL:inst\|PING:U3\|STATE~477'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.664 ns" { FINAL:inst|PING:U3|STATE~476 FINAL:inst|PING:U3|STATE~477 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.292 ns) 14.016 ns FINAL:inst\|PING:U3\|a\[2\]~143 16 COMB LAB_X29_Y15 3 " "Info: 16: + IC(0.372 ns) + CELL(0.292 ns) = 14.016 ns; Loc. = LAB_X29_Y15; Fanout = 3; COMB Node = 'FINAL:inst\|PING:U3\|a\[2\]~143'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "0.664 ns" { FINAL:inst|PING:U3|STATE~477 FINAL:inst|PING:U3|a[2]~143 } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.867 ns) 15.319 ns FINAL:inst\|PING:U3\|a\[0\] 17 REG LAB_X29_Y15 4 " "Info: 17: + IC(0.436 ns) + CELL(0.867 ns) = 15.319 ns; Loc. = LAB_X29_Y15; Fanout = 4; REG Node = 'FINAL:inst\|PING:U3\|a\[0\]'" {  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "1.303 ns" { FINAL:inst|PING:U3|a[2]~143 FINAL:inst|PING:U3|a[0] } "NODE_NAME" } "" } } { "ping.vhd" "" { Text "C:/Lime/design-lcd/design-lcd/design/ping.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.155 ns 46.71 % " "Info: Total cell delay = 7.155 ns ( 46.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.164 ns 53.29 % " "Info: Total interconnect delay = 8.164 ns ( 53.29 % )" {  } {  } 0}  } { { "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" "" { Report "C:/Lime/design-lcd/design-lcd/design/db/design_cmp.qrpt" Compiler "design" "UNKNOWN" "V1" "C:/Lime/design-lcd/design-lcd/design/db/design.quartus_db" { Floorplan "C:/Lime/design-lcd/design-lcd/design/" "" "15.319 ns" { FINAL:inst|PING:U3|CURRENT_ROW[2] FINAL:inst|PING:U3|add~3674 FINAL:inst|PING:U3|add~3679 FINAL:inst|PING:U3|add~3684 FINAL:inst|PING:U3|add~3687 FINAL:inst|PING:U3|LessThan~814 FINAL:inst|PING:U3|LessThan~815 FINAL:inst|PING:U3|CURRENT_ROW~3097 FINAL:inst|PING:U3|CURRENT_ROW~3117 FINAL:inst|PING:U3|LessThan~855 FINAL:inst|PING:U3|LessThan~821 FINAL:inst|PING:U3|STATE~470 FINAL:inst|PING:U3|STATE~471 FINAL:inst|PING:U3|STATE~476 FINAL:inst|PING:U3|STATE~477 FINAL:inst|PING:U3|a[2]~143 FINAL:inst|PING:U3|a[0] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 8 " "Info: Average interconnect usage is 2% of the available device resources. Peak interconnect usage is 8%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 15:50:06 2006 " "Info: Processing ended: Sun Dec 03 15:50:06 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0}  } {  } 0}
