<map id="TargetIntrinsicInfo.h" name="TargetIntrinsicInfo.h">
<area shape="rect" id="node2" href="$SelectionDAG_8cpp.html" title="SelectionDAG.cpp" alt="" coords="2019,80,2147,107"/>
<area shape="rect" id="node3" href="$SelectionDAGBuilder_8cpp.html" title="SelectionDAGBuilder.cpp" alt="" coords="2171,80,2339,107"/>
<area shape="rect" id="node4" href="$SelectionDAGDumper_8cpp.html" title="SelectionDAGDumper.cpp" alt="" coords="2363,80,2537,107"/>
<area shape="rect" id="node5" href="$SelectionDAGISel_8cpp.html" title="SelectionDAGISel.cpp" alt="" coords="2561,80,2712,107"/>
<area shape="rect" id="node6" href="$NVPTXISelDAGToDAG_8cpp.html" title="NVPTXISelDAGToDAG.cpp" alt="" coords="2736,80,2919,107"/>
<area shape="rect" id="node7" href="$AMDILIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="2943,80,3082,107"/>
<area shape="rect" id="node37" href="$TargetIntrinsicInfo_8cpp.html" title="TargetIntrinsicInfo.cpp" alt="" coords="3107,80,3257,107"/>
<area shape="rect" id="node8" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="2536,155,2711,181"/>
<area shape="rect" id="node33" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="2735,155,2912,181"/>
<area shape="rect" id="node34" href="$AMDILIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="2936,155,3089,181"/>
<area shape="rect" id="node35" href="$AMDILISelLowering_8cpp.html" title="TargetLowering functions borrowed from AMDIL. " alt="" coords="3114,155,3274,181"/>
<area shape="rect" id="node36" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="3298,155,3431,181"/>
<area shape="rect" id="node9" href="$R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="1919,229,2050,256"/>
<area shape="rect" id="node14" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="563,453,753,480"/>
<area shape="rect" id="node22" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2318,379,2441,405"/>
<area shape="rect" id="node26" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="2465,379,2611,405"/>
<area shape="rect" id="node27" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2456,229,2607,256"/>
<area shape="rect" id="node28" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="2631,229,2803,256"/>
<area shape="rect" id="node29" href="$AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="2827,229,3047,256"/>
<area shape="rect" id="node30" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="3071,229,3178,256"/>
<area shape="rect" id="node31" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="3202,229,3330,256"/>
<area shape="rect" id="node32" href="$AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="3354,229,3517,256"/>
<area shape="rect" id="node10" href="$AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="1179,304,1345,331"/>
<area shape="rect" id="node11" href="$R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="1421,304,1530,331"/>
<area shape="rect" id="node18" href="$R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="23,379,202,405"/>
<area shape="rect" id="node19" href="$R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="226,379,418,405"/>
<area shape="rect" id="node20" href="$R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="1891,379,2078,405"/>
<area shape="rect" id="node21" href="$R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="2102,379,2294,405"/>
<area shape="rect" id="node12" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="1670,379,1867,405"/>
<area shape="rect" id="node13" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="442,379,621,405"/>
<area shape="rect" id="node15" href="$R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="899,379,1068,405"/>
<area shape="rect" id="node17" href="$AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="695,379,874,405"/>
<area shape="rect" id="node23" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="1092,379,1243,405"/>
<area shape="rect" id="node24" href="$R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="1267,379,1484,405"/>
<area shape="rect" id="node25" href="$R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="1508,379,1645,405"/>
<area shape="rect" id="node16" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="892,453,1075,480"/>
</map>
