// Seed: 1568602352
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4 = id_3, id_5;
  wire id_6;
  wire id_7;
  assign module_1.type_10 = 0;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3
);
  always @(1, id_0) assume (1);
  always @(1 == 1'h0);
  tri0 id_5;
  wor  id_6 = id_6;
  assign id_5 = 1;
  reg id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  always @(1 or negedge 1) id_7 <= 1;
  assign id_6 = id_0;
endmodule
