#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 19 12:41:40 2023
# Process ID: 17168
# Current directory: C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.runs/impl_1
# Command line: vivado.exe -log top_sig.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_sig.tcl -notrace
# Log file: C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.runs/impl_1/top_sig.vdi
# Journal file: C:/Users/10957/Dropbox/PC/Documents/my university files/University of Bristol/DSP_FPGA/FPGA coursework/FPGA_PROJECT/fpga_coursework_simple/fpga_coursework_simple.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_sig.tcl -notrace
