# Universal_Shift_Reg
Design and Verification of Universal Shift Register using Verilog for Design and System Verilog for Verification. This project is simulated on Questa-sim and VCS
