Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M4oM2uM5/W0.14_W0.14/S0.14_S0.14_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 12708
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 12708
Number of links to be computed: 28170
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 9 
GMRES Iterations: 11 
GMRES Iterations: 14 
GMRES Iterations: 13 
GMRES Iterations: 14 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  -1.51614e-14 7.33904e-15 -9.44168e-17 1.30688e-17 -9.7656e-17 
g2_wire_M5_w5  1.83827e-14 -7.24212e-15 -8.69762e-17 -5.61876e-18 -8.09208e-17 
g3_wire_M4_w1  4.0112e-16 -2.64449e-16 6.56046e-16 -7.41318e-16 8.55622e-17 
g4_wire_M4_w2  1.42949e-15 -1.12148e-15 -6.74078e-16 1.31667e-15 -6.65007e-16 
g5_wire_M4_w3  -2.60328e-15 1.55614e-15 1.58927e-16 -6.03952e-16 7.15696e-16 


Solve statistics:
Number of input panels: 178 of which 54 conductors and 124 dielectric
Number of input panels to solver engine: 12708
Number of panels after refinement: 12708
Number of potential estimates: 27902
Number of links: 40878 (uncompressed 161493264, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 16
Max Mesh relative refinement value: 0.0257941
Time for reading input file: 0.003653s
Time for building super hierarchy: 0.003238s
Time for discretization: 0.003812s
Time for building potential matrix: 0.058313s
Time for precond calculation: 0.000848s
Time for gmres solving: 0.166299s
Memory allocated for panel hierarchy: 5085108 bytes
Memory allocated for links structure: 1073843504 bytes
Memory allocated for conductor list: 265680 bytes
Memory allocated for Gmres: 2794040 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.236496s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1056629 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 13257, Links # 50820)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 13851, Links # 74926)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00911602
***************************************
Computing the links.. 
Number of panels after refinement: 15110
Number of links to be computed: 116732
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 72 
GMRES Iterations: 79 
GMRES Iterations: 84 
GMRES Iterations: 78 
GMRES Iterations: 73 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  4.10626e-15 -7.74288e-16 -2.0078e-17 -1.34063e-17 2.29632e-17 
g2_wire_M5_w5  -3.53145e-15 1.7243e-15 -1.07891e-16 -8.97114e-17 -1.22746e-16 
g3_wire_M4_w1  1.60338e-17 -8.50236e-17 3.65099e-16 -9.29112e-17 -2.3279e-16 
g4_wire_M4_w2  2.44019e-16 7.07892e-17 -9.52178e-18 8.87335e-17 1.3832e-16 
g5_wire_M4_w3  2.65168e-16 -6.14582e-17 -2.2305e-16 1.15678e-16 2.01219e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 5.5134

Solve statistics:
Number of input panels: 178 of which 54 conductors and 124 dielectric
Number of input panels to solver engine: 12708
Number of panels after refinement: 15110
Number of potential estimates: 116396
Number of links: 131842 (uncompressed 228312100, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.0091142
Time for reading input file: 0.001531s
Time for building super hierarchy: 0.001576s
Time for discretization: 0.021822s
Time for building potential matrix: 0.244067s
Time for precond calculation: 0.000449s
Time for gmres solving: 1.244908s
Memory allocated for panel hierarchy: 6048310 bytes
Memory allocated for links structure: 1073862720 bytes
Memory allocated for conductor list: 265680 bytes
Memory allocated for Gmres: 11803312 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.548512s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1066386 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.00644472
***************************************
Computing the links.. 
Number of panels after refinement: 16780
Number of links to be computed: 207278
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too sma