Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 04 17:06:14 2017
| Host         : Skipper-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------+---------------------------+------------------+----------------+
|      Clock Signal     |          Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------+---------------------------+------------------+----------------+
|  clk_out1_IBUF_BUFG   |                                 |                           |                1 |              1 |
|  uut/outer_reg[1]_0   |                                 | uut/outer_reg[1]          |                1 |              1 |
|  uut/stepperClock_reg |                                 |                           |                1 |              1 |
|  sing1/outer_reg[1]   |                                 | d1/outer[7]_i_1_n_0       |                1 |              1 |
|  CLK50MHZ             | uut/db_data/O_i_1__0_n_0        |                           |                1 |              1 |
|  CLK50MHZ             | uut/db_data/Iv_i_1__0_n_0       |                           |                1 |              1 |
|  CLK50MHZ             | uut/db_clk/O_i_1_n_0            |                           |                1 |              1 |
|  CLK50MHZ             | uut/db_clk/clear                |                           |                1 |              1 |
|  sing1/trackingBit    |                                 |                           |                1 |              2 |
|  sing1/outer_reg[1]   |                                 |                           |                2 |              3 |
|  sing1/outer_reg[1]   |                                 | sw_IBUF[1]                |                1 |              4 |
| ~uut/db_clk/kclkf     | uut/cnt                         | uut/cnt[3]_i_1_n_0        |                1 |              4 |
|  CLK50MHZ             | uut/db_data/count[4]_i_1__0_n_0 | uut/db_data/Iv_i_1__0_n_0 |                1 |              5 |
|  CLK50MHZ             |                                 |                           |                2 |              6 |
|  CLK50MHZ             | uut/segInfo[7]_i_1_n_0          |                           |                1 |              8 |
| ~uut/db_clk/kclkf     |                                 |                           |                3 |              9 |
+-----------------------+---------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
+--------+-----------------------+


