{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 12:47:09 2022 " "Info: Processing started: Fri Nov 11 12:47:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SIFO_3_1 -c SIFO_3_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SIFO_3_1 -c SIFO_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "SIFO_3_1 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design SIFO_3_1" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 541 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "Critical Warning: No exact pin location assignment(s) for 56 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[7\] " "Info: Pin RESULT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[7] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -112 1472 1648 -96 "RESULT\[7..0\]" "" } { -120 616 992 -104 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[6\] " "Info: Pin RESULT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[6] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -112 1472 1648 -96 "RESULT\[7..0\]" "" } { -120 616 992 -104 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[5\] " "Info: Pin RESULT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[5] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -112 1472 1648 -96 "RESULT\[7..0\]" "" } { -120 616 992 -104 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[4\] " "Info: Pin RESULT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[4] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -112 1472 1648 -96 "RESULT\[7..0\]" "" } { -120 616 992 -104 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[3\] " "Info: Pin RESULT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[3] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -112 1472 1648 -96 "RESULT\[7..0\]" "" } { -120 616 992 -104 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[2\] " "Info: Pin RESULT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[2] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -112 1472 1648 -96 "RESULT\[7..0\]" "" } { -120 616 992 -104 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[1\] " "Info: Pin RESULT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[1] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -112 1472 1648 -96 "RESULT\[7..0\]" "" } { -120 616 992 -104 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[0\] " "Info: Pin RESULT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESULT[0] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -112 1472 1648 -96 "RESULT\[7..0\]" "" } { -120 616 992 -104 "RESULT\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comparator " "Info: Pin comparator not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { comparator } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 336 384 560 352 "comparator" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { comparator } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[2\] " "Info: Pin counter\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { counter[2] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 152 328 504 168 "counter\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[1\] " "Info: Pin counter\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { counter[1] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 152 328 504 168 "counter\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter\[0\] " "Info: Pin counter\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { counter[0] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 152 328 504 168 "counter\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[7\] " "Info: Pin REG1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[7] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -32 1224 1400 -16 "REG1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[6\] " "Info: Pin REG1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[6] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -32 1224 1400 -16 "REG1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[5\] " "Info: Pin REG1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[5] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -32 1224 1400 -16 "REG1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[4\] " "Info: Pin REG1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[4] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -32 1224 1400 -16 "REG1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[3\] " "Info: Pin REG1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[3] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -32 1224 1400 -16 "REG1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[2\] " "Info: Pin REG1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[2] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -32 1224 1400 -16 "REG1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[1\] " "Info: Pin REG1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[1] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -32 1224 1400 -16 "REG1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[0\] " "Info: Pin REG1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[0] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -32 1224 1400 -16 "REG1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[7\] " "Info: Pin REG2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[7] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -208 1224 1400 -192 "REG2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[6\] " "Info: Pin REG2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[6] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -208 1224 1400 -192 "REG2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[5\] " "Info: Pin REG2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[5] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -208 1224 1400 -192 "REG2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[4\] " "Info: Pin REG2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[4] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -208 1224 1400 -192 "REG2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[3\] " "Info: Pin REG2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[3] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -208 1224 1400 -192 "REG2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[2\] " "Info: Pin REG2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[2] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -208 1224 1400 -192 "REG2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[1\] " "Info: Pin REG2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[1] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -208 1224 1400 -192 "REG2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[0\] " "Info: Pin REG2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[0] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -208 1224 1400 -192 "REG2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[7\] " "Info: Pin REG3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG3[7] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -176 1224 1400 -160 "REG3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[6\] " "Info: Pin REG3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG3[6] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -176 1224 1400 -160 "REG3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[5\] " "Info: Pin REG3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG3[5] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -176 1224 1400 -160 "REG3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[4\] " "Info: Pin REG3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG3[4] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -176 1224 1400 -160 "REG3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[3\] " "Info: Pin REG3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG3[3] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -176 1224 1400 -160 "REG3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[2\] " "Info: Pin REG3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG3[2] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -176 1224 1400 -160 "REG3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[1\] " "Info: Pin REG3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG3[1] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -176 1224 1400 -160 "REG3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[0\] " "Info: Pin REG3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG3[0] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -176 1224 1400 -160 "REG3\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[7\] " "Info: Pin REG4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG4[7] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -144 1224 1400 -128 "REG4\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[6\] " "Info: Pin REG4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG4[6] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -144 1224 1400 -128 "REG4\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[5\] " "Info: Pin REG4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG4[5] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -144 1224 1400 -128 "REG4\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[4\] " "Info: Pin REG4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG4[4] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -144 1224 1400 -128 "REG4\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[3\] " "Info: Pin REG4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG4[3] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -144 1224 1400 -128 "REG4\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[2\] " "Info: Pin REG4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG4[2] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -144 1224 1400 -128 "REG4\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[1\] " "Info: Pin REG4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG4[1] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -144 1224 1400 -128 "REG4\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[0\] " "Info: Pin REG4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG4[0] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -144 1224 1400 -128 "REG4\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE " "Info: Pin WRITE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { WRITE } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 280 -208 -40 296 "WRITE" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ " "Info: Pin READ not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { READ } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 224 -208 -40 240 "READ" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ROM_RAM " "Info: Pin ROM_RAM not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ROM_RAM } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 184 -208 -40 200 "ROM_RAM" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM_RAM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 136 -208 -40 152 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Info: Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 8 -208 -40 24 "ADDRESS\[7..0\]" "" } { 0 -40 49 16 "ADDRESS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Info: Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[1] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 8 -208 -40 24 "ADDRESS\[7..0\]" "" } { 0 -40 49 16 "ADDRESS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Info: Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[2] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 8 -208 -40 24 "ADDRESS\[7..0\]" "" } { 0 -40 49 16 "ADDRESS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Info: Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[3] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 8 -208 -40 24 "ADDRESS\[7..0\]" "" } { 0 -40 49 16 "ADDRESS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[4\] " "Info: Pin ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[4] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 8 -208 -40 24 "ADDRESS\[7..0\]" "" } { 0 -40 49 16 "ADDRESS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[5\] " "Info: Pin ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[5] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 8 -208 -40 24 "ADDRESS\[7..0\]" "" } { 0 -40 49 16 "ADDRESS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[6\] " "Info: Pin ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[6] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 8 -208 -40 24 "ADDRESS\[7..0\]" "" } { 0 -40 49 16 "ADDRESS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[7\] " "Info: Pin ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[7] } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 8 -208 -40 24 "ADDRESS\[7..0\]" "" } { 0 -40 49 16 "ADDRESS\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16 " "Info: Destination node inst16" {  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 176 72 136 224 "inst16" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst19 " "Info: Destination node inst19" {  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 424 152 216 472 "inst19" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3 " "Info: Destination node inst3" {  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 24 304 368 72 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst35 " "Info: Destination node inst35" {  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -344 248 312 -296 "inst35" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 136 -208 -40 152 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Info: Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 24 304 368 72 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst35  " "Info: Automatically promoted node inst35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { -344 248 312 -296 "inst35" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_compare0:inst6\|lpm_compare:lpm_compare_component\|cmpr_lni:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node lpm_compare0:inst6\|lpm_compare:lpm_compare_component\|cmpr_lni:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_lni.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/cmpr_lni.tdf" 29 18 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare0:inst6|lpm_compare:lpm_compare_component|cmpr_lni:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_compare1:inst8\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node lpm_compare1:inst8\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_h8j.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/cmpr_h8j.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare1:inst8|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_compare2:inst9\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node lpm_compare2:inst9\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_h8j.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/cmpr_h8j.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare2:inst9|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_compare3:inst10\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node lpm_compare3:inst10\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_h8j.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/cmpr_h8j.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst23  " "Info: Automatically promoted node inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\]~9 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\]~9" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[6]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\]~10 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\]~10" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[5]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\]~11" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[4]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\]~12 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\]~12" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[3]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]~13 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]~13" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[2]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]~14 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]~14" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[1]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~15 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]~15" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[0]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~16 " "Info: Destination node lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~16" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[7]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst23~0 " "Info: Destination node inst23~0" {  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 408 344 408 488 "inst23" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 306 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 408 344 408 488 "inst23" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WRITE (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node WRITE (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a0 " "Info: Destination node lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 37 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a1 " "Info: Destination node lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 58 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a2 " "Info: Destination node lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 79 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a3 " "Info: Destination node lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 100 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a4 " "Info: Destination node lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 121 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a5 " "Info: Destination node lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 142 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a6 " "Info: Destination node lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 163 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a7 " "Info: Destination node lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 184 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst19 " "Info: Destination node inst19" {  } { { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 424 152 216 472 "inst19" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { WRITE } } } { "SIFO_3_1.bdf" "" { Schematic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/SIFO_3_1.bdf" { { 280 -208 -40 296 "WRITE" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 3.3V 10 44 0 " "Info: Number of I/O pins in group: 54 (unused VREF, 3.3V VCCIO, 10 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.506 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LAB_X17_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y14; Fanout = 2; REG Node = 'lpm_dff0:inst11\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.272 ns) 0.804 ns lpm_mux0:inst20\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w7_n0_mux_dataout~0 2 COMB LAB_X17_Y16 1 " "Info: 2: + IC(0.532 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LAB_X17_Y16; Fanout = 1; COMB Node = 'lpm_mux0:inst20\|lpm_mux:lpm_mux_component\|mux_1oc:auto_generated\|l2_w7_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7] lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_1oc.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/mux_1oc.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.272 ns) 1.605 ns lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 3 COMB LAB_X17_Y14 6 " "Info: 3: + IC(0.529 ns) + CELL(0.272 ns) = 1.605 ns; Loc. = LAB_X17_Y14; Fanout = 6; COMB Node = 'lpm_bustri1:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.134 ns) 2.506 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a7~porta_datain_reg0 4 MEM M4K_X20_Y16 1 " "Info: 4: + IC(0.767 ns) + CELL(0.134 ns) = 2.506 ns; Loc. = M4K_X20_Y16; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5ta1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5ta1.tdf" "" { Text "E:/projects/sem5/—Ë‘Œ/SIFO_3_1/db/altsyncram_5ta1.tdf" 184 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.678 ns ( 27.06 % ) " "Info: Total cell delay = 0.678 ns ( 27.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.828 ns ( 72.94 % ) " "Info: Total interconnect delay = 1.828 ns ( 72.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7] lpm_mux0:inst20|lpm_mux:lpm_mux_component|mux_1oc:auto_generated|l2_w7_n0_mux_dataout~0 lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component|dout[7]~8 lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5ta1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Warning: Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[7\] 0 " "Info: Pin \"RESULT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[6\] 0 " "Info: Pin \"RESULT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[5\] 0 " "Info: Pin \"RESULT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[4\] 0 " "Info: Pin \"RESULT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[3\] 0 " "Info: Pin \"RESULT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[2\] 0 " "Info: Pin \"RESULT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[1\] 0 " "Info: Pin \"RESULT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[0\] 0 " "Info: Pin \"RESULT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comparator 0 " "Info: Pin \"comparator\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[2\] 0 " "Info: Pin \"counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[1\] 0 " "Info: Pin \"counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter\[0\] 0 " "Info: Pin \"counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[7\] 0 " "Info: Pin \"REG1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[6\] 0 " "Info: Pin \"REG1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[5\] 0 " "Info: Pin \"REG1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[4\] 0 " "Info: Pin \"REG1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[3\] 0 " "Info: Pin \"REG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[2\] 0 " "Info: Pin \"REG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[1\] 0 " "Info: Pin \"REG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[0\] 0 " "Info: Pin \"REG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[7\] 0 " "Info: Pin \"REG2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[6\] 0 " "Info: Pin \"REG2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[5\] 0 " "Info: Pin \"REG2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[4\] 0 " "Info: Pin \"REG2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[3\] 0 " "Info: Pin \"REG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[2\] 0 " "Info: Pin \"REG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[1\] 0 " "Info: Pin \"REG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[0\] 0 " "Info: Pin \"REG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[7\] 0 " "Info: Pin \"REG3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[6\] 0 " "Info: Pin \"REG3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[5\] 0 " "Info: Pin \"REG3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[4\] 0 " "Info: Pin \"REG3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[3\] 0 " "Info: Pin \"REG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[2\] 0 " "Info: Pin \"REG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[1\] 0 " "Info: Pin \"REG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[0\] 0 " "Info: Pin \"REG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[7\] 0 " "Info: Pin \"REG4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[6\] 0 " "Info: Pin \"REG4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[5\] 0 " "Info: Pin \"REG4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[4\] 0 " "Info: Pin \"REG4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[3\] 0 " "Info: Pin \"REG4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[2\] 0 " "Info: Pin \"REG4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[1\] 0 " "Info: Pin \"REG4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[0\] 0 " "Info: Pin \"REG4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 12:47:12 2022 " "Info: Processing ended: Fri Nov 11 12:47:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
