# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/BCD11_2.sv" \
"../../../../Lab10_7seg.srcs/sources_1/new/Counter.sv" \
"../../../../Lab10_7seg.srcs/sources_1/imports/new/add3_2.sv" \
"../../../../Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab 8/Lab 8.srcs/sources_1/new/annode_decoder.sv" \
"../../../../Lab10_7seg.srcs/sources_1/imports/new/mux2.sv" \
"../../../../Lab10_7seg.srcs/sources_1/imports/new/mux4.sv" \
"../../../../Lab10_7seg.srcs/sources_1/new/sseg4_TDM.sv" \
"../../../../Lab10_7seg.srcs/sources_1/imports/GitHub/DL202010_JCSJ/Lab7_2/Lab7_2.srcs/sources_1/new/sseg_decoder.sv" \
"../../../../Lab10_7seg.srcs/sim_2/new/sseg4_TDM_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
