// Seed: 2012339797
module module_0 #(
    parameter id_3 = 32'd96
) (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic _id_3;
  ;
  wire id_4[id_3 : -1 'b0];
endmodule
module module_1;
  bit  id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  always @(negedge -1 or posedge 1) begin : LABEL_0
    id_1 = id_2;
  end
  logic [1 : 1] id_3, id_4, id_5;
endmodule
module module_2 #(
    parameter id_6 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_18 = id_9 == -1;
  logic [id_6 : 1] id_19;
  ;
  always @(posedge -1) force id_8 = -1;
  assign id_14 = id_3;
  assign id_1  = id_13;
endmodule
