Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 17:12:21 2018
| Host         : NBOOKPAGANI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_ctrl_control_sets_placed.rpt
| Design       : vga_ctrl
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |              10 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+
|                  Clock Signal                 |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+
|  clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1 |                                  |                                  |                2 |              6 |
|  clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1 |                                  | rst_IBUF                         |                2 |             10 |
|  clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1 | vga_sync_unit/v_count0           | vga_sync_unit/v_count[9]_i_1_n_0 |                2 |             18 |
|  clock_unit/Gen_clk_i/clk_wiz_0/inst/clk_out1 | vga_sync_unit/pixel_tick_reg_n_0 | vga_sync_unit/v_count0           |                2 |             18 |
+-----------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+


