# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../12_Esercizio_libero.srcs/sources_1/new/bit_comparator.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/new/byte_comparator.vhd" \
"../../../../12_Esercizio_libero.srcs/sim_1/new/byte_comparator_tb.vhd" \

# Do not sort compile order
nosort
