
*** Running vivado
    with args -log dualBlaze_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dualBlaze_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source dualBlaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Hakeem/Desktop/Basys3_Projects/vivado-library-zmod-v1-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top dualBlaze_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/dualBlaze_PmodNAV_0_0.dcp' for cell 'dualBlaze_i/PmodNAV_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/dualBlaze_PmodOLEDrgb_0_0.dcp' for cell 'dualBlaze_i/PmodOLEDrgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_axi_bram_ctrl_0_0/dualBlaze_axi_bram_ctrl_0_0.dcp' for cell 'dualBlaze_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_axi_bram_ctrl_0_bram_1/dualBlaze_axi_bram_ctrl_0_bram_1.dcp' for cell 'dualBlaze_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_axi_bram_ctrl_1_0/dualBlaze_axi_bram_ctrl_1_0.dcp' for cell 'dualBlaze_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_axi_uartlite_0_0/dualBlaze_axi_uartlite_0_0.dcp' for cell 'dualBlaze_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_clk_wiz_0_0/dualBlaze_clk_wiz_0_0.dcp' for cell 'dualBlaze_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_mdm_1_0/dualBlaze_mdm_1_0.dcp' for cell 'dualBlaze_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_0/dualBlaze_microblaze_0_0.dcp' for cell 'dualBlaze_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_axi_intc_0/dualBlaze_microblaze_0_axi_intc_0.dcp' for cell 'dualBlaze_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_1_0/dualBlaze_microblaze_1_0.dcp' for cell 'dualBlaze_i/microblaze_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_100M_0/dualBlaze_rst_clk_wiz_0_100M_0.dcp' for cell 'dualBlaze_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_50M_0/dualBlaze_rst_clk_wiz_0_50M_0.dcp' for cell 'dualBlaze_i/rst_clk_wiz_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_xbar_0/dualBlaze_xbar_0.dcp' for cell 'dualBlaze_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_auto_pc_0/dualBlaze_auto_pc_0.dcp' for cell 'dualBlaze_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_dlmb_bram_if_cntlr_0/dualBlaze_dlmb_bram_if_cntlr_0.dcp' for cell 'dualBlaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_dlmb_v10_0/dualBlaze_dlmb_v10_0.dcp' for cell 'dualBlaze_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_ilmb_bram_if_cntlr_0/dualBlaze_ilmb_bram_if_cntlr_0.dcp' for cell 'dualBlaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_ilmb_v10_0/dualBlaze_ilmb_v10_0.dcp' for cell 'dualBlaze_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_lmb_bram_0/dualBlaze_lmb_bram_0.dcp' for cell 'dualBlaze_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_xbar_1/dualBlaze_xbar_1.dcp' for cell 'dualBlaze_i/microblaze_1_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_auto_pc_1/dualBlaze_auto_pc_1.dcp' for cell 'dualBlaze_i/microblaze_1_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_dlmb_bram_if_cntlr_1/dualBlaze_dlmb_bram_if_cntlr_1.dcp' for cell 'dualBlaze_i/microblaze_1_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_dlmb_v10_1/dualBlaze_dlmb_v10_1.dcp' for cell 'dualBlaze_i/microblaze_1_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_ilmb_bram_if_cntlr_1/dualBlaze_ilmb_bram_if_cntlr_1.dcp' for cell 'dualBlaze_i/microblaze_1_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_ilmb_v10_1/dualBlaze_ilmb_v10_1.dcp' for cell 'dualBlaze_i/microblaze_1_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_lmb_bram_1/dualBlaze_lmb_bram_1.dcp' for cell 'dualBlaze_i/microblaze_1_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1637.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_clk_wiz_0_0/dualBlaze_clk_wiz_0_0_board.xdc] for cell 'dualBlaze_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_clk_wiz_0_0/dualBlaze_clk_wiz_0_0_board.xdc] for cell 'dualBlaze_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_clk_wiz_0_0/dualBlaze_clk_wiz_0_0.xdc] for cell 'dualBlaze_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_clk_wiz_0_0/dualBlaze_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_clk_wiz_0_0/dualBlaze_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_clk_wiz_0_0/dualBlaze_clk_wiz_0_0.xdc] for cell 'dualBlaze_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_0/dualBlaze_microblaze_0_0.xdc] for cell 'dualBlaze_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_0/dualBlaze_microblaze_0_0.xdc] for cell 'dualBlaze_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_axi_intc_0/dualBlaze_microblaze_0_axi_intc_0.xdc] for cell 'dualBlaze_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_axi_intc_0/dualBlaze_microblaze_0_axi_intc_0.xdc] for cell 'dualBlaze_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_100M_0/dualBlaze_rst_clk_wiz_0_100M_0_board.xdc] for cell 'dualBlaze_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_100M_0/dualBlaze_rst_clk_wiz_0_100M_0_board.xdc] for cell 'dualBlaze_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_100M_0/dualBlaze_rst_clk_wiz_0_100M_0.xdc] for cell 'dualBlaze_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_100M_0/dualBlaze_rst_clk_wiz_0_100M_0.xdc] for cell 'dualBlaze_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0_board.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/PmodOLEDrgb_pmod_bridge_0_0_board.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1_board.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1_board.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_gpio_0_1/PmodOLEDrgb_axi_gpio_0_1.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_board.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/dualBlaze_PmodOLEDrgb_0_0_board.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/dualBlaze_PmodOLEDrgb_0_0_board.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_axi_uartlite_0_0/dualBlaze_axi_uartlite_0_0_board.xdc] for cell 'dualBlaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_axi_uartlite_0_0/dualBlaze_axi_uartlite_0_0_board.xdc] for cell 'dualBlaze_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_axi_uartlite_0_0/dualBlaze_axi_uartlite_0_0.xdc] for cell 'dualBlaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_axi_uartlite_0_0/dualBlaze_axi_uartlite_0_0.xdc] for cell 'dualBlaze_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_1_0/dualBlaze_microblaze_1_0.xdc] for cell 'dualBlaze_i/microblaze_1/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_1_0/dualBlaze_microblaze_1_0.xdc] for cell 'dualBlaze_i/microblaze_1/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_50M_0/dualBlaze_rst_clk_wiz_0_50M_0_board.xdc] for cell 'dualBlaze_i/rst_clk_wiz_0_50M/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_50M_0/dualBlaze_rst_clk_wiz_0_50M_0_board.xdc] for cell 'dualBlaze_i/rst_clk_wiz_0_50M/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_50M_0/dualBlaze_rst_clk_wiz_0_50M_0.xdc] for cell 'dualBlaze_i/rst_clk_wiz_0_50M/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_rst_clk_wiz_0_50M_0/dualBlaze_rst_clk_wiz_0_50M_0.xdc] for cell 'dualBlaze_i/rst_clk_wiz_0_50M/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_board.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_board.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0_board.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0_board.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_pmod_bridge_0_0/PmodNAV_pmod_bridge_0_0_board.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/pmod_bridge_0/inst'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_pmod_bridge_0_0/PmodNAV_pmod_bridge_0_0_board.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/pmod_bridge_0/inst'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/dualBlaze_PmodNAV_0_0_board.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/dualBlaze_PmodNAV_0_0_board.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_axi_intc_0/dualBlaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'dualBlaze_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_axi_intc_0/dualBlaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'dualBlaze_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_mdm_1_0/dualBlaze_mdm_1_0.xdc] for cell 'dualBlaze_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_mdm_1_0/dualBlaze_mdm_1_0.xdc] for cell 'dualBlaze_i/mdm_1/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_axi_quad_spi_0_0/PmodOLEDrgb_axi_quad_spi_0_0_clocks.xdc] for cell 'dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_clocks.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_clocks.xdc] for cell 'dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0'
INFO: [Project 1-1714] 28 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'dualBlaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_0_0/data/mb_bootloop_le.elf c:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.gen/sources_1/bd/dualBlaze/ip/dualBlaze_microblaze_1_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2046.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 252 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 160 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 36 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2046.969 ; gain = 409.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.754 . Memory (MB): peak = 2046.969 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c94d8c57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.422 . Memory (MB): peak = 2046.969 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance dualBlaze_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_Perf_1.MEM_DCache_Drop_request_i_1 into driver instance dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_Perf_2.tag_conflict_N_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_i_1__119 into driver instance dualBlaze_i/microblaze_1_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 65 pins
INFO: [Opt 31-1287] Pulled Inverter dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_24 into driver instance dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native_i_25, which resulted in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 10 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1806cb1a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.724 . Memory (MB): peak = 2350.023 ; gain = 0.539
INFO: [Opt 31-389] Phase Retarget created 336 cells and removed 478 cells
INFO: [Opt 31-1021] In phase Retarget, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 6 load pin(s).
Phase 2 Constant propagation | Checksum: 17e535933

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.890 . Memory (MB): peak = 2350.023 ; gain = 0.539
INFO: [Opt 31-389] Phase Constant propagation created 217 cells and removed 619 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bd78e21f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2350.023 ; gain = 0.539
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 883 cells
INFO: [Opt 31-1021] In phase Sweep, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG dualBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 52 load(s) on clock net dualBlaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1fd67f725

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2350.023 ; gain = 0.539
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fd67f725

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2350.023 ; gain = 0.539
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fd67f725

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2350.023 ; gain = 0.539
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             336  |             478  |                                              9  |
|  Constant propagation         |             217  |             619  |                                              3  |
|  Sweep                        |               0  |             883  |                                             11  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2350.023 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b53b4d9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2350.023 ; gain = 0.539

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 132d63ffd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2549.316 ; gain = 0.000
Ending Power Optimization Task | Checksum: 132d63ffd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2549.316 ; gain = 199.293

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 10103e610

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 2549.316 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 10103e610

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2549.316 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2549.316 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10103e610

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.316 ; gain = 502.348
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.runs/impl_1/dualBlaze_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dualBlaze_wrapper_drc_opted.rpt -pb dualBlaze_wrapper_drc_opted.pb -rpx dualBlaze_wrapper_drc_opted.rpx
Command: report_drc -file dualBlaze_wrapper_drc_opted.rpt -pb dualBlaze_wrapper_drc_opted.pb -rpx dualBlaze_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.runs/impl_1/dualBlaze_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bf1493a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2549.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 187a88dc2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.512 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1926b483b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1926b483b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1926b483b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e4e5d5c6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c85abc2d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ad24f793

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 111 LUTNM shape to break, 231 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 100, total 111, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 206 nets or LUTs. Breaked 111 LUTs, combined 95 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/read_victim_valid_reg_n_0. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_A. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/POR_B. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/new_data_addr[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Physopt 32-697] Replication is not feasible on the instance dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2] as it has constraints that cannot be copied
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2549.316 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          111  |             95  |                   206  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            6  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            3  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |           11  |              0  |                    11  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          131  |             95  |                   219  |           0  |          12  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c5c588f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 173337b4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 2 Global Placement | Checksum: 173337b4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16a28bbfd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 195caf115

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ae624214

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25e68efb0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 220096c6f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 190ff92a8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17b8291ed

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ef1db161

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 25d5fe410

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 25d5fe410

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22bc0dff4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.128 | TNS=-12502.566 |
Phase 1 Physical Synthesis Initialization | Checksum: 21e603345

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 27cea420e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 22bc0dff4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.764. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 14a51ffc0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 14a51ffc0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a51ffc0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 14a51ffc0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 14a51ffc0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2549.316 ; gain = 0.000

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7c77751c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000
Ending Placer Task | Checksum: 417a3b66

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.runs/impl_1/dualBlaze_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dualBlaze_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file dualBlaze_wrapper_utilization_placed.rpt -pb dualBlaze_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dualBlaze_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2549.316 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 1.05s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2549.316 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.829 | TNS=-12303.231 |
Phase 1 Physical Synthesis Initialization | Checksum: 21d562dcf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.829 | TNS=-12303.231 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 21d562dcf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.829 | TNS=-12303.231 |
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/clk_wiz_0/inst/clk_out2_dualBlaze_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/tag_hit_valid_access/MUXCY_I/Using_FPGA.Native_2.  Re-placed instance dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/tag_hit_valid_access/MUXCY_I/Using_FPGA.Native_i_39
INFO: [Physopt 32-735] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/tag_hit_valid_access/MUXCY_I/Using_FPGA.Native_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.793 | TNS=-12302.396 |
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/exclusive_gate/MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.737 | TNS=-12244.411 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Comp_Carry_Chain[2].carry_sel_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.621 | TNS=-12119.589 |
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/mem_cachehit_bram_words[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT/WEB[0]. Critical path length was reduced through logic transformation on cell dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_8_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.614 | TNS=-12119.052 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Comp_Carry_Chain[4].carry_sel_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.569 | TNS=-12073.775 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/S. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.563 | TNS=-12059.721 |
INFO: [Physopt 32-710] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT/D[0]. Critical path length was reduced through logic transformation on cell dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT/Using_FPGA.Native_comp.
INFO: [Physopt 32-735] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_8_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.555 | TNS=-12058.931 |
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/BRAM_Valid_Data_Bits[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/clk_wiz_0/inst/clk_out2_dualBlaze_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/BRAM_Valid_Data_Bits[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.555 | TNS=-12058.931 |
Phase 3 Critical Path Optimization | Checksum: 21d562dcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2549.316 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.555 | TNS=-12058.931 |
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/clk_wiz_0/inst/clk_out2_dualBlaze_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/exclusive_gate/MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/MUXCY_I/lopt_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/BRAM_Valid_Data_Bits[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/clk_wiz_0/inst/clk_out2_dualBlaze_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/D_AS. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/BRAM_Valid_Data_Bits[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.555 | TNS=-12058.931 |
Phase 4 Critical Path Optimization | Checksum: 21d562dcf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2549.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.555 | TNS=-12058.931 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.274  |        244.300  |            0  |              0  |                     7  |           0  |           2  |  00:00:01  |
|  Total          |          0.274  |        244.300  |            0  |              0  |                     7  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2549.316 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1bd1ead61

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
218 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.482 . Memory (MB): peak = 2549.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.runs/impl_1/dualBlaze_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e5fa6a86 ConstDB: 0 ShapeSum: c81f210d RouteDB: 0
Post Restoration Checksum: NetGraph: 42f53118 NumContArr: f7687762 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13a5da87a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2572.027 ; gain = 22.711

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13a5da87a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2578.133 ; gain = 28.816

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13a5da87a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2578.133 ; gain = 28.816
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1027b1095

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2599.168 ; gain = 49.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.537 | TNS=-11557.396| WHS=-0.271 | THS=-127.770|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 7e4a2369

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2630.465 ; gain = 81.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.537 | TNS=-11312.672| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 14627df72

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2639.047 ; gain = 89.730

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9232
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9232
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 7a2f17d7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2639.047 ; gain = 89.730

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 7a2f17d7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2639.047 ; gain = 89.730
Phase 3 Initial Routing | Checksum: fc3ef9ea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2646.648 ; gain = 97.332
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+================================+================================+===========================================================================================================================================================+
| Launch Setup Clock             | Launch Hold Clock              | Pin                                                                                                                                                       |
+================================+================================+===========================================================================================================================================================+
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native/D                 |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg/D                                                           |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native/D                 |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native/D            |
| clk_out2_dualBlaze_clk_wiz_0_0 | clk_out2_dualBlaze_clk_wiz_0_0 | dualBlaze_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Perf_4.WB_DCache_Valid_Read_data_reg[26]/D |
+--------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1521
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.935 | TNS=-14802.038| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 151c9e034

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2646.648 ; gain = 97.332

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.753 | TNS=-14800.049| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d5e2f754

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2646.648 ; gain = 97.332

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.792 | TNS=-14970.616| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15ce57064

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2646.648 ; gain = 97.332
Phase 4 Rip-up And Reroute | Checksum: 15ce57064

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2646.648 ; gain = 97.332

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14ee229bf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2646.648 ; gain = 97.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.753 | TNS=-14477.539| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d24e5d1b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2647.629 ; gain = 98.312

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d24e5d1b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2647.629 ; gain = 98.312
Phase 5 Delay and Skew Optimization | Checksum: 1d24e5d1b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 2647.629 ; gain = 98.312

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f27b8d55

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2647.629 ; gain = 98.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.753 | TNS=-14480.067| WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f182fb26

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2647.629 ; gain = 98.312
Phase 6 Post Hold Fix | Checksum: 1f182fb26

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 2647.629 ; gain = 98.312

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.38236 %
  Global Horizontal Routing Utilization  = 5.39862 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y60 -> INT_L_X26Y60
   INT_L_X28Y60 -> INT_L_X28Y60
   INT_R_X27Y59 -> INT_R_X27Y59
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y55 -> INT_L_X26Y55
   INT_R_X25Y54 -> INT_R_X25Y54
   INT_L_X26Y51 -> INT_L_X26Y51
   INT_L_X26Y50 -> INT_L_X26Y50
   INT_R_X25Y49 -> INT_R_X25Y49
East Dir 2x2 Area, Max Cong = 92.2794%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y50 -> INT_R_X25Y51
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X29Y59 -> INT_R_X29Y59
   INT_R_X31Y51 -> INT_R_X31Y51
   INT_L_X30Y43 -> INT_L_X30Y43

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1ff848b37

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2647.629 ; gain = 98.312

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ff848b37

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2647.629 ; gain = 98.312

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1629219a3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2647.629 ; gain = 98.312

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.753 | TNS=-14480.067| WHS=0.030  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1629219a3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2647.629 ; gain = 98.312
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2647.629 ; gain = 98.312

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
239 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 2647.629 ; gain = 98.312
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.560 . Memory (MB): peak = 2648.461 ; gain = 0.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.runs/impl_1/dualBlaze_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dualBlaze_wrapper_drc_routed.rpt -pb dualBlaze_wrapper_drc_routed.pb -rpx dualBlaze_wrapper_drc_routed.rpx
Command: report_drc -file dualBlaze_wrapper_drc_routed.rpt -pb dualBlaze_wrapper_drc_routed.pb -rpx dualBlaze_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.runs/impl_1/dualBlaze_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dualBlaze_wrapper_methodology_drc_routed.rpt -pb dualBlaze_wrapper_methodology_drc_routed.pb -rpx dualBlaze_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dualBlaze_wrapper_methodology_drc_routed.rpt -pb dualBlaze_wrapper_methodology_drc_routed.pb -rpx dualBlaze_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Hakeem/Desktop/Basys3_Projects/RISCV_DualCore/RISCV_DualCore.runs/impl_1/dualBlaze_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dualBlaze_wrapper_power_routed.rpt -pb dualBlaze_wrapper_power_summary_routed.pb -rpx dualBlaze_wrapper_power_routed.rpx
Command: report_power -file dualBlaze_wrapper_power_routed.rpt -pb dualBlaze_wrapper_power_summary_routed.pb -rpx dualBlaze_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
251 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dualBlaze_wrapper_route_status.rpt -pb dualBlaze_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file dualBlaze_wrapper_timing_summary_routed.rpt -pb dualBlaze_wrapper_timing_summary_routed.pb -rpx dualBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file dualBlaze_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dualBlaze_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dualBlaze_wrapper_bus_skew_routed.rpt -pb dualBlaze_wrapper_bus_skew_routed.pb -rpx dualBlaze_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dualBlaze_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dualBlaze_i/PmodNAV_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force dualBlaze_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jb_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jb_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jc_pin10_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jc_pin1_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jc_pin4_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer jc_pin9_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dualBlaze_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3125.875 ; gain = 472.488
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 08:51:41 2022...
