st,stm32mp2 DDR3/DDR4/LPDDR4 controller (DDRCTRL and DDRPHYC)

--------------------
Required properties:
--------------------
- compatible	: Should be "st,stm32mp2-ddr"
- reg		: controller (DDRCTRL) and phy (DDRPHYC) base address

And the supply attributes are depending on the DDR type (DDR3/DDR4/LPDDR4).

For DDR3:
- vdd-supply	: phandle to the VDD/VDDQ regulator device tree node.
- vref-supply	: phandle to the VREFCA/VREFDQ regulator device tree node.
- vtt-supply	: phandle to the VTT regulator device tree node.

For DDR4:
- vdd-supply	: phandle to the VDD/VDDQ regulator device tree node.
- vref-supply	: phandle to the VREFCA regulator device tree node.
- vpp-supply	: phandle to the VPP regulator device tree node.
- vtt-supply	: phandle to the VTT regulator device tree node.

For LPDDR4:
- vdd1-supply	: phandle to the VDD1 regulator device tree node.
- vdd2-supply	: phandle to the VDD2/VDDCA regulator device tree node.
- vddq-supply	: phandle to the VDDQ regulator device tree node.

the next attributes are DDR parameters, they are generated by DDR tools
included in STM32 Cube tool

info attributes:
----------------
- st,mem-name	: name for DDR configuration, simple string for information
- st,mem-speed	: DDR expected speed for the setting in kHz
- st,mem-size	: DDR mem size in byte


controller attributes:
----------------------
- st,ctl-reg	: controller values depending of the DDR type
		  (DDR3/DDR4/LPDDR4)
	48 values are requested in this order
		MSTR
		MRCTRL0
		MRCTRL1
		MRCTRL2
		DERATEEN
		DERATEINT
		DERATECTL
		PWRCTL
		PWRTMG
		HWLPCTL
		RFSHCTL0
		RFSHCTL1
		RFSHCTL3
		CRCPARCTL0
		CRCPARCTL1
		INIT0
		INIT1
		INIT2
		INIT3
		INIT4
		INIT5
		INIT6
		INIT7
		DIMMCTL
		RANKCTL
		RANKCTL1
		ZQCTL0
		ZQCTL1
		ZQCTL2
		DFITMG0
		DFITMG1
		DFILPCFG0
		DFILPCFG1
		DFIUPD0
		DFIUPD1
		DFIUPD2
		DFIMISC
		DFITMG2
		DFITMG3
		DBICTL
		DFIPHYMSTR
		DBG0
		DBG1
		DBGCMD
		SWCTL
		SWCTLSTATIC
		POISONCFG
		PCCFG

- st,ctl-timing	: controller values depending of frequency and timing parameter
		  of DDR
	 20 values are requested in this order
		RFSHTMG
		RFSHTMG1
		DRAMTMG0
		DRAMTMG1
		DRAMTMG2
		DRAMTMG3
		DRAMTMG4
		DRAMTMG5
		DRAMTMG6
		DRAMTMG7
		DRAMTMG8
		DRAMTMG9
		DRAMTMG10
		DRAMTMG11
		DRAMTMG12
		DRAMTMG13
		DRAMTMG14
		DRAMTMG15
		ODTCFG
		ODTMAP

- st,ctl-map	: controller values depending of address mapping
	12 values are requested in this order
		ADDRMAP0
		ADDRMAP1
		ADDRMAP2
		ADDRMAP3
		ADDRMAP4
		ADDRMAP5
		ADDRMAP6
		ADDRMAP7
		ADDRMAP8
		ADDRMAP9
		ADDRMAP10
		ADDRMAP11

- st,ctl-perf	: controller values depending of performance and scheduling
	21 values are requested in this order
		SCHED
		SCHED1
		PERFHPR1
		PERFLPR1
		PERFWR1
		SCHED3
		SCHED4
		PCFGR_0
		PCFGW_0
		PCTRL_0
		PCFGQOS0_0
		PCFGQOS1_0
		PCFGWQOS0_0
		PCFGWQOS1_0
		PCFGR_1
		PCFGW_1
		PCTRL_1
		PCFGQOS0_1
		PCFGQOS1_1
		PCFGWQOS0_1
		PCFGWQOS1_1

phyc attributes:
----------------
- st,phy-basic	: basic entry values for the PHYINIT driver
	19 values are requested in this order
		UIB_DRAMTYPE
		UIB_DIMMTYPE
		UIB_LP4XMODE
		UIB_NUMDBYTE
		UIB_NUMACTIVEDBYTEDFI0
		UIB_NUMACTIVEDBYTEDFI1
		UIB_NUMANIB
		UIB_NUMRANK_DFI0
		UIB_NUMRANK_DFI1
		UIB_DRAMDATAWIDTH
		UIB_NUMPSTATES
		UIB_FREQUENCY_0
		UIB_PLLBYPASS_0
		UIB_DFIFREQRATIO_0
		UIB_DFI1EXISTS
		UIB_TRAIN2D
		UIB_HARDMACROVER
		UIB_READDBIENABLE_0
		UIB_DFIMODE

- st,phy-advanced: advanced entry values for the PHYINIT driver
	43 values are requested in this order
		UIA_LP4RXPREAMBLEMODE_0
		UIA_LP4POSTAMBLEEXT_0
		UIA_D4RXPREAMBLELENGTH_0
		UIA_D4TXPREAMBLELENGTH_0
		UIA_EXTCALRESVAL
		UIA_IS2TTIMING_0
		UIA_ODTIMPEDANCE_0
		UIA_TXIMPEDANCE_0
		UIA_ATXIMPEDANCE
		UIA_MEMALERTEN
		UIA_MEMALERTPUIMP
		UIA_MEMALERTVREFLEVEL
		UIA_MEMALERTSYNCBYPASS
		UIA_DISDYNADRTRI_0
		UIA_PHYMSTRTRAININTERVAL_0
		UIA_PHYMSTRMAXREQTOACK_0
		UIA_WDQSEXT
		UIA_CALINTERVAL
		UIA_CALONCE
		UIA_LP4RL_0
		UIA_LP4WL_0
		UIA_LP4WLS_0
		UIA_LP4DBIRD_0
		UIA_LP4DBIWR_0
		UIA_LP4NWR_0
		UIA_LP4LOWPOWERDRV
		UIA_DRAMBYTESWAP
		UIA_RXENBACKOFF
		UIA_TRAINSEQUENCECTRL
		UIA_SNPSUMCTLOPT
		UIA_SNPSUMCTLF0RC5X_0
		UIA_TXSLEWRISEDQ_0
		UIA_TXSLEWFALLDQ_0
		UIA_TXSLEWRISEAC
		UIA_TXSLEWFALLAC
		UIA_DISABLERETRAINING
		UIA_DISABLEPHYUPDATE
		UIA_ENABLEHIGHCLKSKEWFIX
		UIA_DISABLEUNUSEDADDRLNS
		UIA_PHYINITSEQUENCENUM
		UIA_ENABLEDFICSPOLARITYFIX
		UIA_PHYVREF
		UIA_SEQUENCECTRL_0

- st,phy-mr	: mode register entry values for the PHYINIT driver
	12 values are requested in this order
		UIM_MR0_0
		UIM_MR1_0
		UIM_MR2_0
		UIM_MR3_0
		UIM_MR4_0
		UIM_MR5_0
		UIM_MR6_0
		UIM_MR11_0
		UIM_MR12_0
		UIM_MR13_0
		UIM_MR14_0
		UIM_MR22_0

- st,phy-swizzle: swizzling entry values for the PHYINIT driver
	(i.e. signal / ball multiplexing)
	44 values are requested in this order
		UIS_SWIZZLE_0
		UIS_SWIZZLE_1
		UIS_SWIZZLE_2
		UIS_SWIZZLE_3
		UIS_SWIZZLE_4
		UIS_SWIZZLE_5
		UIS_SWIZZLE_6
		UIS_SWIZZLE_7
		UIS_SWIZZLE_8
		UIS_SWIZZLE_9
		UIS_SWIZZLE_10
		UIS_SWIZZLE_11
		UIS_SWIZZLE_12
		UIS_SWIZZLE_13
		UIS_SWIZZLE_14
		UIS_SWIZZLE_15
		UIS_SWIZZLE_16
		UIS_SWIZZLE_17
		UIS_SWIZZLE_18
		UIS_SWIZZLE_19
		UIS_SWIZZLE_20
		UIS_SWIZZLE_21
		UIS_SWIZZLE_22
		UIS_SWIZZLE_23
		UIS_SWIZZLE_24
		UIS_SWIZZLE_25
		UIS_SWIZZLE_26
		UIS_SWIZZLE_27
		UIS_SWIZZLE_28
		UIS_SWIZZLE_29
		UIS_SWIZZLE_30
		UIS_SWIZZLE_31
		UIS_SWIZZLE_32
		UIS_SWIZZLE_33
		UIS_SWIZZLE_34
		UIS_SWIZZLE_35
		UIS_SWIZZLE_36
		UIS_SWIZZLE_37
		UIS_SWIZZLE_38
		UIS_SWIZZLE_39
		UIS_SWIZZLE_40
		UIS_SWIZZLE_41
		UIS_SWIZZLE_42
		UIS_SWIZZLE_43

Example:

/ {
	soc@0 {
		ddr: ddr@48040000 {
			compatible = "st,stm32mp2-ddr";

			reg = <0x48040000 0x10000>,
			      <0x48c00000 0x400000>;

			st,mem-name = "DDR4 2x16Gbits 2x16bits 1200MHz";
			st,mem-speed = <1200000>;
			st,mem-size = <(0x100000000 >> 32) (0x100000000 & 0xFFFFFFFF)>;

			st,ctl-reg = <
				0x01040010
				0x00000030
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00130001
				0x00000002
				0x00210010
				0x00000000
				0x00000000
				0x00000000
				0x00001000
				0xC0020002
				0x00010002
				0x00000D00
				0x09400103
				0x00180000
				0x00100004
				0x00080460
				0x00000C0F
				0x00000000
				0x0000066F
				0x01000040
				0x2000493E
				0x00000000
				0x038F8209
				0x00080303
				0x07004111
				0x00000000
				0xC0300018
				0x005700B4
				0x80000000
				0x00000041
				0x00000F09
				0x00000000
				0x00000001
				0x80000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
			>;

			st,ctl-timing = <
				0x0092014A
				0x008C0000
				0x11152815
				0x0004051E
				0x0609060D
				0x0050400C
				0x0904050A
				0x06060403
				0x02020005
				0x00000202
				0x0606100B
				0x0002040A
				0x001C180A
				0x4408021C
				0x0C020010
				0x1C200004
				0x000000A0
				0x00000000
				0x06000618
				0x00000001
			>;

			st,ctl-map = <
				0x0000001F
				0x003F0909
				0x00000000
				0x00000000
				0x00001F1F
				0x070F0707
				0x07070707
				0x00000F07
				0x00003F08
				0x07070707
				0x07070707
				0x00000007
			>;

			st,ctl-perf = <
				0x80001B0C
				0x00000000
				0x04000200
				0x08000020
				0x08000400
				0x00704100
				0x00004100
				0x00000000
				0x0021000C
				0x01000080
				0x01100C07
				0x04000200
				0x00704100
				0x00004100
				0x00000000
				0x00100007
				0x01000080
				0x01100C07
				0x04000200
			>;

			st,phy-basic = <
				0x00000000
				0x00000004
				0x00000000
				0x00000004
				0x00000004
				0x00000000
				0x00000008
				0x00000001
				0x00000001
				0x00000010
				0x00000001
				0x000004B0
				0x00000000
				0x00000001
				0x00000001
				0x00000000
				0x00000003
				0x00000000
				0x00000000
			>;

			st,phy-advanced = <
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000035
				0x00000028
				0x00000028
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000001
				0x00000000
				0x00000000
				0x00000000
				0x00000009
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x0000000F
				0x0000000F
				0x0000000F
				0x0000000F
				0x00000001
				0x00000000
				0x00000000
				0x00000001
				0x00000000
				0x00000000
				0x0000005E
				0x0000031F
			>;

			st,phy-mr = <
				0x00000940
				0x00000103
				0x00000018
				0x00000000
				0x00000008
				0x00000460
				0x00000C0F
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
			>;

			st,phy-swizzle = <
				0x0000000C
				0x00000005
				0x00000013
				0x0000001A
				0x00000009
				0x00000003
				0x00000001
				0x00000019
				0x00000007
				0x00000004
				0x0000000A
				0x0000000D
				0x00000014
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000006
				0x0000000B
				0x00000000
				0x00000000
				0x00000000
				0x00000008
				0x00000002
				0x00000018
				0x1A13050C
				0x19010309
				0x0D0A0407
				0x00000014
				0x000B0600
				0x02080000
				0x00000018
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
				0x00000000
			>;

			status = "okay";
		};
	};
};
