{"last_id": 10, "items": [{"id": 2, "title": "LLVM+RAG for 编译器敏捷开发", "description": "系统性收集整理编译器官方issue、pr、api来证明加快编译器开发。\n最终形成vscode插件和数据库开源检索网站\n![image.png](https://i.ibb.co/fmqcG6C/30a7b803-9d03-417a-a1f4-09fd787b5d9b.png)\n\n\n\n", "priority": 5, "feasibility_proved": true, "estimated_minutes": 172800, "created_at": "2025-09-08T06:04:50.621316+00:00", "updated_at": "2025-09-09T13:04:53.685665+00:00", "planned_conferences": ["ICSE", "FSE", "ASE", "OOPSLA"]}, {"id": 3, "title": "智能指令调度器", "description": "", "priority": 3, "feasibility_proved": true, "estimated_minutes": 259200, "planned_conferences": ["ASPLOS", "PLDI"], "created_at": "2025-09-08T06:50:43.370290+00:00", "updated_at": "2025-09-08T06:51:31.268671+00:00"}, {"id": 4, "title": "Module级别形式化验证", "description": "", "priority": 2, "feasibility_proved": false, "estimated_minutes": 129600, "planned_conferences": [], "created_at": "2025-09-08T07:03:10.535679+00:00", "updated_at": "2025-09-08T07:03:10.535679+00:00"}, {"id": 6, "title": "内存访问行为预测用于预取调度优化", "description": "", "priority": 1, "feasibility_proved": false, "estimated_minutes": 129600, "planned_conferences": [], "created_at": "2025-09-10T02:45:51.244463+00:00", "updated_at": "2025-09-10T02:45:51.244463+00:00"}, {"id": 7, "title": "不同输入情况下的程序性能估计", "description": "", "priority": 2, "feasibility_proved": false, "estimated_minutes": 60, "planned_conferences": [], "created_at": "2025-09-10T02:47:32.899661+00:00", "updated_at": "2025-09-10T02:47:32.899661+00:00"}, {"id": 8, "title": "二进制到IR？建模语义，继续编译？", "description": "", "priority": 2, "feasibility_proved": false, "estimated_minutes": 60, "planned_conferences": [], "created_at": "2025-09-10T03:01:06.954007+00:00", "updated_at": "2025-09-10T03:01:06.954007+00:00"}, {"id": 9, "title": "优化CompilerDream: 他只在CodeSize建模IR体积预测!", "description": "融合Revealing Herustics Paper? IR的性能建模还有非常多的影响因素！\nCodeSize完全是在打擦边球，毫无价值！\n目的是要构建编译器的另一个元宇宙\nCompiler Holodeck: Hardware-Conditioned World Models for Real Performance\nPlan in the model, verify on silicon.\n\nPerfTwin: A Digital Twin of the Compiler for End-to-End Speed Optimization\nUncertainty-aware planning with minimal real runs.\n\nDreaming in Latency: Uncertainty-Calibrated World Models for Pass Scheduling\n\nMetacompiler: Multi-Objective Compiler World Models Beyond Code Size\n\n编译器数字孪生：把硅片装进世界模型\n硬件条件化与不确定性感知的端到端性能优化\n\nHolodeck 编译：在虚拟编译器里规划真实速度\n世界模型+最少真机验证的多目标优化\n\nPerfDream：让性能在模型里成真\n校准不确定性的编译世界模型与一试即中的序列生成\n\n速度的另一半：把性能带进编译器的元宇宙\n从代码体积到时延/能耗的联合建模\n\nMetaCompiler：面向硬件的性能世界模型\n在模型里搜索，在硅上验证\n\n模拟即真实：跨硬件的编译性能世界\n数字孪生驱动的自适应 pass 排序\n\nSimulated Silicon: Generalizing Compiler Optimization Across Hardware\n\nFrom Bytes to Time: Building a Performance-Faithful Compiler World\n\n", "priority": 3, "feasibility_proved": false, "estimated_minutes": 216000, "planned_conferences": [], "created_at": "2025-09-10T06:46:43.611991+00:00", "updated_at": "2025-09-10T06:55:31.193444+00:00"}, {"id": 10, "title": "RILM: a Multi-Level Intermediate Reprensentation for Binary Lifting", "description": "和MLIR正好相反，看看多层提升可不可行", "priority": 2, "feasibility_proved": false, "estimated_minutes": 302400, "planned_conferences": [], "created_at": "2025-09-10T11:00:44.807675+00:00", "updated_at": "2025-09-10T11:00:44.807675+00:00"}]}