{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698878563392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698878563392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 18:42:43 2023 " "Processing started: Wed Nov 01 18:42:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698878563392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698878563392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator2 -c calculator2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator2 -c calculator2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698878563392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698878563838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698878563838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab5/src/calculator2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator2-beh " "Found design unit 1: calculator2-beh" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570167 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator2 " "Found entity 1: calculator2" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698878570167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab5/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab5/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570170 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698878570170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab5/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab5/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/seven_seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570174 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/seven_seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698878570174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab5/src/synchronizer_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab5/src/synchronizer_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_8bit-beh " "Found design unit 1: synchronizer_8bit-beh" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/synchronizer_8bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570178 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_8bit " "Found entity 1: synchronizer_8bit" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/synchronizer_8bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698878570178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mas1850/hdl/hdl/lab5/src/double_dabble/src/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mas1850/hdl/hdl/lab5/src/double_dabble/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-beh " "Found design unit 1: double_dabble-beh" {  } { { "../../src/double_dabble/src/double_dabble.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/double_dabble/src/double_dabble.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570182 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/double_dabble/src/double_dabble.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/double_dabble/src/double_dabble.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698878570182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698878570182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator2 " "Elaborating entity \"calculator2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698878570208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pres_state calculator2.vhd(171) " "VHDL Process Statement warning at calculator2.vhd(171): signal \"pres_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698878570210 "|calculator2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pres_state calculator2.vhd(173) " "VHDL Process Statement warning at calculator2.vhd(173): signal \"pres_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/calculator2.vhd" "" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698878570210 "|calculator2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_8bit synchronizer_8bit:sync_input " "Elaborating entity \"synchronizer_8bit\" for hierarchy \"synchronizer_8bit:sync_input\"" {  } { { "../../src/calculator2.vhd" "sync_input" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698878570221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:sync_button " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:sync_button\"" {  } { { "../../src/calculator2.vhd" "sync_button" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698878570228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble double_dabble:dd " "Elaborating entity \"double_dabble\" for hierarchy \"double_dabble:dd\"" {  } { { "../../src/calculator2.vhd" "dd" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698878570235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:display_hundreds " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:display_hundreds\"" {  } { { "../../src/calculator2.vhd" "display_hundreds" { Text "C:/Users/mas1850/hdl/hdl/lab5/src/calculator2.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698878570246 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698878571463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698878571874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698878571874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698878571906 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698878571906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698878571906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698878571906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698878571916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 18:42:51 2023 " "Processing ended: Wed Nov 01 18:42:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698878571916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698878571916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698878571916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698878571916 ""}
