// Seed: 175626570
module module_0 (
    input wire id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input wor id_12,
    input wand id_13,
    output tri0 id_14,
    output wire id_15,
    output wor id_16,
    input wand id_17
);
  assign id_3 = -1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wor   id_1,
    output logic id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri   id_5,
    output wor   id_6
);
  final $clog2(40);
  ;
  logic id_8, id_9;
  assign id_9 = id_8;
  always @(*) begin : LABEL_0
    $clog2(69);
    ;
    id_2 <= id_9;
    @(posedge -1) SystemTFIdentifier(1, id_0);
    id_2 <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_1,
      id_5,
      id_3,
      id_5,
      id_0,
      id_6,
      id_0,
      id_4,
      id_1,
      id_5,
      id_4,
      id_1,
      id_1,
      id_6,
      id_4
  );
endmodule
