# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=riscv32 -mattr=+v -run-pass=instruction-select -simplify-mir -verify-machineinstrs %s -o - | FileCheck -check-prefix=RV32I %s
# RUN: llc -mtriple=riscv64 -mattr=+v -run-pass=instruction-select -simplify-mir -verify-machineinstrs %s -o - | FileCheck -check-prefix=RV64I %s

---
name:            sext_nxv1i16_nxv1i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 1 x s16>) = G_SEXT %0(<vscale x 1 x s8>)
    $v8 = COPY %1(<vscale x 1 x s16>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv1i32_nxv1i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 1 x s32>) = G_SEXT %0(<vscale x 1 x s8>)
    $v8 = COPY %1(<vscale x 1 x s32>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv1i64_nxv1i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 1 x s64>) = G_SEXT %0(<vscale x 1 x s8>)
    $v8 = COPY %1(<vscale x 1 x s64>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv2i16_nxv2i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 2 x s16>) = G_SEXT %0(<vscale x 2 x s8>)
    $v8 = COPY %1(<vscale x 2 x s16>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv2i32_nxv2i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 2 x s32>) = G_SEXT %0(<vscale x 2 x s8>)
    $v8 = COPY %1(<vscale x 2 x s32>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv2i64_nxv2i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 2 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 2 x s64>) = G_SEXT %0(<vscale x 2 x s8>)
    $v8m2 = COPY %1(<vscale x 2 x s64>)
    PseudoRET implicit $v8m2

...
---
name:            sext_nxv4i16_nxv4i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 4 x s16>) = G_SEXT %0(<vscale x 4 x s8>)
    $v8 = COPY %1(<vscale x 4 x s16>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv4i32_nxv4i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 4 x s32>) = G_SEXT %0(<vscale x 4 x s8>)
    $v8m2 = COPY %1(<vscale x 4 x s32>)
    PseudoRET implicit $v8m2

...
---
name:            sext_nxv4i64_nxv4i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 4 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 4 x s64>) = G_SEXT %0(<vscale x 4 x s8>)
    $v8m4 = COPY %1(<vscale x 4 x s64>)
    PseudoRET implicit $v8m4

...
---
name:            sext_nxv8i16_nxv8i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 8 x s16>) = G_SEXT %0(<vscale x 8 x s8>)
    $v8m2 = COPY %1(<vscale x 8 x s16>)
    PseudoRET implicit $v8m2

...
---
name:            sext_nxv8i32_nxv8i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 8 x s32>) = G_SEXT %0(<vscale x 8 x s8>)
    $v8m4 = COPY %1(<vscale x 8 x s32>)
    PseudoRET implicit $v8m4

...
---
name:            sext_nxv8i64_nxv8i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 8 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 8 x s64>) = G_SEXT %0(<vscale x 8 x s8>)
    $v8m8 = COPY %1(<vscale x 8 x s64>)
    PseudoRET implicit $v8m8

...
---
name:            sext_nxv16i16_nxv16i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 16 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 16 x s16>) = G_SEXT %0(<vscale x 16 x s8>)
    $v8m4 = COPY %1(<vscale x 16 x s16>)
    PseudoRET implicit $v8m4

...
---
name:            sext_nxv16i32_nxv16i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 16 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 16 x s32>) = G_SEXT %0(<vscale x 16 x s8>)
    $v8m8 = COPY %1(<vscale x 16 x s32>)
    PseudoRET implicit $v8m8

...
---
name:            sext_nxv32i16_nxv32i8
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 32 x s8>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 32 x s16>) = G_SEXT %0(<vscale x 32 x s8>)
    $v8m8 = COPY %1(<vscale x 32 x s16>)
    PseudoRET implicit $v8m8

...
---
name:            sext_nxv1i32_nxv1i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 1 x s32>) = G_SEXT %0(<vscale x 1 x s16>)
    $v8 = COPY %1(<vscale x 1 x s32>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv1i64_nxv1i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 1 x s64>) = G_SEXT %0(<vscale x 1 x s16>)
    $v8 = COPY %1(<vscale x 1 x s64>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv2i32_nxv2i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 2 x s32>) = G_SEXT %0(<vscale x 2 x s16>)
    $v8 = COPY %1(<vscale x 2 x s32>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv2i64_nxv2i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 2 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 2 x s64>) = G_SEXT %0(<vscale x 2 x s16>)
    $v8m2 = COPY %1(<vscale x 2 x s64>)
    PseudoRET implicit $v8m2

...
---
name:            sext_nxv4i32_nxv4i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 4 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 4 x s32>) = G_SEXT %0(<vscale x 4 x s16>)
    $v8m2 = COPY %1(<vscale x 4 x s32>)
    PseudoRET implicit $v8m2

...
---
name:            sext_nxv4i64_nxv4i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 4 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 4 x s64>) = G_SEXT %0(<vscale x 4 x s16>)
    $v8m4 = COPY %1(<vscale x 4 x s64>)
    PseudoRET implicit $v8m4

...
---
name:            sext_nxv8i32_nxv8i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 8 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 8 x s32>) = G_SEXT %0(<vscale x 8 x s16>)
    $v8m4 = COPY %1(<vscale x 8 x s32>)
    PseudoRET implicit $v8m4

...
---
name:            sext_nxv8i64_nxv8i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 8 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 8 x s64>) = G_SEXT %0(<vscale x 8 x s16>)
    $v8m8 = COPY %1(<vscale x 8 x s64>)
    PseudoRET implicit $v8m8

...
---
name:            sext_nxv16i32_nxv16i16
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 16 x s16>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 16 x s32>) = G_SEXT %0(<vscale x 16 x s16>)
    $v8m8 = COPY %1(<vscale x 16 x s32>)
    PseudoRET implicit $v8m8

...
---
name:            sext_nxv1i64_nxv1i32
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 1 x s32>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 1 x s64>) = G_SEXT %0(<vscale x 1 x s32>)
    $v8 = COPY %1(<vscale x 1 x s64>)
    PseudoRET implicit $v8

...
---
name:            sext_nxv2i64_nxv2i32
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 2 x s32>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 2 x s64>) = G_SEXT %0(<vscale x 2 x s32>)
    $v8m2 = COPY %1(<vscale x 2 x s64>)
    PseudoRET implicit $v8m2

...
---
name:            sext_nxv4i64_nxv4i32
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 4 x s32>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 4 x s64>) = G_SEXT %0(<vscale x 4 x s32>)
    $v8m4 = COPY %1(<vscale x 4 x s64>)
    PseudoRET implicit $v8m4

...
---
name:            sext_nxv8i64_nxv8i32
legalized:       true
regBankSelected: true
body:             |
  bb.0.entry:
    %0:vrb(<vscale x 8 x s32>) = G_IMPLICIT_DEF
    %1:vrb(<vscale x 8 x s64>) = G_SEXT %0(<vscale x 8 x s32>)
    $v8m8 = COPY %1(<vscale x 8 x s64>)
    PseudoRET implicit $v8m8

...
