module \$paramod\nv_ram_rwsthp_80x72_logic\FORCE_CONTENTION_ASSERTION_RESET_ACTIVE=1'1 (SI, SO_int_net, ary_atpg_ctl, ary_read_inh, byp_sel, clk, dbyp, debug_mode, di, dout, iddq_mode, jtag_readonly_mode, mbist_Di_w0, mbist_Do_r0_int_net, mbist_Ra_r0, mbist_Wa_w0, mbist_ce_r0, mbist_en_sync, mbist_ramaccess_rst_, mbist_we_w0, ore, pwrbus_ram_pd, ra, re, scan_en, scan_ramtms, shiftDR, svop, test_mode, updateDR, wa, we, write_inh);
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:173" *)
  wire [71:0] _00_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:168" *)
  wire _01_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *)
  wire _02_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *)
  wire _03_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *)
  wire _04_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *)
  wire _05_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *)
  wire _06_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:249" *)
  wire _07_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:250" *)
  wire _08_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:313" *)
  wire _09_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:365" *)
  wire _10_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:452" *)
  wire _11_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:569" *)
  wire _12_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:569" *)
  wire _13_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:571" *)
  wire _14_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:571" *)
  wire _15_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *)
  wire _16_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *)
  wire _17_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *)
  wire _18_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:626" *)
  wire _19_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *)
  wire _20_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *)
  wire _21_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *)
  wire _22_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:210" *)
  wire _23_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:361" *)
  wire _24_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:451" *)
  wire _25_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:452" *)
  wire _26_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *)
  wire _27_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *)
  wire _28_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:185" *)
  wire _29_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:571" *)
  wire _30_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:604" *)
  wire _31_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:626" *)
  wire _32_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *)
  wire _33_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:604" *)
  wire _34_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:281" *)
  wire [6:0] D_Ra_reg_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:576" *)
  wire Data_reg_SO_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:162" *)
  wire [71:0] Data_reg_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:299" *)
  wire Ra_reg_SO_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:269" *)
  wire [6:0] Ra_reg_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:270" *)
  wire [6:0] Ra_reg_r0_A;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:270" *)
  wire [6:0] Ra_reg_r0_B;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:271" *)
  wire Ra_reg_r0_S;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:79" *)
  input SI;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:80" *)
  output SO_int_net;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:241" *)
  wire Wa_reg_SO_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:215" *)
  wire [6:0] Wa_reg_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:216" *)
  wire [6:0] Wa_reg_w0_A;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:216" *)
  wire [6:0] Wa_reg_w0_B;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:217" *)
  wire Wa_reg_w0_S;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:337" *)
  wire [71:0] Wdata;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:303" *)
  wire access_en_r;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:304" *)
  reg access_en_r_1p;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:211" *)
  wire access_en_w;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:81" *)
  input ary_atpg_ctl;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:82" *)
  input ary_read_inh;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:83" *)
  input byp_sel;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *)
  wire captureDR_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:84" *)
  input clk;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:183" *)
  wire clk_en_core;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:581" *)
  wire [71:0] data_regq;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:85" *)
  input [71:0] dbyp;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:86" *)
  input debug_mode;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:153" *)
  wire debug_mode_sync;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:266" *)
  wire dft_capdr_r;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:213" *)
  wire dft_capdr_w;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:154" *)
  wire dft_rst_gated_clk;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:87" *)
  input [71:0] di;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:88" *)
  output [71:0] dout;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:344" *)
  wire [71:0] dout_0_0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:569" *)
  wire [71:0] functional_byp_muxed_r0_OutputMuxDataOut;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:184" *)
  wire gated_clk_core;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:625" *)
  wire gated_clk_jtag_Data_reg_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:603" *)
  wire gated_clk_jtag_Wa_reg_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:89" *)
  input iddq_mode;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:90" *)
  input jtag_readonly_mode;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:142" *)
  wire la_bist_clkr0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:141" *)
  wire la_bist_clkw0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:91" *)
  input [1:0] mbist_Di_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:92" *)
  output [71:0] mbist_Do_r0_int_net;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:93" *)
  input [6:0] mbist_Ra_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:94" *)
  input [6:0] mbist_Wa_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:95" *)
  input mbist_ce_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:572" *)
  reg mbist_ce_r0_1p;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:158" *)
  wire mbist_en_r;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:96" *)
  input mbist_en_sync;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:97" *)
  input mbist_ramaccess_rst_;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:98" *)
  input mbist_we_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:199" *)
  wire [71:0] muxed_Di_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:200" *)
  wire [71:0] muxed_Di_w0_A;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:200" *)
  wire [71:0] muxed_Di_w0_B;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:203" *)
  wire muxed_Di_w0_S;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:282" *)
  wire [6:0] muxed_Ra_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:283" *)
  wire [6:0] muxed_Ra_r0_A;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:283" *)
  wire [6:0] muxed_Ra_r0_B;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:284" *)
  wire muxed_Ra_r0_S;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:227" *)
  wire [6:0] muxed_Wa_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:228" *)
  wire [6:0] muxed_Wa_w0_A;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:228" *)
  wire [6:0] muxed_Wa_w0_B;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:229" *)
  wire muxed_Wa_w0_S;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:570" *)
  wire [71:0] muxed_r0_OutputMuxDataOut;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:314" *)
  wire muxed_re_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:315" *)
  wire muxed_re_r0_A;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:315" *)
  wire muxed_re_r0_B;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:316" *)
  wire muxed_re_r0_S;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:251" *)
  wire muxed_we_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:252" *)
  wire muxed_we_w0_A;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:252" *)
  wire muxed_we_w0_B;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:253" *)
  wire muxed_we_w0_S;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:99" *)
  input ore;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:365" *)
  wire piece_re;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:210" *)
  wire posedge_updateDR_sync;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:268" *)
  wire [6:0] pre_Ra_reg_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:214" *)
  wire [6:0] pre_Wa_reg_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:187" *)
  wire [71:0] pre_muxed_Di_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:188" *)
  wire [71:0] pre_muxed_Di_w0_A;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:188" *)
  wire [71:0] pre_muxed_Di_w0_B;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:189" *)
  wire pre_muxed_Di_w0_S;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:310" *)
  wire pre_re_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:247" *)
  wire pre_we_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:100" *)
  input [31:0] pwrbus_ram_pd;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:164" *)
  wire [71:0] r0_OutputMuxDataOut;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:101" *)
  input [6:0] ra;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:341" *)
  wire [6:0] ra_0_0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:300" *)
  wire [6:0] radr_q;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:368" *)
  wire [71:0] ramDataOut;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:140" *)
  wire ram_bypass;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:559" *)
  wire [71:0] ram_r0_OutputMuxDataOut;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:102" *)
  input re;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:180" *)
  wire re_0_0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:326" *)
  wire re_q;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:245" *)
  wire re_reg_SO_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:302" *)
  wire re_reg_r0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:113" *)
  wire ret_en;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:103" *)
  input scan_en;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:104" *)
  input scan_ramtms;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:105" *)
  input shiftDR;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:112" *)
  wire [7:0] sleep_en;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:106" *)
  input [7:0] svop;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:107" *)
  input test_mode;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:108" *)
  input updateDR;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:144" *)
  wire updateDR_sync;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:146" *)
  reg updateDR_sync_1p;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:109" *)
  input [6:0] wa;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:334" *)
  wire [6:0] wa_0_0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:242" *)
  wire [6:0] wadr_q;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:110" *)
  input we;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:178" *)
  wire we_0_0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:263" *)
  wire we_q;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:244" *)
  wire we_reg_SO_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:246" *)
  wire we_reg_w0;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:361" *)
  wire web;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:111" *)
  input write_inh;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:137" *)
  wire wthru;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:172" *)
  reg [71:0] wthru_di;
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:138" *)
  reg wthru_en;
  assign _02_ = _20_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *) re;
  assign _03_ = _02_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *) we;
  assign _04_ = _03_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *) Ra_reg_r0_S;
  assign wthru = _04_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *) _21_;
  assign _05_ = wthru_en & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *) _22_;
  assign _06_ = _28_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *) Ra_reg_r0_S;
  assign _01_ = _06_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *) _21_;
  assign posedge_updateDR_sync = updateDR_sync & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:210" *) _23_;
  assign _07_ = posedge_updateDR_sync & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:249" *) we_q;
  assign _08_ = mbist_en_r & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:250" *) mbist_we_w0;
  assign access_en_r = posedge_updateDR_sync & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:303" *) re_q;
  assign _09_ = mbist_en_r & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:313" *) mbist_ce_r0;
  assign _10_ = scan_en & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:365" *) jtag_readonly_mode;
  assign _11_ = muxed_Ra_r0[6] & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:452" *) _26_;
  assign _12_ = byp_sel & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:569" *) Ra_reg_r0_S;
  assign _13_ = _12_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:569" *) _21_;
  assign _14_ = _21_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:571" *) Ra_reg_r0_S;
  assign _15_ = _14_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:571" *) wthru_en;
  assign _16_ = ore & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *) _21_;
  assign _17_ = _16_ & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *) Ra_reg_r0_S;
  assign _18_ = mbist_en_r & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *) mbist_ce_r0_1p;
  assign _19_ = debug_mode_sync & (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:626" *) shiftDR;
  assign _20_ = ra == (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *) wa;
  assign Ra_reg_r0_S = ! (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *) debug_mode_sync;
  assign _21_ = ! (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:166" *) mbist_en_r;
  assign _22_ = ! (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *) re;
  assign _23_ = ! (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:210" *) updateDR_sync_1p;
  assign _24_ = ! (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:361" *) muxed_we_w0;
  assign _25_ = ! (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:451" *) web;
  assign _26_ = ! (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:452" *) test_mode;
  assign _27_ = _17_ || (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *) _33_;
  assign ram_bypass = scan_ramtms | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:140" *) ary_read_inh;
  assign muxed_re_r0_S = mbist_en_r | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:165" *) debug_mode_sync;
  assign _28_ = wthru | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:169" *) _05_;
  assign clk_en_core = re | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:183" *) we;
  assign _29_ = muxed_re_r0_S | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:185" *) scan_en;
  assign web = _24_ | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:361" *) write_inh;
  assign piece_re = muxed_re_r0 | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:365" *) _10_;
  assign _30_ = _15_ | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:571" *) _13_;
  assign captureDR_r0 = ary_atpg_ctl | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *) _27_;
  assign _31_ = mbist_en_r | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:604" *) ary_atpg_ctl;
  assign _32_ = captureDR_r0 | (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:626" *) _19_;
  always @(posedge la_bist_clkr0)
      mbist_ce_r0_1p <= mbist_ce_r0;
  always @(posedge la_bist_clkr0 or negedge mbist_ramaccess_rst_)
    if (!mbist_ramaccess_rst_)
      access_en_r_1p <= 1'b0;
    else
      access_en_r_1p <= access_en_r;
  always @(posedge clk)
      wthru_di <= _00_;
  always @(posedge clk)
      wthru_en <= _01_;
  always @(posedge la_bist_clkr0 or negedge mbist_ramaccess_rst_)
    if (!mbist_ramaccess_rst_)
      updateDR_sync_1p <= 1'b0;
    else
      updateDR_sync_1p <= updateDR_sync;
  assign muxed_re_r0 = muxed_re_r0_S ? (* full_case = 32'd1 *) (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:323|./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:321" *) muxed_re_r0_B : re;
  assign muxed_Ra_r0 = muxed_re_r0_S ? (* full_case = 32'd1 *) (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:291|./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:289" *) muxed_Ra_r0_B : ra;
  assign muxed_Ra_r0_B = debug_mode_sync ? (* full_case = 32'd1 *) (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:278|./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:276" *) Ra_reg_r0_A : mbist_Ra_r0;
  assign muxed_we_w0 = muxed_re_r0_S ? (* full_case = 32'd1 *) (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:260|./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:258" *) muxed_we_w0_B : we;
  assign muxed_Wa_w0 = muxed_re_r0_S ? (* full_case = 32'd1 *) (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:236|./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:234" *) muxed_Wa_w0_B : wa;
  assign muxed_Wa_w0_B = debug_mode_sync ? (* full_case = 32'd1 *) (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:224|./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:222" *) Wa_reg_w0_A : mbist_Wa_w0;
  assign Wdata = muxed_re_r0_S ? (* full_case = 32'd1 *) (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:207|./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:205" *) muxed_Di_w0_B : di;
  assign muxed_Di_w0_B = debug_mode_sync ? (* full_case = 32'd1 *) (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:196|./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:194" *) data_regq : { mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0 };
  assign _00_ = wthru ? (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:174" *) di : wthru_di;
  assign muxed_we_w0_B = debug_mode_sync ? (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:250" *) _07_ : _08_;
  assign muxed_re_r0_B = debug_mode_sync ? (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:313" *) access_en_r : _09_;
  assign r0_OutputMuxDataOut = ram_bypass ? (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:564" *) Wdata : dout_0_0;
  assign functional_byp_muxed_r0_OutputMuxDataOut = _13_ ? (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:569" *) dbyp : wthru_di;
  assign muxed_r0_OutputMuxDataOut = _30_ ? (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:571" *) functional_byp_muxed_r0_OutputMuxDataOut : r0_OutputMuxDataOut;
  assign _33_ = debug_mode_sync ? (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:574" *) access_en_r_1p : _18_;
  assign _34_ = debug_mode_sync ? (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:604" *) shiftDR : _31_;
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:155" *)
  CKLNQD12PO4 CLK_GATE_clk (
    .CP(clk),
    .E(mbist_ramaccess_rst_),
    .Q(dft_rst_gated_clk),
    .TE(scan_en)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:185" *)
  CKLNQD12PO4 UJ_clk_gate_core (
    .CP(clk),
    .E(clk_en_core),
    .Q(gated_clk_core),
    .TE(_29_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:626" *)
  CKLNQD12PO4 UJ_clk_jtag_Data_reg_r0 (
    .CP(clk),
    .E(_32_),
    .Q(gated_clk_jtag_Data_reg_r0),
    .TE(scan_en)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:604" *)
  CKLNQD12PO4 UJ_clk_jtag_Wa_reg_w0 (
    .CP(clk),
    .E(_34_),
    .Q(gated_clk_jtag_Wa_reg_w0),
    .TE(scan_en)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:165" *)
  CKLNQD12PO4 UJ_la_bist_clkw0_gate (
    .CP(clk),
    .E(muxed_re_r0_S),
    .Q(la_bist_clkr0),
    .TE(scan_en)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:156" *)
  sync2d_c_pp debug_mode_synchronizer (
    .clk(dft_rst_gated_clk),
    .clr_(mbist_ramaccess_rst_),
    .d(debug_mode),
    .q(debug_mode_sync)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:160" *)
  p_SDFCNQD1PO4 mbist_en_flop (
    .CDN(mbist_ramaccess_rst_),
    .CP(dft_rst_gated_clk),
    .D(mbist_en_sync),
    .Q(mbist_en_r)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:370" *)
  RAMPDP_80X72_GL_M1_D2 ram_Inst_80X72 (
    .CLK(gated_clk_core),
    .IDDQ(iddq_mode),
    .RADR_0(muxed_Ra_r0[0]),
    .RADR_1(muxed_Ra_r0[1]),
    .RADR_2(muxed_Ra_r0[2]),
    .RADR_3(muxed_Ra_r0[3]),
    .RADR_4(muxed_Ra_r0[4]),
    .RADR_5(muxed_Ra_r0[5]),
    .RADR_6(_11_),
    .RD_0(dout_0_0[0]),
    .RD_1(dout_0_0[1]),
    .RD_10(dout_0_0[10]),
    .RD_11(dout_0_0[11]),
    .RD_12(dout_0_0[12]),
    .RD_13(dout_0_0[13]),
    .RD_14(dout_0_0[14]),
    .RD_15(dout_0_0[15]),
    .RD_16(dout_0_0[16]),
    .RD_17(dout_0_0[17]),
    .RD_18(dout_0_0[18]),
    .RD_19(dout_0_0[19]),
    .RD_2(dout_0_0[2]),
    .RD_20(dout_0_0[20]),
    .RD_21(dout_0_0[21]),
    .RD_22(dout_0_0[22]),
    .RD_23(dout_0_0[23]),
    .RD_24(dout_0_0[24]),
    .RD_25(dout_0_0[25]),
    .RD_26(dout_0_0[26]),
    .RD_27(dout_0_0[27]),
    .RD_28(dout_0_0[28]),
    .RD_29(dout_0_0[29]),
    .RD_3(dout_0_0[3]),
    .RD_30(dout_0_0[30]),
    .RD_31(dout_0_0[31]),
    .RD_32(dout_0_0[32]),
    .RD_33(dout_0_0[33]),
    .RD_34(dout_0_0[34]),
    .RD_35(dout_0_0[35]),
    .RD_36(dout_0_0[36]),
    .RD_37(dout_0_0[37]),
    .RD_38(dout_0_0[38]),
    .RD_39(dout_0_0[39]),
    .RD_4(dout_0_0[4]),
    .RD_40(dout_0_0[40]),
    .RD_41(dout_0_0[41]),
    .RD_42(dout_0_0[42]),
    .RD_43(dout_0_0[43]),
    .RD_44(dout_0_0[44]),
    .RD_45(dout_0_0[45]),
    .RD_46(dout_0_0[46]),
    .RD_47(dout_0_0[47]),
    .RD_48(dout_0_0[48]),
    .RD_49(dout_0_0[49]),
    .RD_5(dout_0_0[5]),
    .RD_50(dout_0_0[50]),
    .RD_51(dout_0_0[51]),
    .RD_52(dout_0_0[52]),
    .RD_53(dout_0_0[53]),
    .RD_54(dout_0_0[54]),
    .RD_55(dout_0_0[55]),
    .RD_56(dout_0_0[56]),
    .RD_57(dout_0_0[57]),
    .RD_58(dout_0_0[58]),
    .RD_59(dout_0_0[59]),
    .RD_6(dout_0_0[6]),
    .RD_60(dout_0_0[60]),
    .RD_61(dout_0_0[61]),
    .RD_62(dout_0_0[62]),
    .RD_63(dout_0_0[63]),
    .RD_64(dout_0_0[64]),
    .RD_65(dout_0_0[65]),
    .RD_66(dout_0_0[66]),
    .RD_67(dout_0_0[67]),
    .RD_68(dout_0_0[68]),
    .RD_69(dout_0_0[69]),
    .RD_7(dout_0_0[7]),
    .RD_70(dout_0_0[70]),
    .RD_71(dout_0_0[71]),
    .RD_8(dout_0_0[8]),
    .RD_9(dout_0_0[9]),
    .RE(piece_re),
    .RET_EN(pwrbus_ram_pd[8]),
    .SLEEP_EN_0(pwrbus_ram_pd[0]),
    .SLEEP_EN_1(pwrbus_ram_pd[1]),
    .SLEEP_EN_2(pwrbus_ram_pd[2]),
    .SLEEP_EN_3(pwrbus_ram_pd[3]),
    .SLEEP_EN_4(pwrbus_ram_pd[4]),
    .SLEEP_EN_5(pwrbus_ram_pd[5]),
    .SLEEP_EN_6(pwrbus_ram_pd[6]),
    .SLEEP_EN_7(pwrbus_ram_pd[7]),
    .SVOP_0(svop[0]),
    .SVOP_1(svop[1]),
    .SVOP_2(svop[2]),
    .SVOP_3(svop[3]),
    .SVOP_4(svop[4]),
    .SVOP_5(svop[5]),
    .SVOP_6(svop[6]),
    .SVOP_7(svop[7]),
    .WADR_0(muxed_Wa_w0[0]),
    .WADR_1(muxed_Wa_w0[1]),
    .WADR_2(muxed_Wa_w0[2]),
    .WADR_3(muxed_Wa_w0[3]),
    .WADR_4(muxed_Wa_w0[4]),
    .WADR_5(muxed_Wa_w0[5]),
    .WADR_6(muxed_Wa_w0[6]),
    .WD_0(Wdata[0]),
    .WD_1(Wdata[1]),
    .WD_10(Wdata[10]),
    .WD_11(Wdata[11]),
    .WD_12(Wdata[12]),
    .WD_13(Wdata[13]),
    .WD_14(Wdata[14]),
    .WD_15(Wdata[15]),
    .WD_16(Wdata[16]),
    .WD_17(Wdata[17]),
    .WD_18(Wdata[18]),
    .WD_19(Wdata[19]),
    .WD_2(Wdata[2]),
    .WD_20(Wdata[20]),
    .WD_21(Wdata[21]),
    .WD_22(Wdata[22]),
    .WD_23(Wdata[23]),
    .WD_24(Wdata[24]),
    .WD_25(Wdata[25]),
    .WD_26(Wdata[26]),
    .WD_27(Wdata[27]),
    .WD_28(Wdata[28]),
    .WD_29(Wdata[29]),
    .WD_3(Wdata[3]),
    .WD_30(Wdata[30]),
    .WD_31(Wdata[31]),
    .WD_32(Wdata[32]),
    .WD_33(Wdata[33]),
    .WD_34(Wdata[34]),
    .WD_35(Wdata[35]),
    .WD_36(Wdata[36]),
    .WD_37(Wdata[37]),
    .WD_38(Wdata[38]),
    .WD_39(Wdata[39]),
    .WD_4(Wdata[4]),
    .WD_40(Wdata[40]),
    .WD_41(Wdata[41]),
    .WD_42(Wdata[42]),
    .WD_43(Wdata[43]),
    .WD_44(Wdata[44]),
    .WD_45(Wdata[45]),
    .WD_46(Wdata[46]),
    .WD_47(Wdata[47]),
    .WD_48(Wdata[48]),
    .WD_49(Wdata[49]),
    .WD_5(Wdata[5]),
    .WD_50(Wdata[50]),
    .WD_51(Wdata[51]),
    .WD_52(Wdata[52]),
    .WD_53(Wdata[53]),
    .WD_54(Wdata[54]),
    .WD_55(Wdata[55]),
    .WD_56(Wdata[56]),
    .WD_57(Wdata[57]),
    .WD_58(Wdata[58]),
    .WD_59(Wdata[59]),
    .WD_6(Wdata[6]),
    .WD_60(Wdata[60]),
    .WD_61(Wdata[61]),
    .WD_62(Wdata[62]),
    .WD_63(Wdata[63]),
    .WD_64(Wdata[64]),
    .WD_65(Wdata[65]),
    .WD_66(Wdata[66]),
    .WD_67(Wdata[67]),
    .WD_68(Wdata[68]),
    .WD_69(Wdata[69]),
    .WD_7(Wdata[7]),
    .WD_70(Wdata[70]),
    .WD_71(Wdata[71]),
    .WD_8(Wdata[8]),
    .WD_9(Wdata[9]),
    .WE(_25_)
  );
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:627" *)
  \$paramod\ScanShareSel_JTAG_reg_ext_cg\JTAG_REG_WIDTH=72\HAS_RESET=0\RESET_VALUE=0  testInst_Data_reg_r0 (
    .D(muxed_r0_OutputMuxDataOut),
    .Q(data_regq),
    .clk(gated_clk_jtag_Data_reg_r0),
    .reset_(1'b1),
    .scanin(re_reg_SO_r0),
    .scanout(Data_reg_SO_r0),
    .sel(debug_mode),
    .shiftDR(shiftDR)
  );
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:615" *)
  \$paramod\ScanShareSel_JTAG_reg_ext_cg\JTAG_REG_WIDTH=7\HAS_RESET=0\RESET_VALUE=0  testInst_Ra_reg_r0 (
    .D(muxed_Ra_r0),
    .Q(Ra_reg_r0_A),
    .clk(gated_clk_jtag_Wa_reg_w0),
    .reset_(1'b1),
    .scanin(we_reg_SO_w0),
    .scanout(Ra_reg_SO_r0),
    .sel(debug_mode),
    .shiftDR(shiftDR)
  );
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:605" *)
  \$paramod\ScanShareSel_JTAG_reg_ext_cg\JTAG_REG_WIDTH=7\HAS_RESET=0\RESET_VALUE=0  testInst_Wa_reg_w0 (
    .D(muxed_Wa_w0),
    .Q(Wa_reg_w0_A),
    .clk(gated_clk_jtag_Wa_reg_w0),
    .reset_(1'b1),
    .scanin(SI),
    .scanout(Wa_reg_SO_w0),
    .sel(debug_mode),
    .shiftDR(shiftDR)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:592" *)
  LNQD1PO4 testInst_ram_access_lockup (
    .D(Data_reg_SO_r0),
    .EN(la_bist_clkr0),
    .Q(SO_int_net)
  );
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:620" *)
  \$paramod\ScanShareSel_JTAG_reg_ext_cg\JTAG_REG_WIDTH=1\HAS_RESET=0\RESET_VALUE=0  testInst_re_reg_r0 (
    .D(muxed_re_r0),
    .Q(re_q),
    .clk(gated_clk_jtag_Wa_reg_w0),
    .reset_(1'b1),
    .scanin(Ra_reg_SO_r0),
    .scanout(re_reg_SO_r0),
    .sel(debug_mode),
    .shiftDR(shiftDR)
  );
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:610" *)
  \$paramod\ScanShareSel_JTAG_reg_ext_cg\JTAG_REG_WIDTH=1\HAS_RESET=0\RESET_VALUE=0  testInst_we_reg_w0 (
    .D(muxed_we_w0),
    .Q(we_q),
    .clk(gated_clk_jtag_Wa_reg_w0),
    .reset_(1'b1),
    .scanin(Wa_reg_SO_w0),
    .scanout(we_reg_SO_w0),
    .sel(debug_mode),
    .shiftDR(shiftDR)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./vmod/rams/synth/nv_ram_rwsthp_80x72_logic.v:145" *)
  sync2d_c_pp updateDR_synchronizer (
    .clk(la_bist_clkr0),
    .clr_(mbist_ramaccess_rst_),
    .d(updateDR),
    .q(updateDR_sync)
  );
  assign D_Ra_reg_r0 = muxed_Ra_r0;
  assign Data_reg_r0 = data_regq;
  assign Ra_reg_r0 = muxed_Ra_r0_B;
  assign Ra_reg_r0_B = mbist_Ra_r0;
  assign Wa_reg_w0 = muxed_Wa_w0_B;
  assign Wa_reg_w0_B = mbist_Wa_w0;
  assign Wa_reg_w0_S = Ra_reg_r0_S;
  assign access_en_w = posedge_updateDR_sync;
  assign dft_capdr_r = ary_atpg_ctl;
  assign dft_capdr_w = ary_atpg_ctl;
  assign dout = data_regq;
  assign la_bist_clkw0 = la_bist_clkr0;
  assign mbist_Do_r0_int_net = data_regq;
  assign muxed_Di_w0 = Wdata;
  assign muxed_Di_w0_A = di;
  assign muxed_Di_w0_S = muxed_re_r0_S;
  assign muxed_Ra_r0_A = ra;
  assign muxed_Ra_r0_S = muxed_re_r0_S;
  assign muxed_Wa_w0_A = wa;
  assign muxed_Wa_w0_S = muxed_re_r0_S;
  assign muxed_re_r0_A = re;
  assign muxed_we_w0_A = we;
  assign muxed_we_w0_S = muxed_re_r0_S;
  assign pre_Ra_reg_r0 = Ra_reg_r0_A;
  assign pre_Wa_reg_w0 = Wa_reg_w0_A;
  assign pre_muxed_Di_w0 = muxed_Di_w0_B;
  assign pre_muxed_Di_w0_A = data_regq;
  assign pre_muxed_Di_w0_B = { mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0, mbist_Di_w0 };
  assign pre_muxed_Di_w0_S = Ra_reg_r0_S;
  assign pre_re_r0 = muxed_re_r0_B;
  assign pre_we_w0 = muxed_we_w0_B;
  assign ra_0_0 = muxed_Ra_r0;
  assign radr_q = Ra_reg_r0_A;
  assign ramDataOut = dout_0_0;
  assign ram_r0_OutputMuxDataOut = r0_OutputMuxDataOut;
  assign re_0_0 = re;
  assign re_reg_r0 = re_q;
  assign ret_en = pwrbus_ram_pd[8];
  assign sleep_en = pwrbus_ram_pd[7:0];
  assign wa_0_0 = muxed_Wa_w0;
  assign wadr_q = Wa_reg_w0_A;
  assign we_0_0 = we;
  assign we_reg_w0 = we_q;
endmodule
