// Seed: 4139381969
module module_0 ();
  id_1 :
  assert property (@(posedge 1'b0 & 1'b0) id_1 ? 1 & 1 : id_1)
  else $display(id_1 == 1, id_1);
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri0 id_5
    , id_13,
    input supply1 id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    output supply1 id_10,
    output supply1 id_11
);
  wire id_14;
  xor primCall (id_0, id_1, id_13, id_14, id_2, id_3, id_4, id_6, id_7, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_15;
endmodule
