# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/noah-/Documents/CSE371/lab1 {C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:55 on Oct 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/noah-/Documents/CSE371/lab1" C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# ** Error (suppressible): (vlog-2997) C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv(76): Cannot assign a packed type 'bit[1:0]' to an unpacked type 'reg $[1:0]'.
# ** Error (suppressible): (vlog-2997) C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv(77): Cannot assign a packed type 'bit[1:0]' to an unpacked type 'reg $[1:0]'.
# ** Error (suppressible): (vlog-2997) C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv(78): Cannot assign a packed type 'bit[1:0]' to an unpacked type 'reg $[1:0]'.
# ** Error (suppressible): (vlog-2997) C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv(79): Cannot assign a packed type 'bit[1:0]' to an unpacked type 'reg $[1:0]'.
# ** Error (suppressible): (vlog-2997) C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv(80): Cannot assign a packed type 'bit[1:0]' to an unpacked type 'reg $[1:0]'.
# ** Error (suppressible): (vlog-2997) C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv(81): Cannot assign a packed type 'bit[1:0]' to an unpacked type 'reg $[1:0]'.
# End time: 17:05:55 on Oct 02,2023, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Lab1_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/noah-/Documents/CSE371/lab1 {C:/Users/noah-/Documents/CSE371/lab1/DE1_SoC.sv}"
