

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Sun Sep 28 13:51:32 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  493280161|  493280161|  4.933 sec|  4.933 sec|  493280161|  493280161|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                          |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_2         |  493280160|  493280160|   1934432|          -|          -|   255|        no|
        | + VITIS_LOOP_14_3        |    1934430|    1934430|      7586|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_18_4      |       7584|       7584|       237|          -|          -|    32|        no|
        |   +++ VITIS_LOOP_19_5    |        235|        235|        47|          -|          -|     5|        no|
        |    ++++ VITIS_LOOP_30_6  |         45|         45|         9|          -|          -|     5|        no|
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 15 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_0_0_val" [src/conv3.cpp:13]   --->   Operation 18 'read' 'b_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %y" [src/conv3.cpp:13]   --->   Operation 19 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_14_3" [src/conv3.cpp:13]   --->   Operation 20 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%y_2 = load i8 %y" [src/conv3.cpp:13]   --->   Operation 21 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %y_2" [src/conv3.cpp:46]   --->   Operation 22 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %y_2, i8 0" [src/conv3.cpp:46]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.85ns)   --->   "%sub_ln46 = sub i16 %tmp, i16 %zext_ln46" [src/conv3.cpp:46]   --->   Operation 24 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %y_2" [src/conv3.cpp:13]   --->   Operation 25 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.76ns)   --->   "%icmp_ln13 = icmp_eq  i8 %y_2, i8 255" [src/conv3.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %y_2, i8 1" [src/conv3.cpp:13]   --->   Operation 27 'add' 'add_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %VITIS_LOOP_14_3.split, void %for.end71" [src/conv3.cpp:13]   --->   Operation 28 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:13]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv3.cpp:13]   --->   Operation 30 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%br_ln14 = br void %VITIS_LOOP_18_4" [src/conv3.cpp:14]   --->   Operation 31 'br' 'br_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/conv3.cpp:50]   --->   Operation 32 'ret' 'ret_ln50' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln14, void %for.inc63, i8 0, void %VITIS_LOOP_14_3.split" [src/conv3.cpp:31]   --->   Operation 33 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i8 %x" [src/conv3.cpp:46]   --->   Operation 34 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%add_ln46 = add i16 %sub_ln46, i16 %zext_ln46_1" [src/conv3.cpp:46]   --->   Operation 35 'add' 'add_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i16 %add_ln46" [src/conv3.cpp:46]   --->   Operation 36 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln46_2" [src/conv3.cpp:46]   --->   Operation 37 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %x" [src/conv3.cpp:14]   --->   Operation 38 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.76ns)   --->   "%icmp_ln14 = icmp_eq  i8 %x, i8 255" [src/conv3.cpp:14]   --->   Operation 39 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.76ns)   --->   "%add_ln14 = add i8 %x, i8 1" [src/conv3.cpp:14]   --->   Operation 40 'add' 'add_ln14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_18_4.split, void %for.inc66" [src/conv3.cpp:14]   --->   Operation 41 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:14]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv3.cpp:14]   --->   Operation 43 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_5" [src/conv3.cpp:18]   --->   Operation 44 'br' 'br_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_3 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 %add_ln13, i8 %y" [src/conv3.cpp:13]   --->   Operation 45 'store' 'store_ln13' <Predicate = (icmp_ln14)> <Delay = 0.42>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_14_3" [src/conv3.cpp:13]   --->   Operation 46 'br' 'br_ln13' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%ic = phi i6 %add_ln18, void %for.inc54, i6 0, void %VITIS_LOOP_18_4.split" [src/conv3.cpp:18]   --->   Operation 47 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%acc = phi i32 %acc_2, void %for.inc54, i32 %b_0_0_val_read, void %VITIS_LOOP_18_4.split"   --->   Operation 48 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %ic" [src/conv3.cpp:41]   --->   Operation 49 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %ic" [src/conv3.cpp:41]   --->   Operation 50 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %ic, i8 0" [src/conv3.cpp:41]   --->   Operation 51 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i14 %tmp_8" [src/conv3.cpp:41]   --->   Operation 52 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.83ns)   --->   "%sub_ln41 = sub i15 %zext_ln41_2, i15 %zext_ln41_1" [src/conv3.cpp:41]   --->   Operation 53 'sub' 'sub_ln41' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i15 %sub_ln41" [src/conv3.cpp:41]   --->   Operation 54 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %ic, i2 0" [src/conv3.cpp:41]   --->   Operation 55 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i8 %tmp_9" [src/conv3.cpp:41]   --->   Operation 56 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.76ns)   --->   "%add_ln41 = add i9 %zext_ln41_3, i9 %zext_ln41" [src/conv3.cpp:41]   --->   Operation 57 'add' 'add_ln41' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln18 = icmp_eq  i6 %ic, i6 32" [src/conv3.cpp:18]   --->   Operation 58 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln18 = add i6 %ic, i6 1" [src/conv3.cpp:18]   --->   Operation 59 'add' 'add_ln18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_5.split, void %for.inc63" [src/conv3.cpp:18]   --->   Operation 60 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:16]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv3.cpp:18]   --->   Operation 62 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln19 = br void %for.body16" [src/conv3.cpp:19]   --->   Operation 63 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %acc" [src/conv3.cpp:46]   --->   Operation 64 'bitcast' 'bitcast_ln46' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i16 %output_ftmap_addr" [src/conv3.cpp:46]   --->   Operation 65 'store' 'store_ln46' <Predicate = (icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_18_4" [src/conv3.cpp:14]   --->   Operation 66 'br' 'br_ln14' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.97>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%ky = phi i3 0, void %VITIS_LOOP_19_5.split, i3 %add_ln19, void %for.inc51" [src/conv3.cpp:20]   --->   Operation 67 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%acc_2 = phi i32 %acc, void %VITIS_LOOP_19_5.split, i32 %acc_3, void %for.inc51"   --->   Operation 68 'phi' 'acc_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i3 %ky" [src/conv3.cpp:41]   --->   Operation 69 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln41_1 = add i9 %add_ln41, i9 %zext_ln41_4" [src/conv3.cpp:41]   --->   Operation 70 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i9 %add_ln41_1" [src/conv3.cpp:41]   --->   Operation 71 'zext' 'zext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i9 %add_ln41_1" [src/conv3.cpp:41]   --->   Operation 72 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln41, i2 0" [src/conv3.cpp:41]   --->   Operation 73 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln41_2 = add i10 %p_shl3, i10 %zext_ln41_5" [src/conv3.cpp:41]   --->   Operation 74 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.67ns)   --->   "%icmp_ln19 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:19]   --->   Operation 75 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.67ns)   --->   "%add_ln19 = add i3 %ky, i3 1" [src/conv3.cpp:19]   --->   Operation 76 'add' 'add_ln19' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.body16.split, void %for.inc54" [src/conv3.cpp:19]   --->   Operation 77 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:16]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:19]   --->   Operation 79 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.67ns)   --->   "%add_ln20 = add i3 %ky, i3 6" [src/conv3.cpp:20]   --->   Operation 80 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i3 %add_ln20" [src/conv3.cpp:20]   --->   Operation 81 'sext' 'sext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln20_1 = add i10 %sext_ln20, i10 %zext_ln13" [src/conv3.cpp:20]   --->   Operation 82 'add' 'add_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln20_1, i32 9" [src/conv3.cpp:22]   --->   Operation 83 'bitselect' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.78ns)   --->   "%icmp_ln24 = icmp_sgt  i10 %add_ln20_1, i10 254" [src/conv3.cpp:24]   --->   Operation 84 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln20_1, i32 9" [src/conv3.cpp:22]   --->   Operation 85 'bitselect' 'tmp_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%select_ln22 = select i1 %tmp_2, i10 0, i10 254" [src/conv3.cpp:22]   --->   Operation 86 'select' 'select_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%or_ln22 = or i1 %tmp_1, i1 %icmp_ln24" [src/conv3.cpp:22]   --->   Operation 87 'or' 'or_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%iy = select i1 %or_ln22, i10 %select_ln22, i10 %add_ln20_1" [src/conv3.cpp:22]   --->   Operation 88 'select' 'iy' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%sext_ln41_1 = sext i10 %iy" [src/conv3.cpp:41]   --->   Operation 89 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln41_3 = add i16 %sext_ln41, i16 %sext_ln41_1" [src/conv3.cpp:41]   --->   Operation 90 'add' 'add_ln41_3' <Predicate = (!icmp_ln19)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i16 %add_ln41_3" [src/conv3.cpp:41]   --->   Operation 91 'sext' 'sext_ln41_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i16 %add_ln41_3" [src/conv3.cpp:41]   --->   Operation 92 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln41_1, i8 0" [src/conv3.cpp:41]   --->   Operation 93 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.90ns)   --->   "%sub_ln41_1 = sub i21 %p_shl4, i21 %sext_ln41_2" [src/conv3.cpp:41]   --->   Operation 94 'sub' 'sub_ln41_1' <Predicate = (!icmp_ln19)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln30 = br void %for.body25" [src/conv3.cpp:30]   --->   Operation 95 'br' 'br_ln30' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_5" [src/conv3.cpp:18]   --->   Operation 96 'br' 'br_ln18' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%kx = phi i3 0, void %for.body16.split, i3 %add_ln30, void %for.body25.split" [src/conv3.cpp:31]   --->   Operation 97 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%acc_3 = phi i32 %acc_2, void %for.body16.split, i32 %acc_1, void %for.body25.split"   --->   Operation 98 'phi' 'acc_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i3 %kx" [src/conv3.cpp:41]   --->   Operation 99 'zext' 'zext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.78ns)   --->   "%add_ln41_4 = add i10 %add_ln41_2, i10 %zext_ln41_6" [src/conv3.cpp:41]   --->   Operation 100 'add' 'add_ln41_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i10 %add_ln41_4" [src/conv3.cpp:41]   --->   Operation 101 'zext' 'zext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln41_7" [src/conv3.cpp:41]   --->   Operation 102 'getelementptr' 'conv3_weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.67ns)   --->   "%icmp_ln30 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:30]   --->   Operation 103 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.67ns)   --->   "%add_ln30 = add i3 %kx, i3 1" [src/conv3.cpp:30]   --->   Operation 104 'add' 'add_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.body25.split, void %for.inc51" [src/conv3.cpp:30]   --->   Operation 105 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.67ns)   --->   "%add_ln31 = add i3 %kx, i3 6" [src/conv3.cpp:31]   --->   Operation 106 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i3 %add_ln31" [src/conv3.cpp:31]   --->   Operation 107 'sext' 'sext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln31_1 = add i10 %sext_ln31, i10 %zext_ln14" [src/conv3.cpp:31]   --->   Operation 108 'add' 'add_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln31_1, i32 9" [src/conv3.cpp:33]   --->   Operation 109 'bitselect' 'tmp_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.78ns)   --->   "%icmp_ln35 = icmp_sgt  i10 %add_ln31_1, i10 254" [src/conv3.cpp:35]   --->   Operation 110 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln30)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln31_1, i32 9" [src/conv3.cpp:33]   --->   Operation 111 'bitselect' 'tmp_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%select_ln33 = select i1 %tmp_4, i10 0, i10 254" [src/conv3.cpp:33]   --->   Operation 112 'select' 'select_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%or_ln33 = or i1 %tmp_3, i1 %icmp_ln35" [src/conv3.cpp:33]   --->   Operation 113 'or' 'or_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%ix = select i1 %or_ln33, i10 %select_ln33, i10 %add_ln31_1" [src/conv3.cpp:33]   --->   Operation 114 'select' 'ix' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%sext_ln41_3 = sext i10 %ix" [src/conv3.cpp:41]   --->   Operation 115 'sext' 'sext_ln41_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln41_5 = add i21 %sub_ln41_1, i21 %sext_ln41_3" [src/conv3.cpp:41]   --->   Operation 116 'add' 'add_ln41_5' <Predicate = (!icmp_ln30)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i21 %add_ln41_5" [src/conv3.cpp:41]   --->   Operation 117 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln41_8" [src/conv3.cpp:41]   --->   Operation 118 'getelementptr' 'feat2_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/conv3.cpp:41]   --->   Operation 119 'load' 'feat2_load' <Predicate = (!icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_6 : Operation 120 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:41]   --->   Operation 120 'load' 'conv3_weights_load' <Predicate = (!icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body16" [src/conv3.cpp:19]   --->   Operation 121 'br' 'br_ln19' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 122 [1/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/conv3.cpp:41]   --->   Operation 122 'load' 'feat2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_7 : Operation 123 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:41]   --->   Operation 123 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:41]   --->   Operation 124 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.47ns)   --->   Input mux for Operation 125 '%mul = fmul i32 %feat2_load, i32 %bitcast_ln41'
ST_8 : Operation 125 [3/3] (6.54ns)   --->   "%mul = fmul i32 %feat2_load, i32 %bitcast_ln41" [src/conv3.cpp:41]   --->   Operation 125 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 126 [2/3] (7.01ns)   --->   "%mul = fmul i32 %feat2_load, i32 %bitcast_ln41" [src/conv3.cpp:41]   --->   Operation 126 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 127 [1/3] (7.01ns)   --->   "%mul = fmul i32 %feat2_load, i32 %bitcast_ln41" [src/conv3.cpp:41]   --->   Operation 127 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : [1/1] (0.47ns)   --->   Input mux for Operation 128 '%acc_1 = fadd i32 %acc_3, i32 %mul'
ST_11 : Operation 128 [4/4] (5.96ns)   --->   "%acc_1 = fadd i32 %acc_3, i32 %mul" [src/conv3.cpp:41]   --->   Operation 128 'fadd' 'acc_1' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 129 [3/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc_3, i32 %mul" [src/conv3.cpp:41]   --->   Operation 129 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 130 [2/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc_3, i32 %mul" [src/conv3.cpp:41]   --->   Operation 130 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:16]   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv3.cpp:30]   --->   Operation 132 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc_3, i32 %mul" [src/conv3.cpp:41]   --->   Operation 133 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body25" [src/conv3.cpp:30]   --->   Operation 134 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('y') [5]  (0.000 ns)
	'store' operation ('store_ln13', src/conv3.cpp:13) of constant 0 on local variable 'y' [9]  (0.427 ns)

 <State 2>: 0.853ns
The critical path consists of the following:
	'load' operation ('y', src/conv3.cpp:13) on local variable 'y' [12]  (0.000 ns)
	'sub' operation ('sub_ln46', src/conv3.cpp:46) [15]  (0.853 ns)

 <State 3>: 1.192ns
The critical path consists of the following:
	'phi' operation ('x', src/conv3.cpp:31) with incoming values : ('add_ln14', src/conv3.cpp:14) [25]  (0.000 ns)
	'add' operation ('add_ln46', src/conv3.cpp:46) [27]  (0.853 ns)
	blocking operation 0.339 ns on control path)

 <State 4>: 2.018ns
The critical path consists of the following:
	'phi' operation ('acc') with incoming values : ('b_0_0_val_read', src/conv3.cpp:13) ('acc', src/conv3.cpp:41) [40]  (0.000 ns)
	'store' operation ('store_ln46', src/conv3.cpp:46) of variable 'bitcast_ln46', src/conv3.cpp:46 on array 'output_ftmap' [126]  (1.237 ns)
	blocking operation 0.781 ns on control path)

 <State 5>: 3.970ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv3.cpp:20) with incoming values : ('add_ln19', src/conv3.cpp:19) [58]  (0.000 ns)
	'add' operation ('add_ln20', src/conv3.cpp:20) [72]  (0.673 ns)
	'add' operation ('add_ln20_1', src/conv3.cpp:20) [74]  (0.765 ns)
	'icmp' operation ('icmp_ln24', src/conv3.cpp:24) [76]  (0.787 ns)
	'or' operation ('or_ln22', src/conv3.cpp:22) [79]  (0.000 ns)
	'select' operation ('iy', src/conv3.cpp:22) [80]  (0.000 ns)
	'add' operation ('add_ln41_3', src/conv3.cpp:41) [82]  (0.842 ns)
	'sub' operation ('sub_ln41_1', src/conv3.cpp:41) [86]  (0.904 ns)

 <State 6>: 4.365ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv3.cpp:31) with incoming values : ('add_ln30', src/conv3.cpp:30) [89]  (0.000 ns)
	'add' operation ('add_ln31', src/conv3.cpp:31) [101]  (0.673 ns)
	'add' operation ('add_ln31_1', src/conv3.cpp:31) [103]  (0.765 ns)
	'icmp' operation ('icmp_ln35', src/conv3.cpp:35) [105]  (0.787 ns)
	'or' operation ('or_ln33', src/conv3.cpp:33) [108]  (0.000 ns)
	'select' operation ('ix', src/conv3.cpp:33) [109]  (0.000 ns)
	'add' operation ('add_ln41_5', src/conv3.cpp:41) [111]  (0.904 ns)
	'getelementptr' operation ('feat2_addr', src/conv3.cpp:41) [113]  (0.000 ns)
	'load' operation ('feat2_load', src/conv3.cpp:41) on array 'feat2' [114]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation ('feat2_load', src/conv3.cpp:41) on array 'feat2' [114]  (1.237 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv3.cpp:41) [117]  (6.540 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:41) [117]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:41) [117]  (7.016 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('acc', src/conv3.cpp:41) [118]  (5.961 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv3.cpp:41) [118]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv3.cpp:41) [118]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv3.cpp:41) [118]  (6.437 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
