\doxysection{TIM\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{struct_t_i_m___handle_type_def}{}\label{struct_t_i_m___handle_type_def}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}


TIM Time Base Handle Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+tim.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}{Instance}}
\item 
\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}{Init}}
\item 
\mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\+\_\+\+TIM\+\_\+\+Active\+Channel}} \mbox{\hyperlink{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}{Channel}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}{hdma}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}{State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def}} \mbox{\hyperlink{struct_t_i_m___handle_type_def_aba41a13dbfe93db75e2146956d130215}{Channel\+State}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def}} \mbox{\hyperlink{struct_t_i_m___handle_type_def_a2d1fe96f7ffe53fe7a958dbccc125beb}{Channel\+NState}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+State\+Type\+Def}} \mbox{\hyperlink{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurst\+State}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Time Base Handle Structure definition. 

\label{doc-variable-members}
\Hypertarget{struct_t_i_m___handle_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_a57eac61d1d06cad73bdd26dabe961753} 
\mbox{\hyperlink{group___t_i_m___exported___types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\+\_\+\+TIM\+\_\+\+Active\+Channel}} Channel}

Active channel \Hypertarget{struct_t_i_m___handle_type_def_a2d1fe96f7ffe53fe7a958dbccc125beb}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!ChannelNState@{ChannelNState}}
\index{ChannelNState@{ChannelNState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ChannelNState}{ChannelNState}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_a2d1fe96f7ffe53fe7a958dbccc125beb} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def}} Channel\+NState\mbox{[}4\mbox{]}}

TIM complementary channel operation state \Hypertarget{struct_t_i_m___handle_type_def_aba41a13dbfe93db75e2146956d130215}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!ChannelState@{ChannelState}}
\index{ChannelState@{ChannelState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ChannelState}{ChannelState}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_aba41a13dbfe93db75e2146956d130215} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\+\_\+\+TIM\+\_\+\+Channel\+State\+Type\+Def}} Channel\+State\mbox{[}4\mbox{]}}

TIM channel operation state \Hypertarget{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!DMABurstState@{DMABurstState}}
\index{DMABurstState@{DMABurstState}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMABurstState}{DMABurstState}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_af9f37bc98fa1295cc65af8fbd2aab848} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___t_i_m___exported___types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\+\_\+\+TIM\+\_\+\+DMABurst\+State\+Type\+Def}} DMABurst\+State}

DMA burst operation state \Hypertarget{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!hdma@{hdma}}
\index{hdma@{hdma}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdma}{hdma}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_ac129fca4918fc510a515d89370aa9006} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdma\mbox{[}7\mbox{]}}

DMA Handlers array This array is accessed by a \doxylink{group___d_m_a___handle__index}{TIM DMA Handle Index} \Hypertarget{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_a21046dd4833b51c8e3f5c82ea134d03c} 
\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} Init}

TIM Time Base required parameters \Hypertarget{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_a4076faade36875a6a05767135bb70b86} 
\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

Register base address \Hypertarget{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

Locking object \Hypertarget{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3}\index{TIM\_HandleTypeDef@{TIM\_HandleTypeDef}!State@{State}}
\index{State@{State}!TIM\_HandleTypeDef@{TIM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \label{struct_t_i_m___handle_type_def_ad4c7388b23a70d7a1a257d6c94df29f3} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} State}

TIM operation state 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__tim_8h}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}}\end{DoxyCompactItemize}
