From f7d23a9e9a3a1c8f2a1a28674d7a066f57433ae0 Mon Sep 17 00:00:00 2001
From: Peng Zhou <benjo.zhou@rock-chips.com>
Date: Tue, 7 Nov 2017 15:37:06 +0800
Subject: [PATCH] ARM: dts: rockchip: add cif node for rk312x

Change-Id: I2d36932ce40c839825bb0b0e07eefaa1f3ffd834
Signed-off-by: Peng Zhou <benjo.zhou@rock-chips.com>
---
 arch/arm/boot/dts/rk312x.dtsi | 14 ++++++++++++++
 1 file changed, 14 insertions(+)

diff --git a/arch/arm/boot/dts/rk312x.dtsi b/arch/arm/boot/dts/rk312x.dtsi
index dfc156ab428c..3aad2c892d3d 100644
--- a/arch/arm/boot/dts/rk312x.dtsi
+++ b/arch/arm/boot/dts/rk312x.dtsi
@@ -368,6 +368,20 @@
 		status = "disabled";
 	};
 
+	cif: cif@1010a000 {
+		compatible = "rockchip,cif";
+		reg = <0x1010a000 0x200>;
+		interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cru ACLK_CIF>, <&cru HCLK_CIF>,
+				<&cru SCLK_CIF_SRC>, <&cru SCLK_CIF_OUT_SRC>;
+		clock-names = "aclk_cif0", "hclk_cif0",
+				"cif0_in", "cif0_out";
+		resets = <&cru SRST_CIF0>;
+		reset-names = "rst_cif";
+		power-domains = <&power RK3128_PD_VIO>;
+		status = "disabled";
+	};
+
 	rga: rga@1010c000 {
 		compatible = "rockchip,rk312x-rga";
 		reg = <0x1010c000 0x1000>;
-- 
2.35.3

