<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p735.sv</a>
time_elapsed: 0.029s
ram usage: 9836 KB
</pre>
<pre class="log">

module my_mem (
	addr,
	data
);
	parameter addr_width = 16;
	localparam mem_size = (1 &lt;&lt; addr_width);
	parameter data_width = 8;
endmodule
module top;
	my_mem #(
		.addr_width(12),
		.data_width(16)
	) m(
		addr,
		data
	);
endmodule
module tb2;
	wire [9:0] out_a;
	wire [9:0] out_d;
	wire [4:0] out_b;
	wire [4:0] out_c;
	wire [9:0] in_a;
	wire [9:0] in_d;
	wire [4:0] in_b;
	wire [4:0] in_c;
	wire clk;
	vdff #(
		.size(10),
		.delay(15)
	) mod_a(
		.out(out_a),
		.in(in_a),
		.clk(clk)
	);
	vdff mod_b(
		.out(out_b),
		.in(in_b),
		.clk(clk)
	);
	vdff #(.delay(12)) mod_c(
		.out(out_c),
		.in(in_c),
		.clk(clk)
	);
	vdff #(
		.delay(),
		.size(10)
	) mod_d(
		.out(out_d),
		.in(in_d),
		.clk(clk)
	);
endmodule
module vdff (
	out,
	in,
	clk
);
	parameter size = 5;
	parameter delay = 1;
	output [(size - 1):0] out;
	input [(size - 1):0] in;
	input clk;
	reg [(size - 1):0] out;
	always @(posedge clk)
		#(delay) out = in;
endmodule

</pre>
</body>