.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Test */
.set Test__0__DM__MASK, 0x1C0000
.set Test__0__DM__SHIFT, 18
.set Test__0__DR, CYREG_PRT2_DR
.set Test__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Test__0__HSIOM_MASK, 0x0F000000
.set Test__0__HSIOM_SHIFT, 24
.set Test__0__INTCFG, CYREG_PRT2_INTCFG
.set Test__0__INTSTAT, CYREG_PRT2_INTSTAT
.set Test__0__MASK, 0x40
.set Test__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Test__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Test__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Test__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Test__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Test__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Test__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Test__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Test__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Test__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Test__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Test__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Test__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Test__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Test__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Test__0__PC, CYREG_PRT2_PC
.set Test__0__PC2, CYREG_PRT2_PC2
.set Test__0__PORT, 2
.set Test__0__PS, CYREG_PRT2_PS
.set Test__0__SHIFT, 6
.set Test__DR, CYREG_PRT2_DR
.set Test__INTCFG, CYREG_PRT2_INTCFG
.set Test__INTSTAT, CYREG_PRT2_INTSTAT
.set Test__MASK, 0x40
.set Test__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Test__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Test__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Test__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Test__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Test__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Test__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Test__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Test__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Test__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Test__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Test__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Test__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Test__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Test__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Test__PC, CYREG_PRT2_PC
.set Test__PC2, CYREG_PRT2_PC2
.set Test__PORT, 2
.set Test__PS, CYREG_PRT2_PS
.set Test__SHIFT, 6

/* LED_1 */
.set LED_1__0__DM__MASK, 0x7000
.set LED_1__0__DM__SHIFT, 12
.set LED_1__0__DR, CYREG_PRT0_DR
.set LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_1__0__HSIOM_MASK, 0x000F0000
.set LED_1__0__HSIOM_SHIFT, 16
.set LED_1__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_1__0__MASK, 0x10
.set LED_1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_1__0__PC, CYREG_PRT0_PC
.set LED_1__0__PC2, CYREG_PRT0_PC2
.set LED_1__0__PORT, 0
.set LED_1__0__PS, CYREG_PRT0_PS
.set LED_1__0__SHIFT, 4
.set LED_1__DR, CYREG_PRT0_DR
.set LED_1__INTCFG, CYREG_PRT0_INTCFG
.set LED_1__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_1__MASK, 0x10
.set LED_1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_1__PC, CYREG_PRT0_PC
.set LED_1__PC2, CYREG_PRT0_PC2
.set LED_1__PORT, 0
.set LED_1__PS, CYREG_PRT0_PS
.set LED_1__SHIFT, 4

/* LED_2 */
.set LED_2__0__DM__MASK, 0x38000
.set LED_2__0__DM__SHIFT, 15
.set LED_2__0__DR, CYREG_PRT0_DR
.set LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_2__0__HSIOM_MASK, 0x00F00000
.set LED_2__0__HSIOM_SHIFT, 20
.set LED_2__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_2__0__MASK, 0x20
.set LED_2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_2__0__PC, CYREG_PRT0_PC
.set LED_2__0__PC2, CYREG_PRT0_PC2
.set LED_2__0__PORT, 0
.set LED_2__0__PS, CYREG_PRT0_PS
.set LED_2__0__SHIFT, 5
.set LED_2__DR, CYREG_PRT0_DR
.set LED_2__INTCFG, CYREG_PRT0_INTCFG
.set LED_2__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_2__MASK, 0x20
.set LED_2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_2__PC, CYREG_PRT0_PC
.set LED_2__PC2, CYREG_PRT0_PC2
.set LED_2__PORT, 0
.set LED_2__PS, CYREG_PRT0_PS
.set LED_2__SHIFT, 5

/* LED_3 */
.set LED_3__0__DM__MASK, 0x1C0000
.set LED_3__0__DM__SHIFT, 18
.set LED_3__0__DR, CYREG_PRT0_DR
.set LED_3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_3__0__HSIOM_MASK, 0x0F000000
.set LED_3__0__HSIOM_SHIFT, 24
.set LED_3__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_3__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_3__0__MASK, 0x40
.set LED_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_3__0__PC, CYREG_PRT0_PC
.set LED_3__0__PC2, CYREG_PRT0_PC2
.set LED_3__0__PORT, 0
.set LED_3__0__PS, CYREG_PRT0_PS
.set LED_3__0__SHIFT, 6
.set LED_3__DR, CYREG_PRT0_DR
.set LED_3__INTCFG, CYREG_PRT0_INTCFG
.set LED_3__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_3__MASK, 0x40
.set LED_3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_3__PC, CYREG_PRT0_PC
.set LED_3__PC2, CYREG_PRT0_PC2
.set LED_3__PORT, 0
.set LED_3__PS, CYREG_PRT0_PS
.set LED_3__SHIFT, 6

/* LED_4 */
.set LED_4__0__DM__MASK, 0xE00000
.set LED_4__0__DM__SHIFT, 21
.set LED_4__0__DR, CYREG_PRT0_DR
.set LED_4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_4__0__HSIOM_MASK, 0xF0000000
.set LED_4__0__HSIOM_SHIFT, 28
.set LED_4__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_4__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_4__0__MASK, 0x80
.set LED_4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_4__0__PC, CYREG_PRT0_PC
.set LED_4__0__PC2, CYREG_PRT0_PC2
.set LED_4__0__PORT, 0
.set LED_4__0__PS, CYREG_PRT0_PS
.set LED_4__0__SHIFT, 7
.set LED_4__DR, CYREG_PRT0_DR
.set LED_4__INTCFG, CYREG_PRT0_INTCFG
.set LED_4__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_4__MASK, 0x80
.set LED_4__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_4__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_4__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_4__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_4__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_4__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_4__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_4__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_4__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_4__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_4__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_4__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_4__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_4__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_4__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_4__PC, CYREG_PRT0_PC
.set LED_4__PC2, CYREG_PRT0_PC2
.set LED_4__PORT, 0
.set LED_4__PS, CYREG_PRT0_PS
.set LED_4__SHIFT, 7

/* LED_5 */
.set LED_5__0__DM__MASK, 0x07
.set LED_5__0__DM__SHIFT, 0
.set LED_5__0__DR, CYREG_PRT2_DR
.set LED_5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_5__0__HSIOM_MASK, 0x0000000F
.set LED_5__0__HSIOM_SHIFT, 0
.set LED_5__0__INTCFG, CYREG_PRT2_INTCFG
.set LED_5__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_5__0__MASK, 0x01
.set LED_5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_5__0__PC, CYREG_PRT2_PC
.set LED_5__0__PC2, CYREG_PRT2_PC2
.set LED_5__0__PORT, 2
.set LED_5__0__PS, CYREG_PRT2_PS
.set LED_5__0__SHIFT, 0
.set LED_5__DR, CYREG_PRT2_DR
.set LED_5__INTCFG, CYREG_PRT2_INTCFG
.set LED_5__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_5__MASK, 0x01
.set LED_5__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_5__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_5__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_5__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_5__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_5__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_5__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_5__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_5__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_5__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_5__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_5__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_5__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_5__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_5__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_5__PC, CYREG_PRT2_PC
.set LED_5__PC2, CYREG_PRT2_PC2
.set LED_5__PORT, 2
.set LED_5__PS, CYREG_PRT2_PS
.set LED_5__SHIFT, 0

/* LED_Hi */
.set LED_Hi__0__DM__MASK, 0x38
.set LED_Hi__0__DM__SHIFT, 3
.set LED_Hi__0__DR, CYREG_PRT2_DR
.set LED_Hi__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_Hi__0__HSIOM_MASK, 0x000000F0
.set LED_Hi__0__HSIOM_SHIFT, 4
.set LED_Hi__0__INTCFG, CYREG_PRT2_INTCFG
.set LED_Hi__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_Hi__0__MASK, 0x02
.set LED_Hi__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_Hi__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_Hi__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_Hi__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_Hi__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_Hi__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_Hi__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_Hi__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_Hi__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_Hi__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_Hi__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_Hi__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_Hi__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_Hi__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_Hi__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_Hi__0__PC, CYREG_PRT2_PC
.set LED_Hi__0__PC2, CYREG_PRT2_PC2
.set LED_Hi__0__PORT, 2
.set LED_Hi__0__PS, CYREG_PRT2_PS
.set LED_Hi__0__SHIFT, 1
.set LED_Hi__DR, CYREG_PRT2_DR
.set LED_Hi__INTCFG, CYREG_PRT2_INTCFG
.set LED_Hi__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_Hi__MASK, 0x02
.set LED_Hi__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_Hi__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_Hi__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_Hi__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_Hi__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_Hi__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_Hi__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_Hi__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_Hi__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_Hi__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_Hi__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_Hi__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_Hi__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_Hi__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_Hi__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_Hi__PC, CYREG_PRT2_PC
.set LED_Hi__PC2, CYREG_PRT2_PC2
.set LED_Hi__PORT, 2
.set LED_Hi__PS, CYREG_PRT2_PS
.set LED_Hi__SHIFT, 1

/* LED_LO */
.set LED_LO__0__DM__MASK, 0xE00
.set LED_LO__0__DM__SHIFT, 9
.set LED_LO__0__DR, CYREG_PRT0_DR
.set LED_LO__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED_LO__0__HSIOM_MASK, 0x0000F000
.set LED_LO__0__HSIOM_SHIFT, 12
.set LED_LO__0__INTCFG, CYREG_PRT0_INTCFG
.set LED_LO__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_LO__0__MASK, 0x08
.set LED_LO__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_LO__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_LO__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_LO__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_LO__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_LO__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_LO__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_LO__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_LO__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_LO__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_LO__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_LO__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_LO__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_LO__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_LO__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_LO__0__PC, CYREG_PRT0_PC
.set LED_LO__0__PC2, CYREG_PRT0_PC2
.set LED_LO__0__PORT, 0
.set LED_LO__0__PS, CYREG_PRT0_PS
.set LED_LO__0__SHIFT, 3
.set LED_LO__DR, CYREG_PRT0_DR
.set LED_LO__INTCFG, CYREG_PRT0_INTCFG
.set LED_LO__INTSTAT, CYREG_PRT0_INTSTAT
.set LED_LO__MASK, 0x08
.set LED_LO__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED_LO__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED_LO__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED_LO__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED_LO__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED_LO__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED_LO__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED_LO__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED_LO__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED_LO__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED_LO__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED_LO__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED_LO__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED_LO__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED_LO__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED_LO__PC, CYREG_PRT0_PC
.set LED_LO__PC2, CYREG_PRT0_PC2
.set LED_LO__PORT, 0
.set LED_LO__PS, CYREG_PRT0_PS
.set LED_LO__SHIFT, 3

/* ZC_ISR */
.set ZC_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ZC_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ZC_ISR__INTC_MASK, 0x1000000
.set ZC_ISR__INTC_NUMBER, 24
.set ZC_ISR__INTC_PRIOR_MASK, 0xC0
.set ZC_ISR__INTC_PRIOR_NUM, 0
.set ZC_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR6
.set ZC_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ZC_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ZC_Inv */
.set ZC_Inv__0__DM__MASK, 0x7000
.set ZC_Inv__0__DM__SHIFT, 12
.set ZC_Inv__0__DR, CYREG_PRT1_DR
.set ZC_Inv__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ZC_Inv__0__HSIOM_MASK, 0x000F0000
.set ZC_Inv__0__HSIOM_SHIFT, 16
.set ZC_Inv__0__INTCFG, CYREG_PRT1_INTCFG
.set ZC_Inv__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ZC_Inv__0__MASK, 0x10
.set ZC_Inv__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ZC_Inv__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ZC_Inv__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ZC_Inv__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ZC_Inv__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ZC_Inv__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ZC_Inv__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ZC_Inv__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ZC_Inv__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ZC_Inv__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ZC_Inv__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ZC_Inv__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ZC_Inv__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ZC_Inv__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ZC_Inv__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ZC_Inv__0__PC, CYREG_PRT1_PC
.set ZC_Inv__0__PC2, CYREG_PRT1_PC2
.set ZC_Inv__0__PORT, 1
.set ZC_Inv__0__PS, CYREG_PRT1_PS
.set ZC_Inv__0__SHIFT, 4
.set ZC_Inv__DR, CYREG_PRT1_DR
.set ZC_Inv__INTCFG, CYREG_PRT1_INTCFG
.set ZC_Inv__INTSTAT, CYREG_PRT1_INTSTAT
.set ZC_Inv__MASK, 0x10
.set ZC_Inv__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ZC_Inv__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ZC_Inv__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ZC_Inv__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ZC_Inv__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ZC_Inv__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ZC_Inv__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ZC_Inv__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ZC_Inv__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ZC_Inv__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ZC_Inv__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ZC_Inv__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ZC_Inv__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ZC_Inv__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ZC_Inv__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ZC_Inv__PC, CYREG_PRT1_PC
.set ZC_Inv__PC2, CYREG_PRT1_PC2
.set ZC_Inv__PORT, 1
.set ZC_Inv__PS, CYREG_PRT1_PS
.set ZC_Inv__SHIFT, 4

/* CC_Ctrl */
.set CC_Ctrl__0__DM__MASK, 0x38
.set CC_Ctrl__0__DM__SHIFT, 3
.set CC_Ctrl__0__DR, CYREG_PRT1_DR
.set CC_Ctrl__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CC_Ctrl__0__HSIOM_MASK, 0x000000F0
.set CC_Ctrl__0__HSIOM_SHIFT, 4
.set CC_Ctrl__0__INTCFG, CYREG_PRT1_INTCFG
.set CC_Ctrl__0__INTSTAT, CYREG_PRT1_INTSTAT
.set CC_Ctrl__0__MASK, 0x02
.set CC_Ctrl__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CC_Ctrl__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CC_Ctrl__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CC_Ctrl__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CC_Ctrl__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CC_Ctrl__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CC_Ctrl__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CC_Ctrl__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CC_Ctrl__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CC_Ctrl__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CC_Ctrl__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CC_Ctrl__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CC_Ctrl__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CC_Ctrl__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CC_Ctrl__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CC_Ctrl__0__PC, CYREG_PRT1_PC
.set CC_Ctrl__0__PC2, CYREG_PRT1_PC2
.set CC_Ctrl__0__PORT, 1
.set CC_Ctrl__0__PS, CYREG_PRT1_PS
.set CC_Ctrl__0__SHIFT, 1
.set CC_Ctrl__DR, CYREG_PRT1_DR
.set CC_Ctrl__INTCFG, CYREG_PRT1_INTCFG
.set CC_Ctrl__INTSTAT, CYREG_PRT1_INTSTAT
.set CC_Ctrl__MASK, 0x02
.set CC_Ctrl__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CC_Ctrl__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CC_Ctrl__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CC_Ctrl__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CC_Ctrl__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CC_Ctrl__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CC_Ctrl__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CC_Ctrl__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CC_Ctrl__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CC_Ctrl__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CC_Ctrl__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CC_Ctrl__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CC_Ctrl__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CC_Ctrl__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CC_Ctrl__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CC_Ctrl__PC, CYREG_PRT1_PC
.set CC_Ctrl__PC2, CYREG_PRT1_PC2
.set CC_Ctrl__PORT, 1
.set CC_Ctrl__PS, CYREG_PRT1_PS
.set CC_Ctrl__SHIFT, 1

/* Cap_Mod */
.set Cap_Mod__0__DM__MASK, 0xE00
.set Cap_Mod__0__DM__SHIFT, 9
.set Cap_Mod__0__DR, CYREG_PRT1_DR
.set Cap_Mod__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Cap_Mod__0__HSIOM_MASK, 0x0000F000
.set Cap_Mod__0__HSIOM_SHIFT, 12
.set Cap_Mod__0__INTCFG, CYREG_PRT1_INTCFG
.set Cap_Mod__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Cap_Mod__0__MASK, 0x08
.set Cap_Mod__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Cap_Mod__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Cap_Mod__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Cap_Mod__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Cap_Mod__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Cap_Mod__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Cap_Mod__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Cap_Mod__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Cap_Mod__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Cap_Mod__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Cap_Mod__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Cap_Mod__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Cap_Mod__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Cap_Mod__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Cap_Mod__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Cap_Mod__0__PC, CYREG_PRT1_PC
.set Cap_Mod__0__PC2, CYREG_PRT1_PC2
.set Cap_Mod__0__PORT, 1
.set Cap_Mod__0__PS, CYREG_PRT1_PS
.set Cap_Mod__0__SHIFT, 3
.set Cap_Mod__DR, CYREG_PRT1_DR
.set Cap_Mod__INTCFG, CYREG_PRT1_INTCFG
.set Cap_Mod__INTSTAT, CYREG_PRT1_INTSTAT
.set Cap_Mod__MASK, 0x08
.set Cap_Mod__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Cap_Mod__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Cap_Mod__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Cap_Mod__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Cap_Mod__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Cap_Mod__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Cap_Mod__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Cap_Mod__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Cap_Mod__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Cap_Mod__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Cap_Mod__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Cap_Mod__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Cap_Mod__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Cap_Mod__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Cap_Mod__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Cap_Mod__PC, CYREG_PRT1_PC
.set Cap_Mod__PC2, CYREG_PRT1_PC2
.set Cap_Mod__PORT, 1
.set Cap_Mod__PS, CYREG_PRT1_PS
.set Cap_Mod__SHIFT, 3

/* Dimming_cy_m0s8_tcpwm_1 */
.set Dimming_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set Dimming_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set Dimming_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set Dimming_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set Dimming_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set Dimming_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set Dimming_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set Dimming_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set Dimming_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set Dimming_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set Dimming_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set Dimming_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set Dimming_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set Dimming_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set Dimming_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* Dimming_Reference */
.set Dimming_Reference__0__DM__MASK, 0x07
.set Dimming_Reference__0__DM__SHIFT, 0
.set Dimming_Reference__0__DR, CYREG_PRT1_DR
.set Dimming_Reference__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Dimming_Reference__0__HSIOM_MASK, 0x0000000F
.set Dimming_Reference__0__HSIOM_SHIFT, 0
.set Dimming_Reference__0__INTCFG, CYREG_PRT1_INTCFG
.set Dimming_Reference__0__INTSTAT, CYREG_PRT1_INTSTAT
.set Dimming_Reference__0__MASK, 0x01
.set Dimming_Reference__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Dimming_Reference__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Dimming_Reference__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Dimming_Reference__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Dimming_Reference__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Dimming_Reference__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Dimming_Reference__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Dimming_Reference__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Dimming_Reference__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Dimming_Reference__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Dimming_Reference__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Dimming_Reference__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Dimming_Reference__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Dimming_Reference__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Dimming_Reference__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Dimming_Reference__0__PC, CYREG_PRT1_PC
.set Dimming_Reference__0__PC2, CYREG_PRT1_PC2
.set Dimming_Reference__0__PORT, 1
.set Dimming_Reference__0__PS, CYREG_PRT1_PS
.set Dimming_Reference__0__SHIFT, 0
.set Dimming_Reference__DR, CYREG_PRT1_DR
.set Dimming_Reference__INTCFG, CYREG_PRT1_INTCFG
.set Dimming_Reference__INTSTAT, CYREG_PRT1_INTSTAT
.set Dimming_Reference__MASK, 0x01
.set Dimming_Reference__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Dimming_Reference__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Dimming_Reference__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Dimming_Reference__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Dimming_Reference__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Dimming_Reference__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Dimming_Reference__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Dimming_Reference__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Dimming_Reference__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Dimming_Reference__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Dimming_Reference__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Dimming_Reference__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Dimming_Reference__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Dimming_Reference__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Dimming_Reference__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Dimming_Reference__PC, CYREG_PRT1_PC
.set Dimming_Reference__PC2, CYREG_PRT1_PC2
.set Dimming_Reference__PORT, 1
.set Dimming_Reference__PS, CYREG_PRT1_PS
.set Dimming_Reference__SHIFT, 0

/* I_Sense */
.set I_Sense__0__DM__MASK, 0x1C0
.set I_Sense__0__DM__SHIFT, 6
.set I_Sense__0__DR, CYREG_PRT0_DR
.set I_Sense__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set I_Sense__0__HSIOM_MASK, 0x00000F00
.set I_Sense__0__HSIOM_SHIFT, 8
.set I_Sense__0__INTCFG, CYREG_PRT0_INTCFG
.set I_Sense__0__INTSTAT, CYREG_PRT0_INTSTAT
.set I_Sense__0__MASK, 0x04
.set I_Sense__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set I_Sense__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set I_Sense__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set I_Sense__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set I_Sense__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set I_Sense__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set I_Sense__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set I_Sense__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set I_Sense__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set I_Sense__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set I_Sense__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set I_Sense__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set I_Sense__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set I_Sense__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set I_Sense__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set I_Sense__0__PC, CYREG_PRT0_PC
.set I_Sense__0__PC2, CYREG_PRT0_PC2
.set I_Sense__0__PORT, 0
.set I_Sense__0__PS, CYREG_PRT0_PS
.set I_Sense__0__SHIFT, 2
.set I_Sense__DR, CYREG_PRT0_DR
.set I_Sense__INTCFG, CYREG_PRT0_INTCFG
.set I_Sense__INTSTAT, CYREG_PRT0_INTSTAT
.set I_Sense__MASK, 0x04
.set I_Sense__PA__CFG0, CYREG_UDB_PA0_CFG0
.set I_Sense__PA__CFG1, CYREG_UDB_PA0_CFG1
.set I_Sense__PA__CFG10, CYREG_UDB_PA0_CFG10
.set I_Sense__PA__CFG11, CYREG_UDB_PA0_CFG11
.set I_Sense__PA__CFG12, CYREG_UDB_PA0_CFG12
.set I_Sense__PA__CFG13, CYREG_UDB_PA0_CFG13
.set I_Sense__PA__CFG14, CYREG_UDB_PA0_CFG14
.set I_Sense__PA__CFG2, CYREG_UDB_PA0_CFG2
.set I_Sense__PA__CFG3, CYREG_UDB_PA0_CFG3
.set I_Sense__PA__CFG4, CYREG_UDB_PA0_CFG4
.set I_Sense__PA__CFG5, CYREG_UDB_PA0_CFG5
.set I_Sense__PA__CFG6, CYREG_UDB_PA0_CFG6
.set I_Sense__PA__CFG7, CYREG_UDB_PA0_CFG7
.set I_Sense__PA__CFG8, CYREG_UDB_PA0_CFG8
.set I_Sense__PA__CFG9, CYREG_UDB_PA0_CFG9
.set I_Sense__PC, CYREG_PRT0_PC
.set I_Sense__PC2, CYREG_PRT0_PC2
.set I_Sense__PORT, 0
.set I_Sense__PS, CYREG_PRT0_PS
.set I_Sense__SHIFT, 2

/* PWM_CLK */
.set PWM_CLK__DIVIDER_MASK, 0x0000FFFF
.set PWM_CLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set PWM_CLK__ENABLE_MASK, 0x80000000
.set PWM_CLK__MASK, 0x80000000
.set PWM_CLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* PWM_ISR */
.set PWM_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PWM_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PWM_ISR__INTC_MASK, 0x20000
.set PWM_ISR__INTC_NUMBER, 17
.set PWM_ISR__INTC_PRIOR_MASK, 0xC000
.set PWM_ISR__INTC_PRIOR_NUM, 1
.set PWM_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set PWM_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PWM_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWM_Out */
.set PWM_Out__0__DM__MASK, 0xE00000
.set PWM_Out__0__DM__SHIFT, 21
.set PWM_Out__0__DR, CYREG_PRT2_DR
.set PWM_Out__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set PWM_Out__0__HSIOM_MASK, 0xF0000000
.set PWM_Out__0__HSIOM_SHIFT, 28
.set PWM_Out__0__INTCFG, CYREG_PRT2_INTCFG
.set PWM_Out__0__INTSTAT, CYREG_PRT2_INTSTAT
.set PWM_Out__0__MASK, 0x80
.set PWM_Out__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set PWM_Out__0__OUT_SEL_SHIFT, 14
.set PWM_Out__0__OUT_SEL_VAL, 2
.set PWM_Out__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWM_Out__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWM_Out__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWM_Out__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWM_Out__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWM_Out__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWM_Out__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWM_Out__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWM_Out__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWM_Out__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWM_Out__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWM_Out__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWM_Out__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWM_Out__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWM_Out__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWM_Out__0__PC, CYREG_PRT2_PC
.set PWM_Out__0__PC2, CYREG_PRT2_PC2
.set PWM_Out__0__PORT, 2
.set PWM_Out__0__PS, CYREG_PRT2_PS
.set PWM_Out__0__SHIFT, 7
.set PWM_Out__DR, CYREG_PRT2_DR
.set PWM_Out__INTCFG, CYREG_PRT2_INTCFG
.set PWM_Out__INTSTAT, CYREG_PRT2_INTSTAT
.set PWM_Out__MASK, 0x80
.set PWM_Out__PA__CFG0, CYREG_UDB_PA2_CFG0
.set PWM_Out__PA__CFG1, CYREG_UDB_PA2_CFG1
.set PWM_Out__PA__CFG10, CYREG_UDB_PA2_CFG10
.set PWM_Out__PA__CFG11, CYREG_UDB_PA2_CFG11
.set PWM_Out__PA__CFG12, CYREG_UDB_PA2_CFG12
.set PWM_Out__PA__CFG13, CYREG_UDB_PA2_CFG13
.set PWM_Out__PA__CFG14, CYREG_UDB_PA2_CFG14
.set PWM_Out__PA__CFG2, CYREG_UDB_PA2_CFG2
.set PWM_Out__PA__CFG3, CYREG_UDB_PA2_CFG3
.set PWM_Out__PA__CFG4, CYREG_UDB_PA2_CFG4
.set PWM_Out__PA__CFG5, CYREG_UDB_PA2_CFG5
.set PWM_Out__PA__CFG6, CYREG_UDB_PA2_CFG6
.set PWM_Out__PA__CFG7, CYREG_UDB_PA2_CFG7
.set PWM_Out__PA__CFG8, CYREG_UDB_PA2_CFG8
.set PWM_Out__PA__CFG9, CYREG_UDB_PA2_CFG9
.set PWM_Out__PC, CYREG_PRT2_PC
.set PWM_Out__PC2, CYREG_PRT2_PC2
.set PWM_Out__PORT, 2
.set PWM_Out__PS, CYREG_PRT2_PS
.set PWM_Out__SHIFT, 7

/* SW_Main */
.set SW_Main__0__DM__MASK, 0x38000
.set SW_Main__0__DM__SHIFT, 15
.set SW_Main__0__DR, CYREG_PRT3_DR
.set SW_Main__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SW_Main__0__HSIOM_MASK, 0x00F00000
.set SW_Main__0__HSIOM_SHIFT, 20
.set SW_Main__0__INTCFG, CYREG_PRT3_INTCFG
.set SW_Main__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SW_Main__0__MASK, 0x20
.set SW_Main__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW_Main__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW_Main__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW_Main__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW_Main__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW_Main__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW_Main__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW_Main__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW_Main__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW_Main__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW_Main__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW_Main__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW_Main__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW_Main__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW_Main__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW_Main__0__PC, CYREG_PRT3_PC
.set SW_Main__0__PC2, CYREG_PRT3_PC2
.set SW_Main__0__PORT, 3
.set SW_Main__0__PS, CYREG_PRT3_PS
.set SW_Main__0__SHIFT, 5
.set SW_Main__DR, CYREG_PRT3_DR
.set SW_Main__INTCFG, CYREG_PRT3_INTCFG
.set SW_Main__INTSTAT, CYREG_PRT3_INTSTAT
.set SW_Main__MASK, 0x20
.set SW_Main__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW_Main__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW_Main__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW_Main__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW_Main__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW_Main__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW_Main__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW_Main__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW_Main__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW_Main__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW_Main__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW_Main__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW_Main__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW_Main__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW_Main__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW_Main__PC, CYREG_PRT3_PC
.set SW_Main__PC2, CYREG_PRT3_PC2
.set SW_Main__PORT, 3
.set SW_Main__PS, CYREG_PRT3_PS
.set SW_Main__SHIFT, 5

/* SW_Plus */
.set SW_Plus__0__DM__MASK, 0x1C0000
.set SW_Plus__0__DM__SHIFT, 18
.set SW_Plus__0__DR, CYREG_PRT3_DR
.set SW_Plus__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SW_Plus__0__HSIOM_MASK, 0x0F000000
.set SW_Plus__0__HSIOM_SHIFT, 24
.set SW_Plus__0__INTCFG, CYREG_PRT3_INTCFG
.set SW_Plus__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SW_Plus__0__MASK, 0x40
.set SW_Plus__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW_Plus__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW_Plus__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW_Plus__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW_Plus__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW_Plus__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW_Plus__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW_Plus__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW_Plus__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW_Plus__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW_Plus__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW_Plus__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW_Plus__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW_Plus__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW_Plus__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW_Plus__0__PC, CYREG_PRT3_PC
.set SW_Plus__0__PC2, CYREG_PRT3_PC2
.set SW_Plus__0__PORT, 3
.set SW_Plus__0__PS, CYREG_PRT3_PS
.set SW_Plus__0__SHIFT, 6
.set SW_Plus__DR, CYREG_PRT3_DR
.set SW_Plus__INTCFG, CYREG_PRT3_INTCFG
.set SW_Plus__INTSTAT, CYREG_PRT3_INTSTAT
.set SW_Plus__MASK, 0x40
.set SW_Plus__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW_Plus__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW_Plus__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW_Plus__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW_Plus__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW_Plus__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW_Plus__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW_Plus__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW_Plus__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW_Plus__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW_Plus__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW_Plus__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW_Plus__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW_Plus__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW_Plus__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW_Plus__PC, CYREG_PRT3_PC
.set SW_Plus__PC2, CYREG_PRT3_PC2
.set SW_Plus__PORT, 3
.set SW_Plus__PS, CYREG_PRT3_PS
.set SW_Plus__SHIFT, 6

/* WDT_ISR */
.set WDT_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set WDT_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set WDT_ISR__INTC_MASK, 0x200
.set WDT_ISR__INTC_NUMBER, 9
.set WDT_ISR__INTC_PRIOR_MASK, 0xC000
.set WDT_ISR__INTC_PRIOR_NUM, 3
.set WDT_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set WDT_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set WDT_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ZC_NInv */
.set ZC_NInv__0__DM__MASK, 0xE00000
.set ZC_NInv__0__DM__SHIFT, 21
.set ZC_NInv__0__DR, CYREG_PRT1_DR
.set ZC_NInv__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ZC_NInv__0__HSIOM_MASK, 0xF0000000
.set ZC_NInv__0__HSIOM_SHIFT, 28
.set ZC_NInv__0__INTCFG, CYREG_PRT1_INTCFG
.set ZC_NInv__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ZC_NInv__0__MASK, 0x80
.set ZC_NInv__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ZC_NInv__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ZC_NInv__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ZC_NInv__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ZC_NInv__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ZC_NInv__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ZC_NInv__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ZC_NInv__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ZC_NInv__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ZC_NInv__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ZC_NInv__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ZC_NInv__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ZC_NInv__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ZC_NInv__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ZC_NInv__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ZC_NInv__0__PC, CYREG_PRT1_PC
.set ZC_NInv__0__PC2, CYREG_PRT1_PC2
.set ZC_NInv__0__PORT, 1
.set ZC_NInv__0__PS, CYREG_PRT1_PS
.set ZC_NInv__0__SHIFT, 7
.set ZC_NInv__DR, CYREG_PRT1_DR
.set ZC_NInv__INTCFG, CYREG_PRT1_INTCFG
.set ZC_NInv__INTSTAT, CYREG_PRT1_INTSTAT
.set ZC_NInv__MASK, 0x80
.set ZC_NInv__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ZC_NInv__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ZC_NInv__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ZC_NInv__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ZC_NInv__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ZC_NInv__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ZC_NInv__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ZC_NInv__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ZC_NInv__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ZC_NInv__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ZC_NInv__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ZC_NInv__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ZC_NInv__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ZC_NInv__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ZC_NInv__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ZC_NInv__PC, CYREG_PRT1_PC
.set ZC_NInv__PC2, CYREG_PRT1_PC2
.set ZC_NInv__PORT, 1
.set ZC_NInv__PS, CYREG_PRT1_PS
.set ZC_NInv__SHIFT, 7

/* LED_Main */
.set LED_Main__0__DM__MASK, 0x1C0
.set LED_Main__0__DM__SHIFT, 6
.set LED_Main__0__DR, CYREG_PRT2_DR
.set LED_Main__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_Main__0__HSIOM_MASK, 0x00000F00
.set LED_Main__0__HSIOM_SHIFT, 8
.set LED_Main__0__INTCFG, CYREG_PRT2_INTCFG
.set LED_Main__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_Main__0__MASK, 0x04
.set LED_Main__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_Main__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_Main__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_Main__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_Main__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_Main__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_Main__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_Main__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_Main__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_Main__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_Main__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_Main__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_Main__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_Main__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_Main__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_Main__0__PC, CYREG_PRT2_PC
.set LED_Main__0__PC2, CYREG_PRT2_PC2
.set LED_Main__0__PORT, 2
.set LED_Main__0__PS, CYREG_PRT2_PS
.set LED_Main__0__SHIFT, 2
.set LED_Main__DR, CYREG_PRT2_DR
.set LED_Main__INTCFG, CYREG_PRT2_INTCFG
.set LED_Main__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_Main__MASK, 0x04
.set LED_Main__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_Main__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_Main__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_Main__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_Main__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_Main__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_Main__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_Main__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_Main__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_Main__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_Main__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_Main__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_Main__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_Main__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_Main__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_Main__PC, CYREG_PRT2_PC
.set LED_Main__PC2, CYREG_PRT2_PC2
.set LED_Main__PORT, 2
.set LED_Main__PS, CYREG_PRT2_PS
.set LED_Main__SHIFT, 2

/* LED_Plus */
.set LED_Plus__0__DM__MASK, 0xE00
.set LED_Plus__0__DM__SHIFT, 9
.set LED_Plus__0__DR, CYREG_PRT2_DR
.set LED_Plus__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_Plus__0__HSIOM_MASK, 0x0000F000
.set LED_Plus__0__HSIOM_SHIFT, 12
.set LED_Plus__0__INTCFG, CYREG_PRT2_INTCFG
.set LED_Plus__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_Plus__0__MASK, 0x08
.set LED_Plus__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_Plus__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_Plus__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_Plus__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_Plus__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_Plus__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_Plus__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_Plus__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_Plus__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_Plus__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_Plus__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_Plus__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_Plus__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_Plus__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_Plus__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_Plus__0__PC, CYREG_PRT2_PC
.set LED_Plus__0__PC2, CYREG_PRT2_PC2
.set LED_Plus__0__PORT, 2
.set LED_Plus__0__PS, CYREG_PRT2_PS
.set LED_Plus__0__SHIFT, 3
.set LED_Plus__DR, CYREG_PRT2_DR
.set LED_Plus__INTCFG, CYREG_PRT2_INTCFG
.set LED_Plus__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_Plus__MASK, 0x08
.set LED_Plus__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_Plus__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_Plus__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_Plus__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_Plus__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_Plus__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_Plus__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_Plus__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_Plus__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_Plus__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_Plus__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_Plus__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_Plus__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_Plus__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_Plus__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_Plus__PC, CYREG_PRT2_PC
.set LED_Plus__PC2, CYREG_PRT2_PC2
.set LED_Plus__PORT, 2
.set LED_Plus__PS, CYREG_PRT2_PS
.set LED_Plus__SHIFT, 3

/* OPTO_Drv */
.set OPTO_Drv__0__DM__MASK, 0x1C0
.set OPTO_Drv__0__DM__SHIFT, 6
.set OPTO_Drv__0__DR, CYREG_PRT1_DR
.set OPTO_Drv__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set OPTO_Drv__0__HSIOM_MASK, 0x00000F00
.set OPTO_Drv__0__HSIOM_SHIFT, 8
.set OPTO_Drv__0__INTCFG, CYREG_PRT1_INTCFG
.set OPTO_Drv__0__INTSTAT, CYREG_PRT1_INTSTAT
.set OPTO_Drv__0__MASK, 0x04
.set OPTO_Drv__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OPTO_Drv__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OPTO_Drv__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OPTO_Drv__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OPTO_Drv__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OPTO_Drv__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OPTO_Drv__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OPTO_Drv__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OPTO_Drv__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OPTO_Drv__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OPTO_Drv__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OPTO_Drv__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OPTO_Drv__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OPTO_Drv__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OPTO_Drv__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OPTO_Drv__0__PC, CYREG_PRT1_PC
.set OPTO_Drv__0__PC2, CYREG_PRT1_PC2
.set OPTO_Drv__0__PORT, 1
.set OPTO_Drv__0__PS, CYREG_PRT1_PS
.set OPTO_Drv__0__SHIFT, 2
.set OPTO_Drv__DR, CYREG_PRT1_DR
.set OPTO_Drv__INTCFG, CYREG_PRT1_INTCFG
.set OPTO_Drv__INTSTAT, CYREG_PRT1_INTSTAT
.set OPTO_Drv__MASK, 0x04
.set OPTO_Drv__PA__CFG0, CYREG_UDB_PA1_CFG0
.set OPTO_Drv__PA__CFG1, CYREG_UDB_PA1_CFG1
.set OPTO_Drv__PA__CFG10, CYREG_UDB_PA1_CFG10
.set OPTO_Drv__PA__CFG11, CYREG_UDB_PA1_CFG11
.set OPTO_Drv__PA__CFG12, CYREG_UDB_PA1_CFG12
.set OPTO_Drv__PA__CFG13, CYREG_UDB_PA1_CFG13
.set OPTO_Drv__PA__CFG14, CYREG_UDB_PA1_CFG14
.set OPTO_Drv__PA__CFG2, CYREG_UDB_PA1_CFG2
.set OPTO_Drv__PA__CFG3, CYREG_UDB_PA1_CFG3
.set OPTO_Drv__PA__CFG4, CYREG_UDB_PA1_CFG4
.set OPTO_Drv__PA__CFG5, CYREG_UDB_PA1_CFG5
.set OPTO_Drv__PA__CFG6, CYREG_UDB_PA1_CFG6
.set OPTO_Drv__PA__CFG7, CYREG_UDB_PA1_CFG7
.set OPTO_Drv__PA__CFG8, CYREG_UDB_PA1_CFG8
.set OPTO_Drv__PA__CFG9, CYREG_UDB_PA1_CFG9
.set OPTO_Drv__PC, CYREG_PRT1_PC
.set OPTO_Drv__PC2, CYREG_PRT1_PC2
.set OPTO_Drv__PORT, 1
.set OPTO_Drv__PS, CYREG_PRT1_PS
.set OPTO_Drv__SHIFT, 2

/* Opto_PWM_cy_psoc4_abuf */
.set Opto_PWM_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opto_PWM_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set Opto_PWM_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opto_PWM_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opto_PWM_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opto_PWM_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set Opto_PWM_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opto_PWM_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set Opto_PWM_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opto_PWM_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set Opto_PWM_cy_psoc4_abuf__INTR_SHIFT, 0
.set Opto_PWM_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA0_COMP_TRIM
.set Opto_PWM_cy_psoc4_abuf__OA_NUMBER, 0
.set Opto_PWM_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA0_OFFSET_TRIM
.set Opto_PWM_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES0_CTRL
.set Opto_PWM_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
.set Opto_PWM_cy_psoc4_abuf__OA_SW, CYREG_CTBM_OA0_SW
.set Opto_PWM_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTBM_OA0_SW_CLEAR

/* Relay_1P */
.set Relay_1P__0__DM__MASK, 0x07
.set Relay_1P__0__DM__SHIFT, 0
.set Relay_1P__0__DR, CYREG_PRT0_DR
.set Relay_1P__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Relay_1P__0__HSIOM_MASK, 0x0000000F
.set Relay_1P__0__HSIOM_SHIFT, 0
.set Relay_1P__0__INTCFG, CYREG_PRT0_INTCFG
.set Relay_1P__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Relay_1P__0__MASK, 0x01
.set Relay_1P__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Relay_1P__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Relay_1P__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Relay_1P__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Relay_1P__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Relay_1P__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Relay_1P__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Relay_1P__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Relay_1P__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Relay_1P__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Relay_1P__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Relay_1P__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Relay_1P__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Relay_1P__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Relay_1P__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Relay_1P__0__PC, CYREG_PRT0_PC
.set Relay_1P__0__PC2, CYREG_PRT0_PC2
.set Relay_1P__0__PORT, 0
.set Relay_1P__0__PS, CYREG_PRT0_PS
.set Relay_1P__0__SHIFT, 0
.set Relay_1P__DR, CYREG_PRT0_DR
.set Relay_1P__INTCFG, CYREG_PRT0_INTCFG
.set Relay_1P__INTSTAT, CYREG_PRT0_INTSTAT
.set Relay_1P__MASK, 0x01
.set Relay_1P__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Relay_1P__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Relay_1P__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Relay_1P__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Relay_1P__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Relay_1P__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Relay_1P__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Relay_1P__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Relay_1P__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Relay_1P__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Relay_1P__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Relay_1P__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Relay_1P__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Relay_1P__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Relay_1P__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Relay_1P__PC, CYREG_PRT0_PC
.set Relay_1P__PC2, CYREG_PRT0_PC2
.set Relay_1P__PORT, 0
.set Relay_1P__PS, CYREG_PRT0_PS
.set Relay_1P__SHIFT, 0

/* Relay_3W */
.set Relay_3W__0__DM__MASK, 0x38
.set Relay_3W__0__DM__SHIFT, 3
.set Relay_3W__0__DR, CYREG_PRT0_DR
.set Relay_3W__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Relay_3W__0__HSIOM_MASK, 0x000000F0
.set Relay_3W__0__HSIOM_SHIFT, 4
.set Relay_3W__0__INTCFG, CYREG_PRT0_INTCFG
.set Relay_3W__0__INTSTAT, CYREG_PRT0_INTSTAT
.set Relay_3W__0__MASK, 0x02
.set Relay_3W__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Relay_3W__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Relay_3W__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Relay_3W__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Relay_3W__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Relay_3W__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Relay_3W__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Relay_3W__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Relay_3W__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Relay_3W__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Relay_3W__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Relay_3W__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Relay_3W__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Relay_3W__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Relay_3W__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Relay_3W__0__PC, CYREG_PRT0_PC
.set Relay_3W__0__PC2, CYREG_PRT0_PC2
.set Relay_3W__0__PORT, 0
.set Relay_3W__0__PS, CYREG_PRT0_PS
.set Relay_3W__0__SHIFT, 1
.set Relay_3W__DR, CYREG_PRT0_DR
.set Relay_3W__INTCFG, CYREG_PRT0_INTCFG
.set Relay_3W__INTSTAT, CYREG_PRT0_INTSTAT
.set Relay_3W__MASK, 0x02
.set Relay_3W__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Relay_3W__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Relay_3W__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Relay_3W__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Relay_3W__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Relay_3W__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Relay_3W__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Relay_3W__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Relay_3W__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Relay_3W__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Relay_3W__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Relay_3W__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Relay_3W__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Relay_3W__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Relay_3W__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Relay_3W__PC, CYREG_PRT0_PC
.set Relay_3W__PC2, CYREG_PRT0_PC2
.set Relay_3W__PORT, 0
.set Relay_3W__PS, CYREG_PRT0_PS
.set Relay_3W__SHIFT, 1

/* SW_Minus */
.set SW_Minus__0__DM__MASK, 0xE00000
.set SW_Minus__0__DM__SHIFT, 21
.set SW_Minus__0__DR, CYREG_PRT3_DR
.set SW_Minus__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SW_Minus__0__HSIOM_MASK, 0xF0000000
.set SW_Minus__0__HSIOM_SHIFT, 28
.set SW_Minus__0__INTCFG, CYREG_PRT3_INTCFG
.set SW_Minus__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SW_Minus__0__MASK, 0x80
.set SW_Minus__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW_Minus__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW_Minus__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW_Minus__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW_Minus__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW_Minus__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW_Minus__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW_Minus__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW_Minus__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW_Minus__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW_Minus__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW_Minus__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW_Minus__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW_Minus__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW_Minus__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW_Minus__0__PC, CYREG_PRT3_PC
.set SW_Minus__0__PC2, CYREG_PRT3_PC2
.set SW_Minus__0__PORT, 3
.set SW_Minus__0__PS, CYREG_PRT3_PS
.set SW_Minus__0__SHIFT, 7
.set SW_Minus__DR, CYREG_PRT3_DR
.set SW_Minus__INTCFG, CYREG_PRT3_INTCFG
.set SW_Minus__INTSTAT, CYREG_PRT3_INTSTAT
.set SW_Minus__MASK, 0x80
.set SW_Minus__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SW_Minus__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SW_Minus__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SW_Minus__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SW_Minus__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SW_Minus__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SW_Minus__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SW_Minus__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SW_Minus__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SW_Minus__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SW_Minus__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SW_Minus__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SW_Minus__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SW_Minus__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SW_Minus__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SW_Minus__PC, CYREG_PRT3_PC
.set SW_Minus__PC2, CYREG_PRT3_PC2
.set SW_Minus__PORT, 3
.set SW_Minus__PS, CYREG_PRT3_PS
.set SW_Minus__SHIFT, 7

/* LED_Minus */
.set LED_Minus__0__DM__MASK, 0x7000
.set LED_Minus__0__DM__SHIFT, 12
.set LED_Minus__0__DR, CYREG_PRT2_DR
.set LED_Minus__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_Minus__0__HSIOM_MASK, 0x000F0000
.set LED_Minus__0__HSIOM_SHIFT, 16
.set LED_Minus__0__INTCFG, CYREG_PRT2_INTCFG
.set LED_Minus__0__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_Minus__0__MASK, 0x10
.set LED_Minus__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_Minus__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_Minus__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_Minus__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_Minus__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_Minus__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_Minus__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_Minus__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_Minus__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_Minus__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_Minus__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_Minus__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_Minus__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_Minus__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_Minus__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_Minus__0__PC, CYREG_PRT2_PC
.set LED_Minus__0__PC2, CYREG_PRT2_PC2
.set LED_Minus__0__PORT, 2
.set LED_Minus__0__PS, CYREG_PRT2_PS
.set LED_Minus__0__SHIFT, 4
.set LED_Minus__DR, CYREG_PRT2_DR
.set LED_Minus__INTCFG, CYREG_PRT2_INTCFG
.set LED_Minus__INTSTAT, CYREG_PRT2_INTSTAT
.set LED_Minus__MASK, 0x10
.set LED_Minus__PA__CFG0, CYREG_UDB_PA2_CFG0
.set LED_Minus__PA__CFG1, CYREG_UDB_PA2_CFG1
.set LED_Minus__PA__CFG10, CYREG_UDB_PA2_CFG10
.set LED_Minus__PA__CFG11, CYREG_UDB_PA2_CFG11
.set LED_Minus__PA__CFG12, CYREG_UDB_PA2_CFG12
.set LED_Minus__PA__CFG13, CYREG_UDB_PA2_CFG13
.set LED_Minus__PA__CFG14, CYREG_UDB_PA2_CFG14
.set LED_Minus__PA__CFG2, CYREG_UDB_PA2_CFG2
.set LED_Minus__PA__CFG3, CYREG_UDB_PA2_CFG3
.set LED_Minus__PA__CFG4, CYREG_UDB_PA2_CFG4
.set LED_Minus__PA__CFG5, CYREG_UDB_PA2_CFG5
.set LED_Minus__PA__CFG6, CYREG_UDB_PA2_CFG6
.set LED_Minus__PA__CFG7, CYREG_UDB_PA2_CFG7
.set LED_Minus__PA__CFG8, CYREG_UDB_PA2_CFG8
.set LED_Minus__PA__CFG9, CYREG_UDB_PA2_CFG9
.set LED_Minus__PC, CYREG_PRT2_PC
.set LED_Minus__PC2, CYREG_PRT2_PC2
.set LED_Minus__PORT, 2
.set LED_Minus__PS, CYREG_PRT2_PS
.set LED_Minus__SHIFT, 4

/* Zero_Cross_cy_psoc4_abuf */
.set Zero_Cross_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Zero_Cross_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Zero_Cross_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Zero_Cross_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Zero_Cross_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Zero_Cross_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Zero_Cross_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Zero_Cross_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Zero_Cross_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Zero_Cross_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Zero_Cross_cy_psoc4_abuf__INTR_SHIFT, 1
.set Zero_Cross_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA1_COMP_TRIM
.set Zero_Cross_cy_psoc4_abuf__OA_NUMBER, 1
.set Zero_Cross_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA1_OFFSET_TRIM
.set Zero_Cross_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES1_CTRL
.set Zero_Cross_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM
.set Zero_Cross_cy_psoc4_abuf__OA_SW, CYREG_CTBM_OA1_SW
.set Zero_Cross_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTBM_OA1_SW_CLEAR

/* Relay_Offset_cy_m0s8_tcpwm_1 */
.set Relay_Offset_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Relay_Offset_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Relay_Offset_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Relay_Offset_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Relay_Offset_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Relay_Offset_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Relay_Offset_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Relay_Offset_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Relay_Offset_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Relay_Offset_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Relay_Offset_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Relay_Fire_ISR */
.set Relay_Fire_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Relay_Fire_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Relay_Fire_ISR__INTC_MASK, 0x10000
.set Relay_Fire_ISR__INTC_NUMBER, 16
.set Relay_Fire_ISR__INTC_PRIOR_MASK, 0xC0
.set Relay_Fire_ISR__INTC_PRIOR_NUM, 2
.set Relay_Fire_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set Relay_Fire_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Relay_Fire_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x041C1193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x040
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
