Analysis & Synthesis report for top
Sat Apr 03 03:51:18 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |IP_VGA_hwtb|IP_VGA_Main:dut|yState
 10. State Machine - |IP_VGA_hwtb|IP_VGA_Main:dut|xState
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated
 17. Source assignments for IP_VGA_Main:dut|altsyncram:palette_rtl_0|altsyncram_aa62:auto_generated
 18. Parameter Settings for User Entity Instance: IP_VGA_Main:dut
 19. Parameter Settings for User Entity Instance: IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i
 20. Parameter Settings for Inferred Entity Instance: IP_VGA_Main:dut|altsyncram:vram_rtl_0
 21. Parameter Settings for Inferred Entity Instance: IP_VGA_Main:dut|altsyncram:palette_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i"
 24. Port Connectivity Checks: "IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 03 03:51:18 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; IP_VGA_hwtb                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 42                                          ;
; Total pins                      ; 30                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,463,744                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; IP_VGA_hwtb        ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                                                         ; Library ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../vga/IP_VGA_hwtb.sv                                                                                                  ; yes             ; User SystemVerilog HDL File            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv                                                                                                                ;         ;
; ../../hdl/Interfaces.sv                                                                                                ; yes             ; User SystemVerilog HDL File            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv                                                                                                                             ;         ;
; ../vga/IP_VGA_PLL_Altera.v                                                                                             ; yes             ; User Verilog HDL File                  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v                                                                                                           ;         ;
; ../vga/IP_VGA_Main.sv                                                                                                  ; yes             ; User SystemVerilog HDL File            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv                                                                                                                ;         ;
; ../vga/IP_VGA_IF.sv                                                                                                    ; yes             ; User SystemVerilog HDL File            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_IF.sv                                                                                                                  ;         ;
; altera_pll.v                                                                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                                  ;         ;
; altsyncram.tdf                                                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                ;         ;
; stratix_ram_block.inc                                                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                         ;         ;
; lpm_mux.inc                                                                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                   ;         ;
; lpm_decode.inc                                                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                ;         ;
; aglobal201.inc                                                                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                                ;         ;
; a_rdenreg.inc                                                                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                 ;         ;
; altrom.inc                                                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                    ;         ;
; altram.inc                                                                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                    ;         ;
; altdpram.inc                                                                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                  ;         ;
; db/altsyncram_e462.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/altsyncram_e462.tdf                                                                                                 ;         ;
; 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif    ; yes             ; Auto-Found Memory Initialization File  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif    ;         ;
; db/decode_3na.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/decode_3na.tdf                                                                                                      ;         ;
; db/decode_s2a.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/decode_s2a.tdf                                                                                                      ;         ;
; db/mux_jhb.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/mux_jhb.tdf                                                                                                         ;         ;
; db/altsyncram_aa62.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction            ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/altsyncram_aa62.tdf                                                                                                 ;         ;
; 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ; yes             ; Auto-Found Memory Initialization File  ; Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ;         ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 168                                                                          ;
;                                             ;                                                                              ;
; Combinational ALUT usage for logic          ; 203                                                                          ;
;     -- 7 input functions                    ; 1                                                                            ;
;     -- 6 input functions                    ; 130                                                                          ;
;     -- 5 input functions                    ; 17                                                                           ;
;     -- 4 input functions                    ; 0                                                                            ;
;     -- <=3 input functions                  ; 55                                                                           ;
;                                             ;                                                                              ;
; Dedicated logic registers                   ; 42                                                                           ;
;                                             ;                                                                              ;
; I/O pins                                    ; 30                                                                           ;
; Total MLAB memory bits                      ; 0                                                                            ;
; Total block memory bits                     ; 2463744                                                                      ;
;                                             ;                                                                              ;
; Total DSP Blocks                            ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 372                                                                          ;
; Total fan-out                               ; 6597                                                                         ;
; Average fan-out                             ; 10.41                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |IP_VGA_hwtb                              ; 203 (1)             ; 42 (0)                    ; 2463744           ; 0          ; 30   ; 0            ; |IP_VGA_hwtb                                                                                               ; IP_VGA_hwtb       ; work         ;
;    |IP_VGA_Main:dut|                      ; 202 (52)            ; 42 (36)                   ; 2463744           ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut                                                                               ; IP_VGA_Main       ; work         ;
;       |IP_VGA_PLL_Altera:pll|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll                                                         ; IP_VGA_PLL_Altera ; work         ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i                                 ; altera_pll        ; work         ;
;       |altsyncram:palette_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut|altsyncram:palette_rtl_0                                                      ; altsyncram        ; work         ;
;          |altsyncram_aa62:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut|altsyncram:palette_rtl_0|altsyncram_aa62:auto_generated                       ; altsyncram_aa62   ; work         ;
;       |altsyncram:vram_rtl_0|             ; 150 (0)             ; 6 (0)                     ; 2457600           ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut|altsyncram:vram_rtl_0                                                         ; altsyncram        ; work         ;
;          |altsyncram_e462:auto_generated| ; 150 (0)             ; 6 (6)                     ; 2457600           ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated                          ; altsyncram_e462   ; work         ;
;             |decode_s2a:rden_decode_b|    ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|decode_s2a:rden_decode_b ; decode_s2a        ; work         ;
;             |mux_jhb:mux5|                ; 112 (112)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IP_VGA_hwtb|IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|mux_jhb:mux5             ; mux_jhb           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------------------------------------------------------------------------------+
; Name                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                                                                    ;
+------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------------------------------------------------------------------------------+
; IP_VGA_Main:dut|altsyncram:palette_rtl_0|altsyncram_aa62:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144    ; 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ;
; IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif    ;
+------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |IP_VGA_hwtb|IP_VGA_Main:dut|yState                      ;
+---------------+--------------+---------------+-------------+-------------+
; Name          ; yState.FRONT ; yState.ACTIVE ; yState.BACK ; yState.SYNC ;
+---------------+--------------+---------------+-------------+-------------+
; yState.SYNC   ; 0            ; 0             ; 0           ; 0           ;
; yState.BACK   ; 0            ; 0             ; 1           ; 1           ;
; yState.ACTIVE ; 0            ; 1             ; 0           ; 1           ;
; yState.FRONT  ; 1            ; 0             ; 0           ; 1           ;
+---------------+--------------+---------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |IP_VGA_hwtb|IP_VGA_Main:dut|xState                      ;
+---------------+--------------+---------------+-------------+-------------+
; Name          ; xState.FRONT ; xState.ACTIVE ; xState.BACK ; xState.SYNC ;
+---------------+--------------+---------------+-------------+-------------+
; xState.SYNC   ; 0            ; 0             ; 0           ; 0           ;
; xState.BACK   ; 0            ; 0             ; 1           ; 1           ;
; xState.ACTIVE ; 0            ; 1             ; 0           ; 1           ;
; xState.FRONT  ; 1            ; 0             ; 0           ; 1           ;
+---------------+--------------+---------------+-------------+-------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; IP_VGA_Main:dut|p_in[0..3]             ; Stuck at GND due to stuck port data_in ;
; IP_VGA_Main:dut|twoBusCycle            ; Stuck at GND due to stuck port data_in ;
; IP_VGA_Main:dut|x_in[0..9]             ; Stuck at GND due to stuck port data_in ;
; IP_VGA_Main:dut|y_in[0..8]             ; Stuck at GND due to stuck port data_in ;
; IP_VGA_Main:dut|p_in[4..7]             ; Stuck at GND due to stuck port data_in ;
; IP_VGA_Main:dut|yState~3               ; Lost fanout                            ;
; IP_VGA_Main:dut|yState~4               ; Lost fanout                            ;
; IP_VGA_Main:dut|xState~3               ; Lost fanout                            ;
; IP_VGA_Main:dut|xState~4               ; Lost fanout                            ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 42    ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; IP_VGA_Main:dut|VGA_IF.VGA_SYNC_N      ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                  ;
+----------------------------------------+-------------------------------+------+
; Register Name                          ; Megafunction                  ; Type ;
+----------------------------------------+-------------------------------+------+
; IP_VGA_Main:dut|vram_out_bus[0..7]     ; IP_VGA_Main:dut|vram_rtl_0    ; RAM  ;
; IP_VGA_Main:dut|p_out[0..7]            ; IP_VGA_Main:dut|vram_rtl_0    ; RAM  ;
; IP_VGA_Main:dut|palette_out_bus[0..23] ; IP_VGA_Main:dut|palette_rtl_0 ; RAM  ;
; IP_VGA_Main:dut|VGA_IF.VGA_R[0..7]     ; IP_VGA_Main:dut|palette_rtl_0 ; RAM  ;
; IP_VGA_Main:dut|VGA_IF.VGA_G[0..7]     ; IP_VGA_Main:dut|palette_rtl_0 ; RAM  ;
; IP_VGA_Main:dut|VGA_IF.VGA_B[0..7]     ; IP_VGA_Main:dut|palette_rtl_0 ; RAM  ;
+----------------------------------------+-------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |IP_VGA_hwtb|IP_VGA_Main:dut|y_out[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for IP_VGA_Main:dut|altsyncram:vram_rtl_0|altsyncram_e462:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for IP_VGA_Main:dut|altsyncram:palette_rtl_0|altsyncram_aa62:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:dut                                                                                               ;
+-----------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name  ; Value                                                                                                                  ; Type            ;
+-----------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
; ADDR            ; 00000000000000000000000000000000                                                                                       ; Unsigned Binary ;
; DEPTH           ; 8                                                                                                                      ; Signed Integer  ;
; W_DIV_1280      ; 1                                                                                                                      ; Signed Integer  ;
; H_DIV_960       ; 1                                                                                                                      ; Signed Integer  ;
; VRAM_MIF_HEX    ; 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif    ; String          ;
; PALETTE_MIF_HEX ; 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ; String          ;
+-----------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; true                   ; String                                     ;
; pll_type                             ; General                ; String                                     ;
; pll_subtype                          ; General                ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; normal                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 102.100000 MHz         ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IP_VGA_Main:dut|altsyncram:vram_rtl_0                                                                                    ;
+------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                               ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                   ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                     ; Untyped        ;
; WIDTH_A                            ; 8                                                                                                                   ; Untyped        ;
; WIDTHAD_A                          ; 19                                                                                                                  ; Untyped        ;
; NUMWORDS_A                         ; 307200                                                                                                              ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                ; Untyped        ;
; WIDTH_B                            ; 8                                                                                                                   ; Untyped        ;
; WIDTHAD_B                          ; 19                                                                                                                  ; Untyped        ;
; NUMWORDS_B                         ; 307200                                                                                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                ; Untyped        ;
; INIT_FILE                          ; 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_e462                                                                                                     ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IP_VGA_Main:dut|altsyncram:palette_rtl_0                                                                                    ;
+------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                  ; Type           ;
+------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                      ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                        ; Untyped        ;
; WIDTH_A                            ; 24                                                                                                                     ; Untyped        ;
; WIDTHAD_A                          ; 8                                                                                                                      ; Untyped        ;
; NUMWORDS_A                         ; 256                                                                                                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                   ; Untyped        ;
; WIDTH_B                            ; 24                                                                                                                     ; Untyped        ;
; WIDTHAD_B                          ; 8                                                                                                                      ; Untyped        ;
; NUMWORDS_B                         ; 256                                                                                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                   ; Untyped        ;
; INIT_FILE                          ; 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_aa62                                                                                                        ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 2                                        ;
; Entity Instance                           ; IP_VGA_Main:dut|altsyncram:vram_rtl_0    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ;
;     -- WIDTH_A                            ; 8                                        ;
;     -- NUMWORDS_A                         ; 307200                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 8                                        ;
;     -- NUMWORDS_B                         ; 307200                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; IP_VGA_Main:dut|altsyncram:palette_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ;
;     -- WIDTH_A                            ; 24                                       ;
;     -- NUMWORDS_A                         ; 256                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 24                                       ;
;     -- NUMWORDS_B                         ; 256                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i"                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll"                                                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 42                          ;
;     ENA               ; 8                           ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 11                          ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 204                         ;
;     arith             ; 21                          ;
;         1 data inputs ; 21                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 170                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 12                          ;
;         5 data inputs ; 17                          ;
;         6 data inputs ; 130                         ;
;     shared            ; 12                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 30                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 3.10                        ;
; Average LUT depth     ; 2.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Apr 03 03:50:59 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tb -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_hwtb.sv
    Info (12023): Found entity 1: IP_VGA_hwtb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file /development/ece496/ece496/my-electron-app/resources/hdl/interfaces.sv
    Info (12023): Found entity 1: Simple_Worker_Mem_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
    Info (12023): Found entity 2: Simple_Manager_Mem_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 89
    Info (12023): Found entity 3: AXI5_Lite_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 149
Info (12021): Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_tb.sv
    Info (12023): Found entity 1: IP_VGA_tb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_pll_altera.v
    Info (12023): Found entity 1: IP_VGA_PLL_Altera File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_main.sv
    Info (12023): Found entity 1: IP_VGA_Main File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /development/ece496/ece496/my-electron-app/resources/peripherals/vga/ip_vga_if.sv
    Info (12023): Found entity 1: IP_VGA_IF File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_IF.sv Line: 1
Warning (10037): Verilog HDL or VHDL warning at IP_VGA_Main.sv(259): conditional expression evaluates to a constant File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 259
Warning (10037): Verilog HDL or VHDL warning at IP_VGA_Main.sv(295): conditional expression evaluates to a constant File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 295
Info (12127): Elaborating entity "IP_VGA_hwtb" for the top level hierarchy
Info (12128): Elaborating entity "Simple_Worker_Mem_IF" for hierarchy "Simple_Worker_Mem_IF:Bus" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv Line: 20
Warning (12158): Entity "Simple_Worker_Mem_IF" contains only dangling pins File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv Line: 20
Info (12128): Elaborating entity "IP_VGA_IF" for hierarchy "IP_VGA_IF:VGA_IF" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv Line: 21
Warning (12158): Entity "IP_VGA_IF" contains only dangling pins File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv Line: 21
Info (12128): Elaborating entity "IP_VGA_Main" for hierarchy "IP_VGA_Main:dut" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_hwtb.sv Line: 45
Warning (10036): Verilog HDL or VHDL warning at IP_VGA_Main.sv(69): object "en_s2" assigned a value but never read File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 69
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(134): truncated value with size 32 to match size of target (1) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 134
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(138): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 138
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(146): truncated value with size 32 to match size of target (9) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 146
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(154): truncated value with size 32 to match size of target (8) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 154
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(165): truncated value with size 32 to match size of target (8) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 165
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(175): truncated value with size 32 to match size of target (24) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 175
Warning (10958): SystemVerilog warning at IP_VGA_Main.sv(133): unique or priority keyword makes case statement complete File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 133
Warning (10958): SystemVerilog warning at IP_VGA_Main.sv(188): unique or priority keyword makes case statement complete File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 188
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(243): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 243
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(244): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 244
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(245): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 245
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(246): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 246
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(249): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 249
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(250): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 250
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(251): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 251
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(252): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 252
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(256): truncated value with size 32 to match size of target (9) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 256
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(266): truncated value with size 32 to match size of target (11) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 266
Warning (10230): Verilog HDL assignment warning at IP_VGA_Main.sv(278): truncated value with size 32 to match size of target (10) File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 278
Info (12128): Elaborating entity "IP_VGA_PLL_Altera" for hierarchy "IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_Main.sv Line: 97
Info (12128): Elaborating entity "altera_pll" for hierarchy "IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
Info (12133): Instantiated megafunction "IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i" with the following parameter: File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/vga/IP_VGA_PLL_Altera.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "102.100000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_valid" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[9]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[8]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[7]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[6]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[5]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[4]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[3]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[31]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[30]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[2]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[29]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[28]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[27]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[26]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[25]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[24]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[23]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[22]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[21]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[20]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[1]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[19]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[18]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[17]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[16]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[15]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[14]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[13]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[12]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[11]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[10]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_data[0]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_byteEn[3]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_byteEn[2]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_byteEn[1]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_byteEn[0]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[9]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[8]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[7]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[6]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[5]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[4]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[3]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[31]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[30]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[2]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[29]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[28]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[27]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[26]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[25]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[24]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[23]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[22]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[21]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[20]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[1]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[19]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[18]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[17]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[16]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[15]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[14]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[13]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[12]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[11]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[10]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.wr_addr[0]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.reset_n" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_valid" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_byteEn[3]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_byteEn[2]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_byteEn[1]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_byteEn[0]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[9]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[8]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[7]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[6]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[5]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[4]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[3]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[31]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[30]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[2]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[29]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[28]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[27]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[26]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[25]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[24]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[23]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[22]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[21]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[20]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[1]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[19]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[18]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[17]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[16]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[15]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[14]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[13]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[12]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[11]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[10]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Warning (12161): Node "Simple_Worker_Mem_IF:Bus|Simple_Worker_Mem_IF.rd_addr[0]" is stuck at GND because node is in wire loop and does not have a source File: Z:/Development/ECE496/ECE496/my-electron-app/resources/hdl/Interfaces.sv Line: 1
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IP_VGA_Main:dut|vram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "IP_VGA_Main:dut|palette_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to 480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:dut|altsyncram:vram_rtl_0"
Info (12133): Instantiated megafunction "IP_VGA_Main:dut|altsyncram:vram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "NUMWORDS_B" = "307200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.p256.png.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e462.tdf
    Info (12023): Found entity 1: altsyncram_e462 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/altsyncram_e462.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/decode_3na.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/decode_s2a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/mux_jhb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "IP_VGA_Main:dut|altsyncram:palette_rtl_0"
Info (12133): Instantiated megafunction "IP_VGA_Main:dut|altsyncram:palette_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aa62.tdf
    Info (12023): Found entity 1: altsyncram_aa62 File: Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/db/altsyncram_aa62.tdf Line: 28
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (255) in the Memory Initialization File "Z:/Development/ECE496/ECE496/my-electron-app/resources/peripherals/tb_quartus/480_1502934674.inkh_59_melloque_waifu2x_art_scale_tta_1 copy_waifu2x_art_noise3_scale_tta_1 copy 2.png.palette.png.mif" -- setting initial value for remaining addresses to 0 File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance IP_VGA_Main:dut|IP_VGA_PLL_Altera:pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 574 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 215 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 707 warnings
    Info: Peak virtual memory: 5182 megabytes
    Info: Processing ended: Sat Apr 03 03:51:18 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:28


