0.6
2019.1
May 24 2019
15:06:07
A:/fpga/srl_1488_pg3/sral_14_88_hours/sral_14_88_hours.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
A:/fpga/srl_1488_pg3/sral_14_88_hours/sral_14_88_hours.srcs/sim_1/new/Ex1_FSM_moore_tb.sv,1714666782,systemVerilog,,,,Ex1_FSM_moore_tb,,,,,,,,
A:/fpga/srl_1488_pg3/sral_14_88_hours/sral_14_88_hours.srcs/sources_1/new/Ex1_FSM_moore.sv,1714666554,systemVerilog,,A:/fpga/srl_1488_pg3/sral_14_88_hours/sral_14_88_hours.srcs/sim_1/new/Ex1_FSM_moore_tb.sv,,Ex1_FSM_moore,,,,,,,,
