;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; BPFIn
BPFIn__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
BPFIn__0__MASK EQU 0x01
BPFIn__0__PC EQU CYREG_PRT3_PC0
BPFIn__0__PORT EQU 3
BPFIn__0__SHIFT EQU 0
BPFIn__AG EQU CYREG_PRT3_AG
BPFIn__AMUX EQU CYREG_PRT3_AMUX
BPFIn__BIE EQU CYREG_PRT3_BIE
BPFIn__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BPFIn__BYP EQU CYREG_PRT3_BYP
BPFIn__CTL EQU CYREG_PRT3_CTL
BPFIn__DM0 EQU CYREG_PRT3_DM0
BPFIn__DM1 EQU CYREG_PRT3_DM1
BPFIn__DM2 EQU CYREG_PRT3_DM2
BPFIn__DR EQU CYREG_PRT3_DR
BPFIn__INP_DIS EQU CYREG_PRT3_INP_DIS
BPFIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BPFIn__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BPFIn__LCD_EN EQU CYREG_PRT3_LCD_EN
BPFIn__MASK EQU 0x01
BPFIn__PORT EQU 3
BPFIn__PRT EQU CYREG_PRT3_PRT
BPFIn__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BPFIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BPFIn__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BPFIn__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BPFIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BPFIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BPFIn__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BPFIn__PS EQU CYREG_PRT3_PS
BPFIn__SHIFT EQU 0
BPFIn__SLW EQU CYREG_PRT3_SLW

; BPF_Comp
BPF_Comp_ctComp__CLK EQU CYREG_CMP1_CLK
BPF_Comp_ctComp__CMP_MASK EQU 0x02
BPF_Comp_ctComp__CMP_NUMBER EQU 1
BPF_Comp_ctComp__CR EQU CYREG_CMP1_CR
BPF_Comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
BPF_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
BPF_Comp_ctComp__LUT__MSK_MASK EQU 0x02
BPF_Comp_ctComp__LUT__MSK_SHIFT EQU 1
BPF_Comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
BPF_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
BPF_Comp_ctComp__LUT__SR_MASK EQU 0x02
BPF_Comp_ctComp__LUT__SR_SHIFT EQU 1
BPF_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
BPF_Comp_ctComp__PM_ACT_MSK EQU 0x02
BPF_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
BPF_Comp_ctComp__PM_STBY_MSK EQU 0x02
BPF_Comp_ctComp__SW0 EQU CYREG_CMP1_SW0
BPF_Comp_ctComp__SW2 EQU CYREG_CMP1_SW2
BPF_Comp_ctComp__SW3 EQU CYREG_CMP1_SW3
BPF_Comp_ctComp__SW4 EQU CYREG_CMP1_SW4
BPF_Comp_ctComp__SW6 EQU CYREG_CMP1_SW6
BPF_Comp_ctComp__TR0 EQU CYREG_CMP1_TR0
BPF_Comp_ctComp__TR1 EQU CYREG_CMP1_TR1
BPF_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
BPF_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
BPF_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
BPF_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
BPF_Comp_ctComp__WRK EQU CYREG_CMP_WRK
BPF_Comp_ctComp__WRK_MASK EQU 0x02
BPF_Comp_ctComp__WRK_SHIFT EQU 1

; CompOut
CompOut__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
CompOut__0__MASK EQU 0x80
CompOut__0__PC EQU CYREG_PRT3_PC7
CompOut__0__PORT EQU 3
CompOut__0__SHIFT EQU 7
CompOut__AG EQU CYREG_PRT3_AG
CompOut__AMUX EQU CYREG_PRT3_AMUX
CompOut__BIE EQU CYREG_PRT3_BIE
CompOut__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CompOut__BYP EQU CYREG_PRT3_BYP
CompOut__CTL EQU CYREG_PRT3_CTL
CompOut__DM0 EQU CYREG_PRT3_DM0
CompOut__DM1 EQU CYREG_PRT3_DM1
CompOut__DM2 EQU CYREG_PRT3_DM2
CompOut__DR EQU CYREG_PRT3_DR
CompOut__INP_DIS EQU CYREG_PRT3_INP_DIS
CompOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CompOut__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CompOut__LCD_EN EQU CYREG_PRT3_LCD_EN
CompOut__MASK EQU 0x80
CompOut__PORT EQU 3
CompOut__PRT EQU CYREG_PRT3_PRT
CompOut__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CompOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CompOut__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CompOut__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CompOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CompOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CompOut__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CompOut__PS EQU CYREG_PRT3_PS
CompOut__SHIFT EQU 7
CompOut__SLW EQU CYREG_PRT3_SLW

; CountOut
CountOut__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
CountOut__0__MASK EQU 0x04
CountOut__0__PC EQU CYREG_PRT3_PC2
CountOut__0__PORT EQU 3
CountOut__0__SHIFT EQU 2
CountOut__AG EQU CYREG_PRT3_AG
CountOut__AMUX EQU CYREG_PRT3_AMUX
CountOut__BIE EQU CYREG_PRT3_BIE
CountOut__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CountOut__BYP EQU CYREG_PRT3_BYP
CountOut__CTL EQU CYREG_PRT3_CTL
CountOut__DM0 EQU CYREG_PRT3_DM0
CountOut__DM1 EQU CYREG_PRT3_DM1
CountOut__DM2 EQU CYREG_PRT3_DM2
CountOut__DR EQU CYREG_PRT3_DR
CountOut__INP_DIS EQU CYREG_PRT3_INP_DIS
CountOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CountOut__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CountOut__LCD_EN EQU CYREG_PRT3_LCD_EN
CountOut__MASK EQU 0x04
CountOut__PORT EQU 3
CountOut__PRT EQU CYREG_PRT3_PRT
CountOut__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CountOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CountOut__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CountOut__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CountOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CountOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CountOut__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CountOut__PS EQU CYREG_PRT3_PS
CountOut__SHIFT EQU 2
CountOut__SLW EQU CYREG_PRT3_SLW

; DelayClk
DelayClk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
DelayClk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
DelayClk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
DelayClk__CFG2_SRC_SEL_MASK EQU 0x07
DelayClk__INDEX EQU 0x03
DelayClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DelayClk__PM_ACT_MSK EQU 0x08
DelayClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DelayClk__PM_STBY_MSK EQU 0x08

; DemodOut
DemodOut__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
DemodOut__0__MASK EQU 0x02
DemodOut__0__PC EQU CYREG_PRT3_PC1
DemodOut__0__PORT EQU 3
DemodOut__0__SHIFT EQU 1
DemodOut__AG EQU CYREG_PRT3_AG
DemodOut__AMUX EQU CYREG_PRT3_AMUX
DemodOut__BIE EQU CYREG_PRT3_BIE
DemodOut__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DemodOut__BYP EQU CYREG_PRT3_BYP
DemodOut__CTL EQU CYREG_PRT3_CTL
DemodOut__DM0 EQU CYREG_PRT3_DM0
DemodOut__DM1 EQU CYREG_PRT3_DM1
DemodOut__DM2 EQU CYREG_PRT3_DM2
DemodOut__DR EQU CYREG_PRT3_DR
DemodOut__INP_DIS EQU CYREG_PRT3_INP_DIS
DemodOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DemodOut__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DemodOut__LCD_EN EQU CYREG_PRT3_LCD_EN
DemodOut__MASK EQU 0x02
DemodOut__PORT EQU 3
DemodOut__PRT EQU CYREG_PRT3_PRT
DemodOut__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DemodOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DemodOut__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DemodOut__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DemodOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DemodOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DemodOut__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DemodOut__PS EQU CYREG_PRT3_PS
DemodOut__SHIFT EQU 1
DemodOut__SLW EQU CYREG_PRT3_SLW

; HighF_BPFIn
HighF_BPFIn__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
HighF_BPFIn__0__MASK EQU 0x40
HighF_BPFIn__0__PC EQU CYREG_PRT1_PC6
HighF_BPFIn__0__PORT EQU 1
HighF_BPFIn__0__SHIFT EQU 6
HighF_BPFIn__AG EQU CYREG_PRT1_AG
HighF_BPFIn__AMUX EQU CYREG_PRT1_AMUX
HighF_BPFIn__BIE EQU CYREG_PRT1_BIE
HighF_BPFIn__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HighF_BPFIn__BYP EQU CYREG_PRT1_BYP
HighF_BPFIn__CTL EQU CYREG_PRT1_CTL
HighF_BPFIn__DM0 EQU CYREG_PRT1_DM0
HighF_BPFIn__DM1 EQU CYREG_PRT1_DM1
HighF_BPFIn__DM2 EQU CYREG_PRT1_DM2
HighF_BPFIn__DR EQU CYREG_PRT1_DR
HighF_BPFIn__INP_DIS EQU CYREG_PRT1_INP_DIS
HighF_BPFIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HighF_BPFIn__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HighF_BPFIn__LCD_EN EQU CYREG_PRT1_LCD_EN
HighF_BPFIn__MASK EQU 0x40
HighF_BPFIn__PORT EQU 1
HighF_BPFIn__PRT EQU CYREG_PRT1_PRT
HighF_BPFIn__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HighF_BPFIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HighF_BPFIn__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HighF_BPFIn__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HighF_BPFIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HighF_BPFIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HighF_BPFIn__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HighF_BPFIn__PS EQU CYREG_PRT1_PS
HighF_BPFIn__SHIFT EQU 6
HighF_BPFIn__SLW EQU CYREG_PRT1_SLW

; HighF_BPF_Comp
HighF_BPF_Comp_ctComp__CLK EQU CYREG_CMP3_CLK
HighF_BPF_Comp_ctComp__CMP_MASK EQU 0x08
HighF_BPF_Comp_ctComp__CMP_NUMBER EQU 3
HighF_BPF_Comp_ctComp__CR EQU CYREG_CMP3_CR
HighF_BPF_Comp_ctComp__LUT__CR EQU CYREG_LUT3_CR
HighF_BPF_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
HighF_BPF_Comp_ctComp__LUT__MSK_MASK EQU 0x08
HighF_BPF_Comp_ctComp__LUT__MSK_SHIFT EQU 3
HighF_BPF_Comp_ctComp__LUT__MX EQU CYREG_LUT3_MX
HighF_BPF_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
HighF_BPF_Comp_ctComp__LUT__SR_MASK EQU 0x08
HighF_BPF_Comp_ctComp__LUT__SR_SHIFT EQU 3
HighF_BPF_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
HighF_BPF_Comp_ctComp__PM_ACT_MSK EQU 0x08
HighF_BPF_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
HighF_BPF_Comp_ctComp__PM_STBY_MSK EQU 0x08
HighF_BPF_Comp_ctComp__SW0 EQU CYREG_CMP3_SW0
HighF_BPF_Comp_ctComp__SW2 EQU CYREG_CMP3_SW2
HighF_BPF_Comp_ctComp__SW3 EQU CYREG_CMP3_SW3
HighF_BPF_Comp_ctComp__SW4 EQU CYREG_CMP3_SW4
HighF_BPF_Comp_ctComp__SW6 EQU CYREG_CMP3_SW6
HighF_BPF_Comp_ctComp__TR0 EQU CYREG_CMP3_TR0
HighF_BPF_Comp_ctComp__TR1 EQU CYREG_CMP3_TR1
HighF_BPF_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
HighF_BPF_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
HighF_BPF_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
HighF_BPF_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
HighF_BPF_Comp_ctComp__WRK EQU CYREG_CMP_WRK
HighF_BPF_Comp_ctComp__WRK_MASK EQU 0x08
HighF_BPF_Comp_ctComp__WRK_SHIFT EQU 3

; HighF_CountOut
HighF_CountOut__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
HighF_CountOut__0__MASK EQU 0x40
HighF_CountOut__0__PC EQU CYREG_PRT2_PC6
HighF_CountOut__0__PORT EQU 2
HighF_CountOut__0__SHIFT EQU 6
HighF_CountOut__AG EQU CYREG_PRT2_AG
HighF_CountOut__AMUX EQU CYREG_PRT2_AMUX
HighF_CountOut__BIE EQU CYREG_PRT2_BIE
HighF_CountOut__BIT_MASK EQU CYREG_PRT2_BIT_MASK
HighF_CountOut__BYP EQU CYREG_PRT2_BYP
HighF_CountOut__CTL EQU CYREG_PRT2_CTL
HighF_CountOut__DM0 EQU CYREG_PRT2_DM0
HighF_CountOut__DM1 EQU CYREG_PRT2_DM1
HighF_CountOut__DM2 EQU CYREG_PRT2_DM2
HighF_CountOut__DR EQU CYREG_PRT2_DR
HighF_CountOut__INP_DIS EQU CYREG_PRT2_INP_DIS
HighF_CountOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
HighF_CountOut__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
HighF_CountOut__LCD_EN EQU CYREG_PRT2_LCD_EN
HighF_CountOut__MASK EQU 0x40
HighF_CountOut__PORT EQU 2
HighF_CountOut__PRT EQU CYREG_PRT2_PRT
HighF_CountOut__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
HighF_CountOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
HighF_CountOut__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
HighF_CountOut__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
HighF_CountOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
HighF_CountOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
HighF_CountOut__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
HighF_CountOut__PS EQU CYREG_PRT2_PS
HighF_CountOut__SHIFT EQU 6
HighF_CountOut__SLW EQU CYREG_PRT2_SLW

; HighF_DemodOut
HighF_DemodOut__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
HighF_DemodOut__0__MASK EQU 0x80
HighF_DemodOut__0__PC EQU CYREG_PRT1_PC7
HighF_DemodOut__0__PORT EQU 1
HighF_DemodOut__0__SHIFT EQU 7
HighF_DemodOut__AG EQU CYREG_PRT1_AG
HighF_DemodOut__AMUX EQU CYREG_PRT1_AMUX
HighF_DemodOut__BIE EQU CYREG_PRT1_BIE
HighF_DemodOut__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HighF_DemodOut__BYP EQU CYREG_PRT1_BYP
HighF_DemodOut__CTL EQU CYREG_PRT1_CTL
HighF_DemodOut__DM0 EQU CYREG_PRT1_DM0
HighF_DemodOut__DM1 EQU CYREG_PRT1_DM1
HighF_DemodOut__DM2 EQU CYREG_PRT1_DM2
HighF_DemodOut__DR EQU CYREG_PRT1_DR
HighF_DemodOut__INP_DIS EQU CYREG_PRT1_INP_DIS
HighF_DemodOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HighF_DemodOut__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HighF_DemodOut__LCD_EN EQU CYREG_PRT1_LCD_EN
HighF_DemodOut__MASK EQU 0x80
HighF_DemodOut__PORT EQU 1
HighF_DemodOut__PRT EQU CYREG_PRT1_PRT
HighF_DemodOut__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HighF_DemodOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HighF_DemodOut__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HighF_DemodOut__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HighF_DemodOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HighF_DemodOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HighF_DemodOut__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HighF_DemodOut__PS EQU CYREG_PRT1_PS
HighF_DemodOut__SHIFT EQU 7
HighF_DemodOut__SLW EQU CYREG_PRT1_SLW

; HighF_LPFIn
HighF_LPFIn__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
HighF_LPFIn__0__MASK EQU 0x10
HighF_LPFIn__0__PC EQU CYREG_PRT3_PC4
HighF_LPFIn__0__PORT EQU 3
HighF_LPFIn__0__SHIFT EQU 4
HighF_LPFIn__AG EQU CYREG_PRT3_AG
HighF_LPFIn__AMUX EQU CYREG_PRT3_AMUX
HighF_LPFIn__BIE EQU CYREG_PRT3_BIE
HighF_LPFIn__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HighF_LPFIn__BYP EQU CYREG_PRT3_BYP
HighF_LPFIn__CTL EQU CYREG_PRT3_CTL
HighF_LPFIn__DM0 EQU CYREG_PRT3_DM0
HighF_LPFIn__DM1 EQU CYREG_PRT3_DM1
HighF_LPFIn__DM2 EQU CYREG_PRT3_DM2
HighF_LPFIn__DR EQU CYREG_PRT3_DR
HighF_LPFIn__INP_DIS EQU CYREG_PRT3_INP_DIS
HighF_LPFIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
HighF_LPFIn__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HighF_LPFIn__LCD_EN EQU CYREG_PRT3_LCD_EN
HighF_LPFIn__MASK EQU 0x10
HighF_LPFIn__PORT EQU 3
HighF_LPFIn__PRT EQU CYREG_PRT3_PRT
HighF_LPFIn__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HighF_LPFIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HighF_LPFIn__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HighF_LPFIn__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HighF_LPFIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HighF_LPFIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HighF_LPFIn__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HighF_LPFIn__PS EQU CYREG_PRT3_PS
HighF_LPFIn__SHIFT EQU 4
HighF_LPFIn__SLW EQU CYREG_PRT3_SLW

; HighF_LPFOut
HighF_LPFOut__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
HighF_LPFOut__0__MASK EQU 0x08
HighF_LPFOut__0__PC EQU CYREG_PRT3_PC3
HighF_LPFOut__0__PORT EQU 3
HighF_LPFOut__0__SHIFT EQU 3
HighF_LPFOut__AG EQU CYREG_PRT3_AG
HighF_LPFOut__AMUX EQU CYREG_PRT3_AMUX
HighF_LPFOut__BIE EQU CYREG_PRT3_BIE
HighF_LPFOut__BIT_MASK EQU CYREG_PRT3_BIT_MASK
HighF_LPFOut__BYP EQU CYREG_PRT3_BYP
HighF_LPFOut__CTL EQU CYREG_PRT3_CTL
HighF_LPFOut__DM0 EQU CYREG_PRT3_DM0
HighF_LPFOut__DM1 EQU CYREG_PRT3_DM1
HighF_LPFOut__DM2 EQU CYREG_PRT3_DM2
HighF_LPFOut__DR EQU CYREG_PRT3_DR
HighF_LPFOut__INP_DIS EQU CYREG_PRT3_INP_DIS
HighF_LPFOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
HighF_LPFOut__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
HighF_LPFOut__LCD_EN EQU CYREG_PRT3_LCD_EN
HighF_LPFOut__MASK EQU 0x08
HighF_LPFOut__PORT EQU 3
HighF_LPFOut__PRT EQU CYREG_PRT3_PRT
HighF_LPFOut__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
HighF_LPFOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
HighF_LPFOut__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
HighF_LPFOut__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
HighF_LPFOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
HighF_LPFOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
HighF_LPFOut__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
HighF_LPFOut__PS EQU CYREG_PRT3_PS
HighF_LPFOut__SHIFT EQU 3
HighF_LPFOut__SLW EQU CYREG_PRT3_SLW

; HighF_LeveCountISR
HighF_LeveCountISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HighF_LeveCountISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HighF_LeveCountISR__INTC_MASK EQU 0x01
HighF_LeveCountISR__INTC_NUMBER EQU 0
HighF_LeveCountISR__INTC_PRIOR_NUM EQU 7
HighF_LeveCountISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
HighF_LeveCountISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HighF_LeveCountISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; HighF_LevelCount
HighF_LevelCount_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
HighF_LevelCount_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
HighF_LevelCount_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
HighF_LevelCount_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
HighF_LevelCount_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
HighF_LevelCount_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
HighF_LevelCount_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
HighF_LevelCount_CounterHW__PER0 EQU CYREG_TMR0_PER0
HighF_LevelCount_CounterHW__PER1 EQU CYREG_TMR0_PER1
HighF_LevelCount_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
HighF_LevelCount_CounterHW__PM_ACT_MSK EQU 0x01
HighF_LevelCount_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
HighF_LevelCount_CounterHW__PM_STBY_MSK EQU 0x01
HighF_LevelCount_CounterHW__RT0 EQU CYREG_TMR0_RT0
HighF_LevelCount_CounterHW__RT1 EQU CYREG_TMR0_RT1
HighF_LevelCount_CounterHW__SR0 EQU CYREG_TMR0_SR0
HighF_LevelCountClk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
HighF_LevelCountClk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
HighF_LevelCountClk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
HighF_LevelCountClk__CFG2_SRC_SEL_MASK EQU 0x07
HighF_LevelCountClk__INDEX EQU 0x01
HighF_LevelCountClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
HighF_LevelCountClk__PM_ACT_MSK EQU 0x02
HighF_LevelCountClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
HighF_LevelCountClk__PM_STBY_MSK EQU 0x02

; HighF_OutComp
HighF_OutComp_ctComp__CLK EQU CYREG_CMP0_CLK
HighF_OutComp_ctComp__CMP_MASK EQU 0x01
HighF_OutComp_ctComp__CMP_NUMBER EQU 0
HighF_OutComp_ctComp__CR EQU CYREG_CMP0_CR
HighF_OutComp_ctComp__LUT__CR EQU CYREG_LUT0_CR
HighF_OutComp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
HighF_OutComp_ctComp__LUT__MSK_MASK EQU 0x01
HighF_OutComp_ctComp__LUT__MSK_SHIFT EQU 0
HighF_OutComp_ctComp__LUT__MX EQU CYREG_LUT0_MX
HighF_OutComp_ctComp__LUT__SR EQU CYREG_LUT_SR
HighF_OutComp_ctComp__LUT__SR_MASK EQU 0x01
HighF_OutComp_ctComp__LUT__SR_SHIFT EQU 0
HighF_OutComp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
HighF_OutComp_ctComp__PM_ACT_MSK EQU 0x01
HighF_OutComp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
HighF_OutComp_ctComp__PM_STBY_MSK EQU 0x01
HighF_OutComp_ctComp__SW0 EQU CYREG_CMP0_SW0
HighF_OutComp_ctComp__SW2 EQU CYREG_CMP0_SW2
HighF_OutComp_ctComp__SW3 EQU CYREG_CMP0_SW3
HighF_OutComp_ctComp__SW4 EQU CYREG_CMP0_SW4
HighF_OutComp_ctComp__SW6 EQU CYREG_CMP0_SW6
HighF_OutComp_ctComp__TR0 EQU CYREG_CMP0_TR0
HighF_OutComp_ctComp__TR1 EQU CYREG_CMP0_TR1
HighF_OutComp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
HighF_OutComp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
HighF_OutComp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
HighF_OutComp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
HighF_OutComp_ctComp__WRK EQU CYREG_CMP_WRK
HighF_OutComp_ctComp__WRK_MASK EQU 0x01
HighF_OutComp_ctComp__WRK_SHIFT EQU 0

; HighF_PGA_SC
HighF_PGA_SC__BST EQU CYREG_SC1_BST
HighF_PGA_SC__CLK EQU CYREG_SC1_CLK
HighF_PGA_SC__CMPINV EQU CYREG_SC_CMPINV
HighF_PGA_SC__CMPINV_MASK EQU 0x02
HighF_PGA_SC__CPTR EQU CYREG_SC_CPTR
HighF_PGA_SC__CPTR_MASK EQU 0x02
HighF_PGA_SC__CR0 EQU CYREG_SC1_CR0
HighF_PGA_SC__CR1 EQU CYREG_SC1_CR1
HighF_PGA_SC__CR2 EQU CYREG_SC1_CR2
HighF_PGA_SC__MSK EQU CYREG_SC_MSK
HighF_PGA_SC__MSK_MASK EQU 0x02
HighF_PGA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
HighF_PGA_SC__PM_ACT_MSK EQU 0x02
HighF_PGA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
HighF_PGA_SC__PM_STBY_MSK EQU 0x02
HighF_PGA_SC__SR EQU CYREG_SC_SR
HighF_PGA_SC__SR_MASK EQU 0x02
HighF_PGA_SC__SW0 EQU CYREG_SC1_SW0
HighF_PGA_SC__SW10 EQU CYREG_SC1_SW10
HighF_PGA_SC__SW2 EQU CYREG_SC1_SW2
HighF_PGA_SC__SW3 EQU CYREG_SC1_SW3
HighF_PGA_SC__SW4 EQU CYREG_SC1_SW4
HighF_PGA_SC__SW6 EQU CYREG_SC1_SW6
HighF_PGA_SC__SW7 EQU CYREG_SC1_SW7
HighF_PGA_SC__SW8 EQU CYREG_SC1_SW8
HighF_PGA_SC__WRK1 EQU CYREG_SC_WRK1
HighF_PGA_SC__WRK1_MASK EQU 0x02

; HighF_PWMOut
HighF_PWMOut__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
HighF_PWMOut__0__MASK EQU 0x80
HighF_PWMOut__0__PC EQU CYREG_PRT2_PC7
HighF_PWMOut__0__PORT EQU 2
HighF_PWMOut__0__SHIFT EQU 7
HighF_PWMOut__AG EQU CYREG_PRT2_AG
HighF_PWMOut__AMUX EQU CYREG_PRT2_AMUX
HighF_PWMOut__BIE EQU CYREG_PRT2_BIE
HighF_PWMOut__BIT_MASK EQU CYREG_PRT2_BIT_MASK
HighF_PWMOut__BYP EQU CYREG_PRT2_BYP
HighF_PWMOut__CTL EQU CYREG_PRT2_CTL
HighF_PWMOut__DM0 EQU CYREG_PRT2_DM0
HighF_PWMOut__DM1 EQU CYREG_PRT2_DM1
HighF_PWMOut__DM2 EQU CYREG_PRT2_DM2
HighF_PWMOut__DR EQU CYREG_PRT2_DR
HighF_PWMOut__INP_DIS EQU CYREG_PRT2_INP_DIS
HighF_PWMOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
HighF_PWMOut__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
HighF_PWMOut__LCD_EN EQU CYREG_PRT2_LCD_EN
HighF_PWMOut__MASK EQU 0x80
HighF_PWMOut__PORT EQU 2
HighF_PWMOut__PRT EQU CYREG_PRT2_PRT
HighF_PWMOut__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
HighF_PWMOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
HighF_PWMOut__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
HighF_PWMOut__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
HighF_PWMOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
HighF_PWMOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
HighF_PWMOut__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
HighF_PWMOut__PS EQU CYREG_PRT2_PS
HighF_PWMOut__SHIFT EQU 7
HighF_PWMOut__SLW EQU CYREG_PRT2_SLW

; HighF_RefOut
HighF_RefOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
HighF_RefOut__0__MASK EQU 0x20
HighF_RefOut__0__PC EQU CYREG_PRT0_PC5
HighF_RefOut__0__PORT EQU 0
HighF_RefOut__0__SHIFT EQU 5
HighF_RefOut__AG EQU CYREG_PRT0_AG
HighF_RefOut__AMUX EQU CYREG_PRT0_AMUX
HighF_RefOut__BIE EQU CYREG_PRT0_BIE
HighF_RefOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HighF_RefOut__BYP EQU CYREG_PRT0_BYP
HighF_RefOut__CTL EQU CYREG_PRT0_CTL
HighF_RefOut__DM0 EQU CYREG_PRT0_DM0
HighF_RefOut__DM1 EQU CYREG_PRT0_DM1
HighF_RefOut__DM2 EQU CYREG_PRT0_DM2
HighF_RefOut__DR EQU CYREG_PRT0_DR
HighF_RefOut__INP_DIS EQU CYREG_PRT0_INP_DIS
HighF_RefOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HighF_RefOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HighF_RefOut__LCD_EN EQU CYREG_PRT0_LCD_EN
HighF_RefOut__MASK EQU 0x20
HighF_RefOut__PORT EQU 0
HighF_RefOut__PRT EQU CYREG_PRT0_PRT
HighF_RefOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HighF_RefOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HighF_RefOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HighF_RefOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HighF_RefOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HighF_RefOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HighF_RefOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HighF_RefOut__PS EQU CYREG_PRT0_PS
HighF_RefOut__SHIFT EQU 5
HighF_RefOut__SLW EQU CYREG_PRT0_SLW

; HighF_Ref_OpAmp_ABuf
HighF_Ref_OpAmp_ABuf__CR EQU CYREG_OPAMP2_CR
HighF_Ref_OpAmp_ABuf__MX EQU CYREG_OPAMP2_MX
HighF_Ref_OpAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
HighF_Ref_OpAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
HighF_Ref_OpAmp_ABuf__PM_ACT_MSK EQU 0x04
HighF_Ref_OpAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
HighF_Ref_OpAmp_ABuf__PM_STBY_MSK EQU 0x04
HighF_Ref_OpAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
HighF_Ref_OpAmp_ABuf__SW EQU CYREG_OPAMP2_SW
HighF_Ref_OpAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
HighF_Ref_OpAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

; HighF_ShiftOut
HighF_ShiftOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
HighF_ShiftOut__0__MASK EQU 0x08
HighF_ShiftOut__0__PC EQU CYREG_PRT0_PC3
HighF_ShiftOut__0__PORT EQU 0
HighF_ShiftOut__0__SHIFT EQU 3
HighF_ShiftOut__AG EQU CYREG_PRT0_AG
HighF_ShiftOut__AMUX EQU CYREG_PRT0_AMUX
HighF_ShiftOut__BIE EQU CYREG_PRT0_BIE
HighF_ShiftOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HighF_ShiftOut__BYP EQU CYREG_PRT0_BYP
HighF_ShiftOut__CTL EQU CYREG_PRT0_CTL
HighF_ShiftOut__DM0 EQU CYREG_PRT0_DM0
HighF_ShiftOut__DM1 EQU CYREG_PRT0_DM1
HighF_ShiftOut__DM2 EQU CYREG_PRT0_DM2
HighF_ShiftOut__DR EQU CYREG_PRT0_DR
HighF_ShiftOut__INP_DIS EQU CYREG_PRT0_INP_DIS
HighF_ShiftOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HighF_ShiftOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HighF_ShiftOut__LCD_EN EQU CYREG_PRT0_LCD_EN
HighF_ShiftOut__MASK EQU 0x08
HighF_ShiftOut__PORT EQU 0
HighF_ShiftOut__PRT EQU CYREG_PRT0_PRT
HighF_ShiftOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HighF_ShiftOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HighF_ShiftOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HighF_ShiftOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HighF_ShiftOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HighF_ShiftOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HighF_ShiftOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HighF_ShiftOut__PS EQU CYREG_PRT0_PS
HighF_ShiftOut__SHIFT EQU 3
HighF_ShiftOut__SLW EQU CYREG_PRT0_SLW

; HighF_ShiftReg2
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB04_A0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB04_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB04_D0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB04_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB04_F0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB04_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB05_A0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB05_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB05_D0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB05_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB05_F0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB05_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB06_A0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB06_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB06_D0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB06_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB06_F0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB06_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB07_A0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB07_A1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB07_D0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB07_D1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB07_F0
HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB07_F1
HighF_ShiftReg2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
HighF_ShiftReg2_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
HighF_ShiftReg2_bSR_StsReg__3__MASK EQU 0x08
HighF_ShiftReg2_bSR_StsReg__3__POS EQU 3
HighF_ShiftReg2_bSR_StsReg__4__MASK EQU 0x10
HighF_ShiftReg2_bSR_StsReg__4__POS EQU 4
HighF_ShiftReg2_bSR_StsReg__5__MASK EQU 0x20
HighF_ShiftReg2_bSR_StsReg__5__POS EQU 5
HighF_ShiftReg2_bSR_StsReg__6__MASK EQU 0x40
HighF_ShiftReg2_bSR_StsReg__6__POS EQU 6
HighF_ShiftReg2_bSR_StsReg__MASK EQU 0x78
HighF_ShiftReg2_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
HighF_ShiftReg2_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
HighF_ShiftReg2_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__0__POS EQU 0
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; HighF_XOR_Out
HighF_XOR_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
HighF_XOR_Out__0__MASK EQU 0x04
HighF_XOR_Out__0__PC EQU CYREG_PRT0_PC2
HighF_XOR_Out__0__PORT EQU 0
HighF_XOR_Out__0__SHIFT EQU 2
HighF_XOR_Out__AG EQU CYREG_PRT0_AG
HighF_XOR_Out__AMUX EQU CYREG_PRT0_AMUX
HighF_XOR_Out__BIE EQU CYREG_PRT0_BIE
HighF_XOR_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HighF_XOR_Out__BYP EQU CYREG_PRT0_BYP
HighF_XOR_Out__CTL EQU CYREG_PRT0_CTL
HighF_XOR_Out__DM0 EQU CYREG_PRT0_DM0
HighF_XOR_Out__DM1 EQU CYREG_PRT0_DM1
HighF_XOR_Out__DM2 EQU CYREG_PRT0_DM2
HighF_XOR_Out__DR EQU CYREG_PRT0_DR
HighF_XOR_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
HighF_XOR_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HighF_XOR_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HighF_XOR_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
HighF_XOR_Out__MASK EQU 0x04
HighF_XOR_Out__PORT EQU 0
HighF_XOR_Out__PRT EQU CYREG_PRT0_PRT
HighF_XOR_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HighF_XOR_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HighF_XOR_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HighF_XOR_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HighF_XOR_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HighF_XOR_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HighF_XOR_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HighF_XOR_Out__PS EQU CYREG_PRT0_PS
HighF_XOR_Out__SHIFT EQU 2
HighF_XOR_Out__SLW EQU CYREG_PRT0_SLW

; LPFIn
LPFIn__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
LPFIn__0__MASK EQU 0x10
LPFIn__0__PC EQU CYREG_PRT0_PC4
LPFIn__0__PORT EQU 0
LPFIn__0__SHIFT EQU 4
LPFIn__AG EQU CYREG_PRT0_AG
LPFIn__AMUX EQU CYREG_PRT0_AMUX
LPFIn__BIE EQU CYREG_PRT0_BIE
LPFIn__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LPFIn__BYP EQU CYREG_PRT0_BYP
LPFIn__CTL EQU CYREG_PRT0_CTL
LPFIn__DM0 EQU CYREG_PRT0_DM0
LPFIn__DM1 EQU CYREG_PRT0_DM1
LPFIn__DM2 EQU CYREG_PRT0_DM2
LPFIn__DR EQU CYREG_PRT0_DR
LPFIn__INP_DIS EQU CYREG_PRT0_INP_DIS
LPFIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LPFIn__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LPFIn__LCD_EN EQU CYREG_PRT0_LCD_EN
LPFIn__MASK EQU 0x10
LPFIn__PORT EQU 0
LPFIn__PRT EQU CYREG_PRT0_PRT
LPFIn__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LPFIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LPFIn__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LPFIn__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LPFIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LPFIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LPFIn__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LPFIn__PS EQU CYREG_PRT0_PS
LPFIn__SHIFT EQU 4
LPFIn__SLW EQU CYREG_PRT0_SLW

; LPFOut
LPFOut__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
LPFOut__0__MASK EQU 0x40
LPFOut__0__PC EQU CYREG_PRT3_PC6
LPFOut__0__PORT EQU 3
LPFOut__0__SHIFT EQU 6
LPFOut__AG EQU CYREG_PRT3_AG
LPFOut__AMUX EQU CYREG_PRT3_AMUX
LPFOut__BIE EQU CYREG_PRT3_BIE
LPFOut__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LPFOut__BYP EQU CYREG_PRT3_BYP
LPFOut__CTL EQU CYREG_PRT3_CTL
LPFOut__DM0 EQU CYREG_PRT3_DM0
LPFOut__DM1 EQU CYREG_PRT3_DM1
LPFOut__DM2 EQU CYREG_PRT3_DM2
LPFOut__DR EQU CYREG_PRT3_DR
LPFOut__INP_DIS EQU CYREG_PRT3_INP_DIS
LPFOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LPFOut__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LPFOut__LCD_EN EQU CYREG_PRT3_LCD_EN
LPFOut__MASK EQU 0x40
LPFOut__PORT EQU 3
LPFOut__PRT EQU CYREG_PRT3_PRT
LPFOut__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LPFOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LPFOut__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LPFOut__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LPFOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LPFOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LPFOut__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LPFOut__PS EQU CYREG_PRT3_PS
LPFOut__SHIFT EQU 6
LPFOut__SLW EQU CYREG_PRT3_SLW

; LeveCountISR
LeveCountISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LeveCountISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LeveCountISR__INTC_MASK EQU 0x02
LeveCountISR__INTC_NUMBER EQU 1
LeveCountISR__INTC_PRIOR_NUM EQU 7
LeveCountISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
LeveCountISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LeveCountISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LevelCount
LevelCount_CounterHW__CAP0 EQU CYREG_TMR1_CAP0
LevelCount_CounterHW__CAP1 EQU CYREG_TMR1_CAP1
LevelCount_CounterHW__CFG0 EQU CYREG_TMR1_CFG0
LevelCount_CounterHW__CFG1 EQU CYREG_TMR1_CFG1
LevelCount_CounterHW__CFG2 EQU CYREG_TMR1_CFG2
LevelCount_CounterHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
LevelCount_CounterHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
LevelCount_CounterHW__PER0 EQU CYREG_TMR1_PER0
LevelCount_CounterHW__PER1 EQU CYREG_TMR1_PER1
LevelCount_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
LevelCount_CounterHW__PM_ACT_MSK EQU 0x02
LevelCount_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
LevelCount_CounterHW__PM_STBY_MSK EQU 0x02
LevelCount_CounterHW__RT0 EQU CYREG_TMR1_RT0
LevelCount_CounterHW__RT1 EQU CYREG_TMR1_RT1
LevelCount_CounterHW__SR0 EQU CYREG_TMR1_SR0
LevelCountClk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LevelCountClk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LevelCountClk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LevelCountClk__CFG2_SRC_SEL_MASK EQU 0x07
LevelCountClk__INDEX EQU 0x00
LevelCountClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LevelCountClk__PM_ACT_MSK EQU 0x01
LevelCountClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LevelCountClk__PM_STBY_MSK EQU 0x01

; OutComp
OutComp_ctComp__CLK EQU CYREG_CMP2_CLK
OutComp_ctComp__CMP_MASK EQU 0x04
OutComp_ctComp__CMP_NUMBER EQU 2
OutComp_ctComp__CR EQU CYREG_CMP2_CR
OutComp_ctComp__LUT__CR EQU CYREG_LUT2_CR
OutComp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
OutComp_ctComp__LUT__MSK_MASK EQU 0x04
OutComp_ctComp__LUT__MSK_SHIFT EQU 2
OutComp_ctComp__LUT__MX EQU CYREG_LUT2_MX
OutComp_ctComp__LUT__SR EQU CYREG_LUT_SR
OutComp_ctComp__LUT__SR_MASK EQU 0x04
OutComp_ctComp__LUT__SR_SHIFT EQU 2
OutComp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
OutComp_ctComp__PM_ACT_MSK EQU 0x04
OutComp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
OutComp_ctComp__PM_STBY_MSK EQU 0x04
OutComp_ctComp__SW0 EQU CYREG_CMP2_SW0
OutComp_ctComp__SW2 EQU CYREG_CMP2_SW2
OutComp_ctComp__SW3 EQU CYREG_CMP2_SW3
OutComp_ctComp__SW4 EQU CYREG_CMP2_SW4
OutComp_ctComp__SW6 EQU CYREG_CMP2_SW6
OutComp_ctComp__TR0 EQU CYREG_CMP2_TR0
OutComp_ctComp__TR1 EQU CYREG_CMP2_TR1
OutComp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
OutComp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
OutComp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
OutComp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
OutComp_ctComp__WRK EQU CYREG_CMP_WRK
OutComp_ctComp__WRK_MASK EQU 0x04
OutComp_ctComp__WRK_SHIFT EQU 2

; PGA_SC
PGA_SC__BST EQU CYREG_SC2_BST
PGA_SC__CLK EQU CYREG_SC2_CLK
PGA_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_SC__CMPINV_MASK EQU 0x04
PGA_SC__CPTR EQU CYREG_SC_CPTR
PGA_SC__CPTR_MASK EQU 0x04
PGA_SC__CR0 EQU CYREG_SC2_CR0
PGA_SC__CR1 EQU CYREG_SC2_CR1
PGA_SC__CR2 EQU CYREG_SC2_CR2
PGA_SC__MSK EQU CYREG_SC_MSK
PGA_SC__MSK_MASK EQU 0x04
PGA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_SC__PM_ACT_MSK EQU 0x04
PGA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_SC__PM_STBY_MSK EQU 0x04
PGA_SC__SR EQU CYREG_SC_SR
PGA_SC__SR_MASK EQU 0x04
PGA_SC__SW0 EQU CYREG_SC2_SW0
PGA_SC__SW10 EQU CYREG_SC2_SW10
PGA_SC__SW2 EQU CYREG_SC2_SW2
PGA_SC__SW3 EQU CYREG_SC2_SW3
PGA_SC__SW4 EQU CYREG_SC2_SW4
PGA_SC__SW6 EQU CYREG_SC2_SW6
PGA_SC__SW7 EQU CYREG_SC2_SW7
PGA_SC__SW8 EQU CYREG_SC2_SW8
PGA_SC__WRK1 EQU CYREG_SC_WRK1
PGA_SC__WRK1_MASK EQU 0x04

; PWM_Recon
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
PWM_Recon_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Recon_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Recon_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
PWM_Recon_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Recon_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Recon_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Recon_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PWM_Recon_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Recon_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Recon_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Recon_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Recon_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Recon_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PWM_Recon_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Recon_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Recon_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Recon_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

; ReconOut
ReconOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
ReconOut__0__MASK EQU 0x40
ReconOut__0__PC EQU CYREG_PRT0_PC6
ReconOut__0__PORT EQU 0
ReconOut__0__SHIFT EQU 6
ReconOut__AG EQU CYREG_PRT0_AG
ReconOut__AMUX EQU CYREG_PRT0_AMUX
ReconOut__BIE EQU CYREG_PRT0_BIE
ReconOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ReconOut__BYP EQU CYREG_PRT0_BYP
ReconOut__CTL EQU CYREG_PRT0_CTL
ReconOut__DM0 EQU CYREG_PRT0_DM0
ReconOut__DM1 EQU CYREG_PRT0_DM1
ReconOut__DM2 EQU CYREG_PRT0_DM2
ReconOut__DR EQU CYREG_PRT0_DR
ReconOut__INP_DIS EQU CYREG_PRT0_INP_DIS
ReconOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ReconOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ReconOut__LCD_EN EQU CYREG_PRT0_LCD_EN
ReconOut__MASK EQU 0x40
ReconOut__PORT EQU 0
ReconOut__PRT EQU CYREG_PRT0_PRT
ReconOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ReconOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ReconOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ReconOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ReconOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ReconOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ReconOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ReconOut__PS EQU CYREG_PRT0_PS
ReconOut__SHIFT EQU 6
ReconOut__SLW EQU CYREG_PRT0_SLW

; RefOut
RefOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
RefOut__0__MASK EQU 0x02
RefOut__0__PC EQU CYREG_PRT0_PC1
RefOut__0__PORT EQU 0
RefOut__0__SHIFT EQU 1
RefOut__AG EQU CYREG_PRT0_AG
RefOut__AMUX EQU CYREG_PRT0_AMUX
RefOut__BIE EQU CYREG_PRT0_BIE
RefOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RefOut__BYP EQU CYREG_PRT0_BYP
RefOut__CTL EQU CYREG_PRT0_CTL
RefOut__DM0 EQU CYREG_PRT0_DM0
RefOut__DM1 EQU CYREG_PRT0_DM1
RefOut__DM2 EQU CYREG_PRT0_DM2
RefOut__DR EQU CYREG_PRT0_DR
RefOut__INP_DIS EQU CYREG_PRT0_INP_DIS
RefOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RefOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RefOut__LCD_EN EQU CYREG_PRT0_LCD_EN
RefOut__MASK EQU 0x02
RefOut__PORT EQU 0
RefOut__PRT EQU CYREG_PRT0_PRT
RefOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RefOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RefOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RefOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RefOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RefOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RefOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RefOut__PS EQU CYREG_PRT0_PS
RefOut__SHIFT EQU 1
RefOut__SLW EQU CYREG_PRT0_SLW

; Ref_OpAmp_ABuf
Ref_OpAmp_ABuf__CR EQU CYREG_OPAMP0_CR
Ref_OpAmp_ABuf__MX EQU CYREG_OPAMP0_MX
Ref_OpAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Ref_OpAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Ref_OpAmp_ABuf__PM_ACT_MSK EQU 0x01
Ref_OpAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Ref_OpAmp_ABuf__PM_STBY_MSK EQU 0x01
Ref_OpAmp_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Ref_OpAmp_ABuf__SW EQU CYREG_OPAMP0_SW
Ref_OpAmp_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Ref_OpAmp_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; ShiftOut
ShiftOut__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
ShiftOut__0__MASK EQU 0x20
ShiftOut__0__PC EQU CYREG_PRT3_PC5
ShiftOut__0__PORT EQU 3
ShiftOut__0__SHIFT EQU 5
ShiftOut__AG EQU CYREG_PRT3_AG
ShiftOut__AMUX EQU CYREG_PRT3_AMUX
ShiftOut__BIE EQU CYREG_PRT3_BIE
ShiftOut__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ShiftOut__BYP EQU CYREG_PRT3_BYP
ShiftOut__CTL EQU CYREG_PRT3_CTL
ShiftOut__DM0 EQU CYREG_PRT3_DM0
ShiftOut__DM1 EQU CYREG_PRT3_DM1
ShiftOut__DM2 EQU CYREG_PRT3_DM2
ShiftOut__DR EQU CYREG_PRT3_DR
ShiftOut__INP_DIS EQU CYREG_PRT3_INP_DIS
ShiftOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ShiftOut__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ShiftOut__LCD_EN EQU CYREG_PRT3_LCD_EN
ShiftOut__MASK EQU 0x20
ShiftOut__PORT EQU 3
ShiftOut__PRT EQU CYREG_PRT3_PRT
ShiftOut__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ShiftOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ShiftOut__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ShiftOut__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ShiftOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ShiftOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ShiftOut__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ShiftOut__PS EQU CYREG_PRT3_PS
ShiftOut__SHIFT EQU 5
ShiftOut__SLW EQU CYREG_PRT3_SLW

; ShiftReg
ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ShiftReg_bSR_sC24_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ShiftReg_bSR_sC24_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB07_A0
ShiftReg_bSR_sC24_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB07_A1
ShiftReg_bSR_sC24_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ShiftReg_bSR_sC24_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB07_D0
ShiftReg_bSR_sC24_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB07_D1
ShiftReg_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ShiftReg_bSR_sC24_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ShiftReg_bSR_sC24_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB07_F0
ShiftReg_bSR_sC24_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB07_F1
ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
ShiftReg_bSR_sC24_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
ShiftReg_bSR_sC24_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB08_A0
ShiftReg_bSR_sC24_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB08_A1
ShiftReg_bSR_sC24_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
ShiftReg_bSR_sC24_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB08_D0
ShiftReg_bSR_sC24_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB08_D1
ShiftReg_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ShiftReg_bSR_sC24_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
ShiftReg_bSR_sC24_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB08_F0
ShiftReg_bSR_sC24_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB08_F1
ShiftReg_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ShiftReg_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
ShiftReg_bSR_sC24_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
ShiftReg_bSR_sC24_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB09_A0
ShiftReg_bSR_sC24_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB09_A1
ShiftReg_bSR_sC24_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
ShiftReg_bSR_sC24_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB09_D0
ShiftReg_bSR_sC24_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB09_D1
ShiftReg_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ShiftReg_bSR_sC24_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
ShiftReg_bSR_sC24_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB09_F0
ShiftReg_bSR_sC24_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB09_F1
ShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
ShiftReg_bSR_StsReg__3__MASK EQU 0x08
ShiftReg_bSR_StsReg__3__POS EQU 3
ShiftReg_bSR_StsReg__4__MASK EQU 0x10
ShiftReg_bSR_StsReg__4__POS EQU 4
ShiftReg_bSR_StsReg__5__MASK EQU 0x20
ShiftReg_bSR_StsReg__5__POS EQU 5
ShiftReg_bSR_StsReg__6__MASK EQU 0x40
ShiftReg_bSR_StsReg__6__POS EQU 6
ShiftReg_bSR_StsReg__MASK EQU 0x78
ShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
ShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
ShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB08_CTL
ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; XOR_Out
XOR_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
XOR_Out__0__MASK EQU 0x80
XOR_Out__0__PC EQU CYREG_PRT0_PC7
XOR_Out__0__PORT EQU 0
XOR_Out__0__SHIFT EQU 7
XOR_Out__AG EQU CYREG_PRT0_AG
XOR_Out__AMUX EQU CYREG_PRT0_AMUX
XOR_Out__BIE EQU CYREG_PRT0_BIE
XOR_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
XOR_Out__BYP EQU CYREG_PRT0_BYP
XOR_Out__CTL EQU CYREG_PRT0_CTL
XOR_Out__DM0 EQU CYREG_PRT0_DM0
XOR_Out__DM1 EQU CYREG_PRT0_DM1
XOR_Out__DM2 EQU CYREG_PRT0_DM2
XOR_Out__DR EQU CYREG_PRT0_DR
XOR_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
XOR_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
XOR_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
XOR_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
XOR_Out__MASK EQU 0x80
XOR_Out__PORT EQU 0
XOR_Out__PRT EQU CYREG_PRT0_PRT
XOR_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
XOR_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
XOR_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
XOR_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
XOR_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
XOR_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
XOR_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
XOR_Out__PS EQU CYREG_PRT0_PS
XOR_Out__SHIFT EQU 7
XOR_Out__SLW EQU CYREG_PRT0_SLW

; shift2
shift2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
shift2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
shift2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
shift2__CFG2_SRC_SEL_MASK EQU 0x07
shift2__INDEX EQU 0x02
shift2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
shift2__PM_ACT_MSK EQU 0x04
shift2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
shift2__PM_STBY_MSK EQU 0x04

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dedicated_Output__MASK EQU 0x01
Dedicated_Output__PC EQU CYREG_PRT0_PC0
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
