
*** Running vivado
    with args -log design_1_eucHW_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_eucHW_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_eucHW_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/IP/eucHW'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.cache/ip 
Command: synth_design -top design_1_eucHW_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_eucHW_0_0' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/synth/design_1_eucHW_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'eucHW' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW.v:12]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sqrt_fixed_32_32_s' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sqrt_fixed_32_32_s' (1#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'eucHW_control_s_axi' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'eucHW_control_s_axi_ram' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_control_s_axi.v:1811]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_control_s_axi_ram' (2#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_control_s_axi.v:1811]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_control_s_axi.v:890]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_control_s_axi' (3#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mul_9s_9s_18_1_1' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mul_9s_9s_18_1_1' (4#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' (5#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mac_muladd_9s_9s_18s_18_4_1' (6#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'eucHW' (7#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ipshared/190c/hdl/verilog/eucHW.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_eucHW_0_0' (8#1) [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/synth/design_1_eucHW_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1150.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/constraints/eucHW_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.gen/sources_1/bd/design_1/ip/design_1_eucHW_0_0/constraints/eucHW_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.runs/design_1_eucHW_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.runs/design_1_eucHW_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1150.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.runs/design_1_eucHW_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               35 Bit    Registers := 7     
	               32 Bit    Registers := 34    
	               23 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 52    
+---RAMs : 
	               64 Bit	(2 X 32 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   35 Bit        Muxes := 16    
	   2 Input   32 Bit        Muxes := 96    
	   2 Input   16 Bit        Muxes := 16    
	  13 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	  17 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln38_reg_807_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln38_reg_807_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U2/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U6/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln38_2_reg_812_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln38_2_reg_812_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U3/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U7/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln38_4_reg_817_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln38_4_reg_817_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U4/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U8/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln38_6_reg_822_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln38_6_reg_822_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U5/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U9/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW       | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW       | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 1150.137 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1170.637 ; gain = 20.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
|eucHW_control_s_axi_ram: | mem_reg    | 2 x 32(READ_FIRST)     | W | R | 2 x 32(WRITE_FIRST)    |   | R | Port A and B     | 0      | 1      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 1182.508 ; gain = 32.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1196.262 ; gain = 46.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:42 . Memory (MB): peak = 1196.262 ; gain = 46.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 1196.262 ; gain = 46.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 1196.262 ; gain = 46.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 1196.312 ; gain = 46.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 1196.312 ; gain = 46.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_44_reg_1627_reg[30] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_44_reg_1627_reg[29] | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_44_reg_1627_reg[26] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_44_reg_1627_reg[24] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_34_reg_1512_reg[18] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_36_reg_1535_reg[14] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_37_reg_1558_reg[10] | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_40_reg_1581_reg[6]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/p_Result_81_reg_1598_reg[0] | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/x_l_I_V_42_reg_1604_reg[2]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/p_Result_87_reg_1621_reg[0] | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucHW       | grp_sqrt_fixed_32_32_s_fu_355/p_Result_93_reg_1640_reg[0] | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   116|
|2     |DSP48E1  |     8|
|4     |LUT1     |    42|
|5     |LUT2     |   253|
|6     |LUT3     |   184|
|7     |LUT4     |   156|
|8     |LUT5     |   143|
|9     |LUT6     |   441|
|10    |MUXF7    |    32|
|11    |RAMB36E1 |    16|
|12    |SRL16E   |    31|
|13    |FDRE     |   374|
|14    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 1196.312 ; gain = 46.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:34 . Memory (MB): peak = 1196.312 ; gain = 46.176
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:43 . Memory (MB): peak = 1196.312 ; gain = 46.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1208.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1213.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c0aec8a2
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 1213.988 ; gain = 63.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.runs/design_1_eucHW_0_0_synth_1/design_1_eucHW_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_eucHW_0_0, cache-ID = 882cfbb92b080df3
INFO: [Coretcl 2-1174] Renamed 27 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vivado/euc64_int/euc64_int.runs/design_1_eucHW_0_0_synth_1/design_1_eucHW_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_eucHW_0_0_utilization_synth.rpt -pb design_1_eucHW_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 25 15:17:19 2022...
