
*** Running vivado
    with args -log finalmodule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finalmodule.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source finalmodule.tcl -notrace
Command: synth_design -top finalmodule -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11044 
WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder [C:/Users/DELL/Downloads/FullAdder.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module LCU [C:/Users/DELL/Downloads/LCU.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder [C:/Users/DELL/Downloads/FullAdder.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module LCU [C:/Users/DELL/Downloads/LCU.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module CLA4Bit [C:/Users/DELL/Downloads/CLA4Bit.sv:25]
WARNING: [Synth 8-2490] overwriting previous definition of module singlebit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/singlebit.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module singlebit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/singlebit.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module singlebit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/singlebit.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module lastbit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:24]
WARNING: [Synth 8-2490] overwriting previous definition of module inbetween [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:24]
WARNING: [Synth 8-2490] overwriting previous definition of module sixbit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:24]
WARNING: [Synth 8-2490] overwriting previous definition of module singlebit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/singlebit.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module lastbit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:24]
WARNING: [Synth 8-2490] overwriting previous definition of module inbetween [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:24]
WARNING: [Synth 8-2490] overwriting previous definition of module sixbit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:24]
WARNING: [Synth 8-2490] overwriting previous definition of module mainmodule [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/mainmodule.sv:25]
WARNING: [Synth 8-2490] overwriting previous definition of module Errordetection [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/Errordetection.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/FullAdder.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module LCU [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/LCU.sv:23]
WARNING: [Synth 8-2490] overwriting previous definition of module CLA4Bit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/CLA4Bit.sv:25]
WARNING: [Synth 8-2490] overwriting previous definition of module CLA16Bit [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/CLA16Bit.sv:25]
WARNING: [Synth 8-2490] overwriting previous definition of module mux [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/mux.sv:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 362.547 ; gain = 111.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finalmodule' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/finalmodule.sv:26]
INFO: [Synth 8-6157] synthesizing module 'mainmodule' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/mainmodule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'sixbit' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:24]
INFO: [Synth 8-6157] synthesizing module 'singlebit' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/singlebit.sv:23]
WARNING: [Synth 8-3848] Net a in module/entity singlebit does not have driver. [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/singlebit.sv:24]
WARNING: [Synth 8-3848] Net b in module/entity singlebit does not have driver. [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/singlebit.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'singlebit' (1#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/singlebit.sv:23]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:31]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:31]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:32]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:32]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:33]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:33]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:34]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:34]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:35]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:36]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:36]
WARNING: [Synth 8-350] instance 'A6' of module 'singlebit' requires 5 connections, but only 4 given [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'sixbit' (2#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/sixbit.sv:24]
INFO: [Synth 8-6157] synthesizing module 'inbetween' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:24]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:32]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:32]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:33]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:33]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:34]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:34]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:35]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:36]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:36]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:37]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:37]
WARNING: [Synth 8-350] instance 'A6' of module 'singlebit' requires 5 connections, but only 4 given [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'inbetween' (3#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/inbetween.sv:24]
INFO: [Synth 8-6157] synthesizing module 'lastbit' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:24]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:32]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:32]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:33]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:33]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:34]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:34]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:35]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:35]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:36]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:36]
WARNING: [Synth 8-6104] Input port 'A' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:37]
WARNING: [Synth 8-6104] Input port 'B' has an internal driver [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'lastbit' (4#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/lastbit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'mainmodule' (5#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/mainmodule.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Errordetection' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/Errordetection.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Errordetection' (6#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/Errordetection.sv:23]
WARNING: [Synth 8-350] instance 'errdet' of module 'Errordetection' requires 4 connections, but only 3 given [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/finalmodule.sv:39]
INFO: [Synth 8-6157] synthesizing module 'CLA16Bit' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/CLA16Bit.sv:25]
INFO: [Synth 8-6157] synthesizing module 'LCU' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/LCU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'LCU' (7#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/LCU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLA4Bit' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/CLA4Bit.sv:25]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/FullAdder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (8#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/FullAdder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA4Bit' (9#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/CLA4Bit.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'CLA16Bit' (10#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/CLA16Bit.sv:25]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/mux.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'mux' (11#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/mux.sv:24]
WARNING: [Synth 8-689] width (1) of port connection 'sumad' does not match port width (16) of module 'mux' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/finalmodule.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'sumrec' does not match port width (16) of module 'mux' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/finalmodule.sv:49]
WARNING: [Synth 8-689] width (1) of port connection 'FinalSum' does not match port width (16) of module 'mux' [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/finalmodule.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'finalmodule' (12#1) [C:/Users/DELL/16bit/16bit.srcs/sources_1/new/finalmodule.sv:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.984 ; gain = 145.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.984 ; gain = 145.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.984 ; gain = 145.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DELL/16bit/16bit.srcs/constrs_1/new/time.xdc]
Finished Parsing XDC File [C:/Users/DELL/16bit/16bit.srcs/constrs_1/new/time.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DELL/16bit/16bit.srcs/constrs_1/new/time.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/finalmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/finalmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 710.273 ; gain = 1.289
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 710.273 ; gain = 459.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 710.273 ; gain = 459.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 710.273 ; gain = 459.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 710.273 ; gain = 459.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 72    
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module finalmodule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module singlebit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Errordetection 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module LCU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 710.273 ; gain = 459.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 711.289 ; gain = 460.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 711.289 ; gain = 460.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 722.613 ; gain = 471.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 722.613 ; gain = 471.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 722.613 ; gain = 471.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 722.613 ; gain = 471.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 722.613 ; gain = 471.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 722.613 ; gain = 471.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 722.613 ; gain = 471.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    11|
|3     |LUT3 |     4|
|4     |LUT4 |     9|
|5     |LUT5 |     6|
|6     |LUT6 |    33|
|7     |FDRE |     1|
|8     |IBUF |    33|
|9     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   116|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 722.613 ; gain = 471.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 722.613 ; gain = 157.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 722.613 ; gain = 471.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 732.809 ; gain = 495.238
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/16bit/16bit.runs/synth_1/finalmodule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finalmodule_utilization_synth.rpt -pb finalmodule_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 732.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 10 06:09:20 2021...
