Analysis & Synthesis report for MIPS_System
Tue Apr 12 11:15:18 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw17|c_state
 11. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw16|c_state
 12. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw15|c_state
 13. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw14|c_state
 14. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw13|c_state
 15. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw12|c_state
 16. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw11|c_state
 17. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw10|c_state
 18. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw9|c_state
 19. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw8|c_state
 20. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw7|c_state
 21. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw6|c_state
 22. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw5|c_state
 23. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw4|c_state
 24. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw3|c_state
 25. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw2|c_state
 26. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw1|c_state
 27. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw0|c_state
 28. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key3|c_state
 29. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key2|c_state
 30. State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key1|c_state
 31. Registers Removed During Synthesis
 32. Removed Registers Triggering Further Register Optimizations
 33. General Register Statistics
 34. Inverted Register Statistics
 35. Multiplexer Restructuring Statistics (Restructuring Performed)
 36. Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated
 37. Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|flopr:pcreg
 39. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcbrmux
 40. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcmux
 41. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:lhsplit
 42. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:lhres
 43. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:wrmux
 44. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:resmux
 45. Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:srcbmux
 46. Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1
 48. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2
 49. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3
 50. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0
 51. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1
 52. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2
 53. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3
 54. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4
 55. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5
 56. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6
 57. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7
 58. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8
 59. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9
 60. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10
 61. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11
 62. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12
 63. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13
 64. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14
 65. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15
 66. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16
 67. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17
 68. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 69. altpll Parameter Settings by Entity Instance
 70. altsyncram Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "GPIO:uGPIO"
 72. Port Connectivity Checks: "TimerCounter:Timer"
 73. Port Connectivity Checks: "Addr_Decoder:Decoder"
 74. Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem"
 75. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:pcmux"
 76. Port Connectivity Checks: "mips:mips_cpu|datapath:dp|adder:pcadd1"
 77. Port Connectivity Checks: "mips:mips_cpu"
 78. SignalTap II Logic Analyzer Settings
 79. Elapsed Time Per Partition
 80. Connections to In-System Debugging Instance "auto_signaltap_0"
 81. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 12 11:15:18 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; MIPS_System                                      ;
; Top-level Entity Name              ; MIPS_System                                      ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 6,363                                            ;
;     Total combinational functions  ; 3,392                                            ;
;     Dedicated logic registers      ; 4,155                                            ;
; Total registers                    ; 4155                                             ;
; Total pins                         ; 106                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 90,240                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MIPS_System        ; MIPS_System        ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                              ; Library ;
+------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------+---------+
; MIPS_System.v                            ; yes             ; User Verilog HDL File            ; E:/MIPS_System_Students/MIPS_System.v                                     ;         ;
; MIPS_CPU/mips.v                          ; yes             ; User Verilog HDL File            ; E:/MIPS_System_Students/MIPS_CPU/mips.v                                   ;         ;
; MIPS_CPU/mipsparts.v                     ; yes             ; User Verilog HDL File            ; E:/MIPS_System_Students/MIPS_CPU/mipsparts.v                              ;         ;
; Alera_Mem_Dual_Port/ram2port_inst_data.v ; yes             ; User Wizard-Generated File       ; E:/MIPS_System_Students/Alera_Mem_Dual_Port/ram2port_inst_data.v          ;         ;
; Decoder/Addr_Decoder.v                   ; yes             ; User Verilog HDL File            ; E:/MIPS_System_Students/Decoder/Addr_Decoder.v                            ;         ;
; GPIO/GPIO.v                              ; yes             ; User Verilog HDL File            ; E:/MIPS_System_Students/GPIO/GPIO.v                                       ;         ;
; Timer/TimerCounter.v                     ; yes             ; User Verilog HDL File            ; E:/MIPS_System_Students/Timer/TimerCounter.v                              ;         ;
; Altera_PLL/ALTPLL_clkgen.v               ; yes             ; User Wizard-Generated File       ; E:/MIPS_System_Students/Altera_PLL/ALTPLL_clkgen.v                        ;         ;
; insts_data.mif                           ; yes             ; User Memory Initialization File  ; E:/MIPS_System_Students/insts_data.mif                                    ;         ;
; altpll.tdf                               ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                           ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                          ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                        ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                        ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                               ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                               ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                             ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_i9b2.tdf                   ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/altsyncram_i9b2.tdf                            ;         ;
; sld_signaltap.vhd                        ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                   ; yes             ; Encrypted Megafunction           ; c:/altera/13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                      ; yes             ; Encrypted Megafunction           ; c:/altera/13/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                         ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                         ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                               ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                            ; yes             ; Encrypted Megafunction           ; c:/altera/13/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd             ; yes             ; Encrypted Megafunction           ; c:/altera/13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                   ; yes             ; Encrypted Megafunction           ; c:/altera/13/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_8t14.tdf                   ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/altsyncram_8t14.tdf                            ;         ;
; altdpram.tdf                             ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                             ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                              ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                      ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                           ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                              ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                               ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                             ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                             ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                           ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/mux_aoc.tdf                                    ;         ;
; lpm_decode.tdf                           ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                               ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                          ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                        ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/decode_rqf.tdf                                 ;         ;
; lpm_counter.tdf                          ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                          ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                             ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                          ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                  ; yes             ; Megafunction                     ; c:/altera/13/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_ndi.tdf                          ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/cntr_ndi.tdf                                   ;         ;
; db/cmpr_ccc.tdf                          ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/cmpr_ccc.tdf                                   ;         ;
; db/cntr_02j.tdf                          ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/cntr_02j.tdf                                   ;         ;
; db/cntr_sbi.tdf                          ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/cntr_sbi.tdf                                   ;         ;
; db/cmpr_8cc.tdf                          ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/cmpr_8cc.tdf                                   ;         ;
; db/cntr_gui.tdf                          ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/cntr_gui.tdf                                   ;         ;
; db/cmpr_5cc.tdf                          ; yes             ; Auto-Generated Megafunction      ; E:/MIPS_System_Students/db/cmpr_5cc.tdf                                   ;         ;
; sld_rom_sr.vhd                           ; yes             ; Encrypted Megafunction           ; c:/altera/13/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                              ; yes             ; Encrypted Megafunction           ; c:/altera/13/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                         ; yes             ; Encrypted Megafunction           ; c:/altera/13/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 6,363    ;
;                                             ;          ;
; Total combinational functions               ; 3392     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 2361     ;
;     -- 3 input functions                    ; 770      ;
;     -- <=2 input functions                  ; 261      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 3225     ;
;     -- arithmetic mode                      ; 167      ;
;                                             ;          ;
; Total registers                             ; 4155     ;
;     -- Dedicated logic registers            ; 4155     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 106      ;
; Total memory bits                           ; 90240    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1838     ;
; Total fan-out                               ; 28182    ;
; Average fan-out                             ; 3.57     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIPS_System                                                                                            ; 3392 (132)        ; 4155 (1)     ; 90240       ; 0            ; 0       ; 0         ; 106  ; 0            ; |MIPS_System                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |ALTPLL_clkgen:pll0|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|ALTPLL_clkgen:pll0                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|ALTPLL_clkgen:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                            ; work         ;
;    |Addr_Decoder:Decoder|                                                                               ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|Addr_Decoder:Decoder                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |GPIO:uGPIO|                                                                                         ; 388 (73)          ; 419 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:key1|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:key1                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:key2|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:key2                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:key3|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:key3                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw0|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw10|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw10                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw11|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw11                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw12|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw12                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw13|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw13                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw14|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw14                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw15|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw15                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw16|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw16                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw17|                                                                                 ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw17                                                                                                                                                                                                                                                                                                            ; work         ;
;       |key_detect:sw1|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw1                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw2|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw2                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw3|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw3                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw4|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw4                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw5|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw5                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw6|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw6                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw7|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw7                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw8|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw8                                                                                                                                                                                                                                                                                                             ; work         ;
;       |key_detect:sw9|                                                                                  ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|GPIO:uGPIO|key_detect:sw9                                                                                                                                                                                                                                                                                                             ; work         ;
;    |TimerCounter:Timer|                                                                                 ; 84 (84)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|TimerCounter:Timer                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |mips:mips_cpu|                                                                                      ; 1804 (0)          ; 1054 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |controller:c|                                                                                    ; 35 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|controller:c                                                                                                                                                                                                                                                                                                            ; work         ;
;          |aludec:ad|                                                                                    ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|controller:c|aludec:ad                                                                                                                                                                                                                                                                                                  ; work         ;
;          |maindec:md|                                                                                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|controller:c|maindec:md                                                                                                                                                                                                                                                                                                 ; work         ;
;       |datapath:dp|                                                                                     ; 1769 (0)          ; 1054 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp                                                                                                                                                                                                                                                                                                             ; work         ;
;          |adder:pcadd1|                                                                                 ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp|adder:pcadd1                                                                                                                                                                                                                                                                                                ; work         ;
;          |alu:alu|                                                                                      ; 164 (164)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                                     ; work         ;
;          |flopr:pcreg|                                                                                  ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp|flopr:pcreg                                                                                                                                                                                                                                                                                                 ; work         ;
;          |mux2:resmux|                                                                                  ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux                                                                                                                                                                                                                                                                                                 ; work         ;
;          |mux2:srcbmux|                                                                                 ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                                                ; work         ;
;          |mux2:wrmux|                                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:wrmux                                                                                                                                                                                                                                                                                                  ; work         ;
;          |regfile:rf|                                                                                   ; 1397 (1397)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp|regfile:rf                                                                                                                                                                                                                                                                                                  ; work         ;
;          |sign_zero_ext:sze|                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|mips:mips_cpu|datapath:dp|sign_zero_ext:sze                                                                                                                                                                                                                                                                                           ; work         ;
;    |ram2port_inst_data:Inst_Data_Mem|                                                                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|ram2port_inst_data:Inst_Data_Mem                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                      ; work         ;
;          |altsyncram_i9b2:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 850 (1)           ; 2530 (386)   ; 24704       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 849 (0)           ; 2144 (0)     ; 24704       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 849 (21)          ; 2144 (798)   ; 24704       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 24704       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_8t14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 24704       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8t14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 453 (1)           ; 981 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 386 (0)           ; 965 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 579 (579)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 386 (0)           ; 386 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 66 (66)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 262 (13)          ; 243 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_ndi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ndi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 193 (193)         ; 193 (193)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; insts_data.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8t14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 193          ; 128          ; 193          ; 24704 ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |MIPS_System|ram2port_inst_data:Inst_Data_Mem ; E:/MIPS_System_Students/Alera_Mem_Dual_Port/ram2port_inst_data.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |MIPS_System|ALTPLL_clkgen:pll0               ; E:/MIPS_System_Students/Altera_PLL/ALTPLL_clkgen.v               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw17|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw16|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw15|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw14|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw13|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw12|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw11|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw10|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw9|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw8|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw7|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw6|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw5|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw4|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw3|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw2|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw1|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:sw0|c_state                                                                                                                                                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key3|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key2|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_System|GPIO:uGPIO|key_detect:key1|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+-------------------------------------------------------+--------------------------------------------------------+
; Register name                                         ; Reason for Removal                                     ;
+-------------------------------------------------------+--------------------------------------------------------+
; TimerCounter:Timer|StatusR[1..31]                     ; Stuck at GND due to stuck port data_in                 ;
; GPIO:uGPIO|KEY_StatusR[4..12,14..17,20..22,27..29,31] ; Merged with GPIO:uGPIO|KEY_StatusR[0]                  ;
; GPIO:uGPIO|KEY_StatusR[13,18,19,23..26]               ; Merged with GPIO:uGPIO|KEY_StatusR[30]                 ;
; GPIO:uGPIO|SW_StatusR[24,26..28,30]                   ; Merged with GPIO:uGPIO|SW_StatusR[31]                  ;
; GPIO:uGPIO|SW_StatusR[18..23,25]                      ; Merged with GPIO:uGPIO|SW_StatusR[29]                  ;
; mips:mips_cpu|datapath:dp|flopr:pcreg|q[0]            ; Merged with mips:mips_cpu|datapath:dp|flopr:pcreg|q[1] ;
; GPIO:uGPIO|SW_StatusR[29]                             ; Merged with GPIO:uGPIO|SW_StatusR[31]                  ;
; GPIO:uGPIO|KEY_StatusR[30]                            ; Merged with GPIO:uGPIO|KEY_StatusR[0]                  ;
; GPIO:uGPIO|KEY_StatusR[0]                             ; Stuck at GND due to stuck port data_in                 ;
; GPIO:uGPIO|SW_StatusR[31]                             ; Stuck at GND due to stuck port data_in                 ;
; mips:mips_cpu|datapath:dp|flopr:pcreg|q[1]            ; Stuck at GND due to stuck port data_in                 ;
; GPIO:uGPIO|key_detect:sw17|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~2                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~3                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~4                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~5                   ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state~2                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state~3                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state~4                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state~5                  ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw17|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw16|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw15|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw14|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw13|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw12|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw11|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw10|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw9|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw8|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw7|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw6|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw5|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw4|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw3|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw2|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw1|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:sw0|c_state.S15                 ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key3|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key2|c_state.S15                ; Lost fanout                                            ;
; GPIO:uGPIO|key_detect:key1|c_state.S15                ; Lost fanout                                            ;
; Total Number of Removed Registers = 181               ;                                                        ;
+-------------------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                        ;
+--------------------------------------+--------------------+----------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register ;
+--------------------------------------+--------------------+----------------------------------------+
; GPIO:uGPIO|key_detect:sw17|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw17|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw16|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw16|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw15|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw15|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw14|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw14|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw13|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw13|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw12|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw12|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw11|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw11|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw10|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw10|c_state.S15 ;
; GPIO:uGPIO|key_detect:sw9|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw9|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw8|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw8|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw7|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw7|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw6|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw6|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw5|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw5|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw4|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw4|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw3|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw3|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw2|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw2|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw1|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw1|c_state.S15  ;
; GPIO:uGPIO|key_detect:sw0|c_state~2  ; Lost Fanouts       ; GPIO:uGPIO|key_detect:sw0|c_state.S15  ;
; GPIO:uGPIO|key_detect:key3|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:key3|c_state.S15 ;
; GPIO:uGPIO|key_detect:key2|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:key2|c_state.S15 ;
; GPIO:uGPIO|key_detect:key1|c_state~2 ; Lost Fanouts       ; GPIO:uGPIO|key_detect:key1|c_state.S15 ;
+--------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4155  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 60    ;
; Number of registers using Asynchronous Clear ; 934   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1920  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_System|TimerCounter:Timer|CompareR[20]                                                                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|LEDR_R[5]                                                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|LEDG_R[3]                                                                                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX0_R[6]                                                                                  ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX1_R[6]                                                                                  ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX2_R[4]                                                                                  ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX3_R[2]                                                                                  ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX4_R[3]                                                                                  ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX5_R[4]                                                                                  ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX6_R[0]                                                                                  ;
; 13:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |MIPS_System|GPIO:uGPIO|HEX7_R[2]                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:srcbmux|y[0]                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:srcbmux|y[16]                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux|y[18]                                                           ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|alu:alu|Mux29                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|datapath:dp|mux2:resmux|y[3]                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |MIPS_System|mips:mips_cpu|controller:c|aludec:ad|Mux2                                                             ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |MIPS_System|read_data[18]                                                                                         ;
; 9:1                ; 14 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |MIPS_System|read_data[6]                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |MIPS_System|read_data[1]                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |MIPS_System|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component ;
+-------------------------------+---------------------------------+-----------------------+
; Parameter Name                ; Value                           ; Type                  ;
+-------------------------------+---------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped               ;
; PLL_TYPE                      ; AUTO                            ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ALTPLL_clkgen ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped               ;
; SCAN_CHAIN                    ; LONG                            ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped               ;
; LOCK_HIGH                     ; 1                               ; Untyped               ;
; LOCK_LOW                      ; 1                               ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Signed Integer        ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Signed Integer        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped               ;
; SKIP_VCO                      ; OFF                             ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped               ;
; BANDWIDTH                     ; 0                               ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped               ;
; DOWN_SPREAD                   ; 0                               ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK2_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 5                               ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 50000                           ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 25000                           ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped               ;
; DPA_DIVIDER                   ; 0                               ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped               ;
; VCO_MIN                       ; 0                               ; Untyped               ;
; VCO_MAX                       ; 0                               ; Untyped               ;
; VCO_CENTER                    ; 0                               ; Untyped               ;
; PFD_MIN                       ; 0                               ; Untyped               ;
; PFD_MAX                       ; 0                               ; Untyped               ;
; M_INITIAL                     ; 0                               ; Untyped               ;
; M                             ; 0                               ; Untyped               ;
; N                             ; 1                               ; Untyped               ;
; M2                            ; 1                               ; Untyped               ;
; N2                            ; 1                               ; Untyped               ;
; SS                            ; 1                               ; Untyped               ;
; C0_HIGH                       ; 0                               ; Untyped               ;
; C1_HIGH                       ; 0                               ; Untyped               ;
; C2_HIGH                       ; 0                               ; Untyped               ;
; C3_HIGH                       ; 0                               ; Untyped               ;
; C4_HIGH                       ; 0                               ; Untyped               ;
; C5_HIGH                       ; 0                               ; Untyped               ;
; C6_HIGH                       ; 0                               ; Untyped               ;
; C7_HIGH                       ; 0                               ; Untyped               ;
; C8_HIGH                       ; 0                               ; Untyped               ;
; C9_HIGH                       ; 0                               ; Untyped               ;
; C0_LOW                        ; 0                               ; Untyped               ;
; C1_LOW                        ; 0                               ; Untyped               ;
; C2_LOW                        ; 0                               ; Untyped               ;
; C3_LOW                        ; 0                               ; Untyped               ;
; C4_LOW                        ; 0                               ; Untyped               ;
; C5_LOW                        ; 0                               ; Untyped               ;
; C6_LOW                        ; 0                               ; Untyped               ;
; C7_LOW                        ; 0                               ; Untyped               ;
; C8_LOW                        ; 0                               ; Untyped               ;
; C9_LOW                        ; 0                               ; Untyped               ;
; C0_INITIAL                    ; 0                               ; Untyped               ;
; C1_INITIAL                    ; 0                               ; Untyped               ;
; C2_INITIAL                    ; 0                               ; Untyped               ;
; C3_INITIAL                    ; 0                               ; Untyped               ;
; C4_INITIAL                    ; 0                               ; Untyped               ;
; C5_INITIAL                    ; 0                               ; Untyped               ;
; C6_INITIAL                    ; 0                               ; Untyped               ;
; C7_INITIAL                    ; 0                               ; Untyped               ;
; C8_INITIAL                    ; 0                               ; Untyped               ;
; C9_INITIAL                    ; 0                               ; Untyped               ;
; C0_MODE                       ; BYPASS                          ; Untyped               ;
; C1_MODE                       ; BYPASS                          ; Untyped               ;
; C2_MODE                       ; BYPASS                          ; Untyped               ;
; C3_MODE                       ; BYPASS                          ; Untyped               ;
; C4_MODE                       ; BYPASS                          ; Untyped               ;
; C5_MODE                       ; BYPASS                          ; Untyped               ;
; C6_MODE                       ; BYPASS                          ; Untyped               ;
; C7_MODE                       ; BYPASS                          ; Untyped               ;
; C8_MODE                       ; BYPASS                          ; Untyped               ;
; C9_MODE                       ; BYPASS                          ; Untyped               ;
; C0_PH                         ; 0                               ; Untyped               ;
; C1_PH                         ; 0                               ; Untyped               ;
; C2_PH                         ; 0                               ; Untyped               ;
; C3_PH                         ; 0                               ; Untyped               ;
; C4_PH                         ; 0                               ; Untyped               ;
; C5_PH                         ; 0                               ; Untyped               ;
; C6_PH                         ; 0                               ; Untyped               ;
; C7_PH                         ; 0                               ; Untyped               ;
; C8_PH                         ; 0                               ; Untyped               ;
; C9_PH                         ; 0                               ; Untyped               ;
; L0_HIGH                       ; 1                               ; Untyped               ;
; L1_HIGH                       ; 1                               ; Untyped               ;
; G0_HIGH                       ; 1                               ; Untyped               ;
; G1_HIGH                       ; 1                               ; Untyped               ;
; G2_HIGH                       ; 1                               ; Untyped               ;
; G3_HIGH                       ; 1                               ; Untyped               ;
; E0_HIGH                       ; 1                               ; Untyped               ;
; E1_HIGH                       ; 1                               ; Untyped               ;
; E2_HIGH                       ; 1                               ; Untyped               ;
; E3_HIGH                       ; 1                               ; Untyped               ;
; L0_LOW                        ; 1                               ; Untyped               ;
; L1_LOW                        ; 1                               ; Untyped               ;
; G0_LOW                        ; 1                               ; Untyped               ;
; G1_LOW                        ; 1                               ; Untyped               ;
; G2_LOW                        ; 1                               ; Untyped               ;
; G3_LOW                        ; 1                               ; Untyped               ;
; E0_LOW                        ; 1                               ; Untyped               ;
; E1_LOW                        ; 1                               ; Untyped               ;
; E2_LOW                        ; 1                               ; Untyped               ;
; E3_LOW                        ; 1                               ; Untyped               ;
; L0_INITIAL                    ; 1                               ; Untyped               ;
; L1_INITIAL                    ; 1                               ; Untyped               ;
; G0_INITIAL                    ; 1                               ; Untyped               ;
; G1_INITIAL                    ; 1                               ; Untyped               ;
; G2_INITIAL                    ; 1                               ; Untyped               ;
; G3_INITIAL                    ; 1                               ; Untyped               ;
; E0_INITIAL                    ; 1                               ; Untyped               ;
; E1_INITIAL                    ; 1                               ; Untyped               ;
; E2_INITIAL                    ; 1                               ; Untyped               ;
; E3_INITIAL                    ; 1                               ; Untyped               ;
; L0_MODE                       ; BYPASS                          ; Untyped               ;
; L1_MODE                       ; BYPASS                          ; Untyped               ;
; G0_MODE                       ; BYPASS                          ; Untyped               ;
; G1_MODE                       ; BYPASS                          ; Untyped               ;
; G2_MODE                       ; BYPASS                          ; Untyped               ;
; G3_MODE                       ; BYPASS                          ; Untyped               ;
; E0_MODE                       ; BYPASS                          ; Untyped               ;
; E1_MODE                       ; BYPASS                          ; Untyped               ;
; E2_MODE                       ; BYPASS                          ; Untyped               ;
; E3_MODE                       ; BYPASS                          ; Untyped               ;
; L0_PH                         ; 0                               ; Untyped               ;
; L1_PH                         ; 0                               ; Untyped               ;
; G0_PH                         ; 0                               ; Untyped               ;
; G1_PH                         ; 0                               ; Untyped               ;
; G2_PH                         ; 0                               ; Untyped               ;
; G3_PH                         ; 0                               ; Untyped               ;
; E0_PH                         ; 0                               ; Untyped               ;
; E1_PH                         ; 0                               ; Untyped               ;
; E2_PH                         ; 0                               ; Untyped               ;
; E3_PH                         ; 0                               ; Untyped               ;
; M_PH                          ; 0                               ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped               ;
; CLK0_COUNTER                  ; G0                              ; Untyped               ;
; CLK1_COUNTER                  ; G0                              ; Untyped               ;
; CLK2_COUNTER                  ; G0                              ; Untyped               ;
; CLK3_COUNTER                  ; G0                              ; Untyped               ;
; CLK4_COUNTER                  ; G0                              ; Untyped               ;
; CLK5_COUNTER                  ; G0                              ; Untyped               ;
; CLK6_COUNTER                  ; E0                              ; Untyped               ;
; CLK7_COUNTER                  ; E1                              ; Untyped               ;
; CLK8_COUNTER                  ; E2                              ; Untyped               ;
; CLK9_COUNTER                  ; E3                              ; Untyped               ;
; L0_TIME_DELAY                 ; 0                               ; Untyped               ;
; L1_TIME_DELAY                 ; 0                               ; Untyped               ;
; G0_TIME_DELAY                 ; 0                               ; Untyped               ;
; G1_TIME_DELAY                 ; 0                               ; Untyped               ;
; G2_TIME_DELAY                 ; 0                               ; Untyped               ;
; G3_TIME_DELAY                 ; 0                               ; Untyped               ;
; E0_TIME_DELAY                 ; 0                               ; Untyped               ;
; E1_TIME_DELAY                 ; 0                               ; Untyped               ;
; E2_TIME_DELAY                 ; 0                               ; Untyped               ;
; E3_TIME_DELAY                 ; 0                               ; Untyped               ;
; M_TIME_DELAY                  ; 0                               ; Untyped               ;
; N_TIME_DELAY                  ; 0                               ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped               ;
; ENABLE0_COUNTER               ; L0                              ; Untyped               ;
; ENABLE1_COUNTER               ; L0                              ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped               ;
; LOOP_FILTER_C                 ; 5                               ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped               ;
; VCO_POST_SCALE                ; 0                               ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                      ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped               ;
; M_TEST_SOURCE                 ; 5                               ; Untyped               ;
; C0_TEST_SOURCE                ; 5                               ; Untyped               ;
; C1_TEST_SOURCE                ; 5                               ; Untyped               ;
; C2_TEST_SOURCE                ; 5                               ; Untyped               ;
; C3_TEST_SOURCE                ; 5                               ; Untyped               ;
; C4_TEST_SOURCE                ; 5                               ; Untyped               ;
; C5_TEST_SOURCE                ; 5                               ; Untyped               ;
; C6_TEST_SOURCE                ; 5                               ; Untyped               ;
; C7_TEST_SOURCE                ; 5                               ; Untyped               ;
; C8_TEST_SOURCE                ; 5                               ; Untyped               ;
; C9_TEST_SOURCE                ; 5                               ; Untyped               ;
; CBXI_PARAMETER                ; NOTHING                         ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped               ;
; WIDTH_CLOCK                   ; 6                               ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone II                      ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|flopr:pcreg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcbrmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:pcmux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:lhsplit ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:lhres ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:wrmux ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:resmux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mips:mips_cpu|datapath:dp|mux2:srcbmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; insts_data.mif       ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_i9b2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 7783                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_node_crc_loword                             ; 50174                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 600                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; ALTPLL_clkgen:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "GPIO:uGPIO"            ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "TimerCounter:Timer"    ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Addr_Decoder:Decoder"       ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; CS_UART_N ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; byteena_b ; Input ; Info     ; Stuck at VCC                  ;
; data_a    ; Input ; Info     ; Explicitly unconnected        ;
; enable_a  ; Input ; Info     ; Stuck at VCC                  ;
; wren_a    ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|mux2:pcmux" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; d1[1..0] ; Input ; Info     ; Stuck at GND                       ;
+----------+-------+----------+------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                         ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                         ;
; b[2]     ; Input ; Info     ; Stuck at VCC                         ;
+----------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mips:mips_cpu"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 193                 ; 193              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                               ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+
; Name                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                       ; Details ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                                                ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[0]~0                                                           ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[0]~0                                                           ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[10]~1                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[10]~1                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[11]~2                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[11]~2                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[12]~3                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[12]~3                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[13]~4                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[13]~4                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[14]~5                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[14]~5                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[15]~6                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[15]~6                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[16]~7                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[16]~7                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[17]~8                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[17]~8                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[18]~9                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[18]~9                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[19]~10                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[19]~10                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[1]~11                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[1]~11                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[20]~12                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[20]~12                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[21]~13                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[21]~13                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[22]~14                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[22]~14                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[23]~15                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[23]~15                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[24]~16                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[24]~16                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[25]~17                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[25]~17                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[26]~18                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[26]~18                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[27]~19                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[27]~19                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[28]~20                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[28]~20                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[29]~21                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[29]~21                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[2]~22                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[2]~22                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[30]~23                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[30]~23                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[31]~24                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[31]~24                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[3]~25                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[3]~25                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[4]~26                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[4]~26                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[5]~27                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[5]~27                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[6]~28                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[6]~28                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[7]~29                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[7]~29                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[8]~30                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[8]~30                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[9]~31                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|a[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|regfile:rf|rd1[9]~31                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[0]~6                                                           ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[0]~6                                                           ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[10]~8                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[10]~8                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[11]~10                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[11]~10                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[12]~12                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[12]~12                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[13]~14                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[13]~14                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[14]~16                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[14]~16                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[15]~18                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[15]~18                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[16]~20                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[16]~20                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[17]~22                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[17]~22                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[18]~24                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[18]~24                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[19]~26                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[19]~26                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[1]~28                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[1]~28                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[20]~30                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[20]~30                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[21]~32                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[21]~32                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[22]~34                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[22]~34                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[23]~36                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[23]~36                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[24]~38                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[24]~38                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[25]~40                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[25]~40                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[26]~42                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[26]~42                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[27]~44                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[27]~44                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[28]~46                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[28]~46                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[29]~48                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[29]~48                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[2]~50                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[2]~50                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[30]~52                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[30]~52                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[31]~55                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[31]~55                                                         ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[3]~57                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[3]~57                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[4]~59                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[4]~59                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[5]~61                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[5]~61                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[6]~63                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[6]~63                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[7]~65                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[7]~65                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[8]~67                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[8]~67                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[9]~69                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|alu:alu|b[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|mux2:srcbmux|y[9]~69                                                          ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux31~2                                                               ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux31~2                                                               ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux21                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux21                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux20                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux20                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux19                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux19                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux18                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux18                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux17                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux17                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux16                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux16                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux15                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux15                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux14                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux14                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux13                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[18]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux13                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux12                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[19]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux12                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux30                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux30                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux11                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[20]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux11                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux10                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[21]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux10                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux9                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[22]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux9                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux8                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[23]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux8                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux7                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[24]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux7                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux6                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[25]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux6                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux5                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[26]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux5                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux4                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[27]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux4                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux3                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[28]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux3                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux2                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[29]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux2                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux29                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux29                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux1                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[30]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux1                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux0                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[31]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux0                                                                  ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux28                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux28                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux27                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux27                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux26                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux26                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux25                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux25                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux24                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux24                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux23                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux23                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux22                                                                 ; N/A     ;
; mips:mips_cpu|datapath:dp|aluout[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|alu:alu|Mux22                                                                 ; N/A     ;
; mips:mips_cpu|instr[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]  ; N/A     ;
; mips:mips_cpu|instr[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]  ; N/A     ;
; mips:mips_cpu|instr[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10] ; N/A     ;
; mips:mips_cpu|instr[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10] ; N/A     ;
; mips:mips_cpu|instr[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11] ; N/A     ;
; mips:mips_cpu|instr[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11] ; N/A     ;
; mips:mips_cpu|instr[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12] ; N/A     ;
; mips:mips_cpu|instr[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12] ; N/A     ;
; mips:mips_cpu|instr[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13] ; N/A     ;
; mips:mips_cpu|instr[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13] ; N/A     ;
; mips:mips_cpu|instr[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14] ; N/A     ;
; mips:mips_cpu|instr[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14] ; N/A     ;
; mips:mips_cpu|instr[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15] ; N/A     ;
; mips:mips_cpu|instr[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15] ; N/A     ;
; mips:mips_cpu|instr[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16] ; N/A     ;
; mips:mips_cpu|instr[16]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16] ; N/A     ;
; mips:mips_cpu|instr[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17] ; N/A     ;
; mips:mips_cpu|instr[17]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17] ; N/A     ;
; mips:mips_cpu|instr[18]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18] ; N/A     ;
; mips:mips_cpu|instr[18]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18] ; N/A     ;
; mips:mips_cpu|instr[19]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] ; N/A     ;
; mips:mips_cpu|instr[19]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] ; N/A     ;
; mips:mips_cpu|instr[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]  ; N/A     ;
; mips:mips_cpu|instr[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]  ; N/A     ;
; mips:mips_cpu|instr[20]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20] ; N/A     ;
; mips:mips_cpu|instr[20]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20] ; N/A     ;
; mips:mips_cpu|instr[21]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21] ; N/A     ;
; mips:mips_cpu|instr[21]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21] ; N/A     ;
; mips:mips_cpu|instr[22]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22] ; N/A     ;
; mips:mips_cpu|instr[22]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22] ; N/A     ;
; mips:mips_cpu|instr[23]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23] ; N/A     ;
; mips:mips_cpu|instr[23]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23] ; N/A     ;
; mips:mips_cpu|instr[24]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24] ; N/A     ;
; mips:mips_cpu|instr[24]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24] ; N/A     ;
; mips:mips_cpu|instr[25]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25] ; N/A     ;
; mips:mips_cpu|instr[25]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25] ; N/A     ;
; mips:mips_cpu|instr[26]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26] ; N/A     ;
; mips:mips_cpu|instr[26]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26] ; N/A     ;
; mips:mips_cpu|instr[27]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] ; N/A     ;
; mips:mips_cpu|instr[27]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] ; N/A     ;
; mips:mips_cpu|instr[28]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] ; N/A     ;
; mips:mips_cpu|instr[28]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] ; N/A     ;
; mips:mips_cpu|instr[29]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29] ; N/A     ;
; mips:mips_cpu|instr[29]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29] ; N/A     ;
; mips:mips_cpu|instr[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]  ; N/A     ;
; mips:mips_cpu|instr[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]  ; N/A     ;
; mips:mips_cpu|instr[30]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30] ; N/A     ;
; mips:mips_cpu|instr[30]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30] ; N/A     ;
; mips:mips_cpu|instr[31]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] ; N/A     ;
; mips:mips_cpu|instr[31]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] ; N/A     ;
; mips:mips_cpu|instr[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]  ; N/A     ;
; mips:mips_cpu|instr[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]  ; N/A     ;
; mips:mips_cpu|instr[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]  ; N/A     ;
; mips:mips_cpu|instr[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]  ; N/A     ;
; mips:mips_cpu|instr[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]  ; N/A     ;
; mips:mips_cpu|instr[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]  ; N/A     ;
; mips:mips_cpu|instr[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]  ; N/A     ;
; mips:mips_cpu|instr[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]  ; N/A     ;
; mips:mips_cpu|instr[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]  ; N/A     ;
; mips:mips_cpu|instr[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]  ; N/A     ;
; mips:mips_cpu|instr[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]  ; N/A     ;
; mips:mips_cpu|instr[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]  ; N/A     ;
; mips:mips_cpu|instr[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]  ; N/A     ;
; mips:mips_cpu|instr[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]  ; N/A     ;
; mips:mips_cpu|memreaddata[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[0]~35                                                                                         ; N/A     ;
; mips:mips_cpu|memreaddata[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[0]~35                                                                                         ; N/A     ;
; mips:mips_cpu|memreaddata[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[10]~145                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[10]~145                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[11]~146                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[11]~146                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[12]~147                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[12]~147                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[13]~148                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[13]~148                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[14]~149                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[14]~149                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[15]~150                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[15]~150                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[16]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[16]~151                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[16]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[16]~151                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[17]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[17]~152                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[17]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[17]~152                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[18]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[18]~69                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[18]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[18]~69                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[19]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[19]~71                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[19]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[19]~71                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[1]~79                                                                                         ; N/A     ;
; mips:mips_cpu|memreaddata[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[1]~79                                                                                         ; N/A     ;
; mips:mips_cpu|memreaddata[20]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[20]~81                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[20]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[20]~81                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[21]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[21]~83                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[21]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[21]~83                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[22]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[22]~85                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[22]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[22]~85                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[23]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[23]~87                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[23]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[23]~87                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[24]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[24]~89                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[24]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[24]~89                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[25]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[25]~91                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[25]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[25]~91                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[26]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[26]~93                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[26]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[26]~93                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[27]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[27]~95                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[27]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[27]~95                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[28]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[28]~97                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[28]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[28]~97                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[29]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[29]~99                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[29]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[29]~99                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[2]~103                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[2]~103                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[30]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[30]~105                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[30]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[30]~105                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[31]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[31]~109                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[31]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[31]~109                                                                                       ; N/A     ;
; mips:mips_cpu|memreaddata[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[3]~113                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[3]~113                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[4]~153                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[4]~153                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[5]~154                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[5]~154                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[6]~155                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[6]~155                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[7]~156                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[7]~156                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[8]~157                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[8]~157                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[9]~158                                                                                        ; N/A     ;
; mips:mips_cpu|memreaddata[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_data[9]~158                                                                                        ; N/A     ;
; mips:mips_cpu|pc[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; mips:mips_cpu|pc[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; mips:mips_cpu|pc[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                             ; N/A     ;
; mips:mips_cpu|pc[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                             ; N/A     ;
; mips:mips_cpu|pc[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                             ; N/A     ;
; mips:mips_cpu|pc[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                             ; N/A     ;
; mips:mips_cpu|pc[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                             ; N/A     ;
; mips:mips_cpu|pc[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                             ; N/A     ;
; mips:mips_cpu|pc[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13]                                                             ; N/A     ;
; mips:mips_cpu|pc[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13]                                                             ; N/A     ;
; mips:mips_cpu|pc[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14]                                                             ; N/A     ;
; mips:mips_cpu|pc[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14]                                                             ; N/A     ;
; mips:mips_cpu|pc[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15]                                                             ; N/A     ;
; mips:mips_cpu|pc[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15]                                                             ; N/A     ;
; mips:mips_cpu|pc[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16]                                                             ; N/A     ;
; mips:mips_cpu|pc[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16]                                                             ; N/A     ;
; mips:mips_cpu|pc[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17]                                                             ; N/A     ;
; mips:mips_cpu|pc[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17]                                                             ; N/A     ;
; mips:mips_cpu|pc[18]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18]                                                             ; N/A     ;
; mips:mips_cpu|pc[18]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18]                                                             ; N/A     ;
; mips:mips_cpu|pc[19]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19]                                                             ; N/A     ;
; mips:mips_cpu|pc[19]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19]                                                             ; N/A     ;
; mips:mips_cpu|pc[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; mips:mips_cpu|pc[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                     ; N/A     ;
; mips:mips_cpu|pc[20]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20]                                                             ; N/A     ;
; mips:mips_cpu|pc[20]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20]                                                             ; N/A     ;
; mips:mips_cpu|pc[21]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21]                                                             ; N/A     ;
; mips:mips_cpu|pc[21]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21]                                                             ; N/A     ;
; mips:mips_cpu|pc[22]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22]                                                             ; N/A     ;
; mips:mips_cpu|pc[22]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22]                                                             ; N/A     ;
; mips:mips_cpu|pc[23]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23]                                                             ; N/A     ;
; mips:mips_cpu|pc[23]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23]                                                             ; N/A     ;
; mips:mips_cpu|pc[24]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24]                                                             ; N/A     ;
; mips:mips_cpu|pc[24]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24]                                                             ; N/A     ;
; mips:mips_cpu|pc[25]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25]                                                             ; N/A     ;
; mips:mips_cpu|pc[25]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25]                                                             ; N/A     ;
; mips:mips_cpu|pc[26]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26]                                                             ; N/A     ;
; mips:mips_cpu|pc[26]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26]                                                             ; N/A     ;
; mips:mips_cpu|pc[27]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27]                                                             ; N/A     ;
; mips:mips_cpu|pc[27]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27]                                                             ; N/A     ;
; mips:mips_cpu|pc[28]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28]                                                             ; N/A     ;
; mips:mips_cpu|pc[28]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28]                                                             ; N/A     ;
; mips:mips_cpu|pc[29]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29]                                                             ; N/A     ;
; mips:mips_cpu|pc[29]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29]                                                             ; N/A     ;
; mips:mips_cpu|pc[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                              ; N/A     ;
; mips:mips_cpu|pc[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                              ; N/A     ;
; mips:mips_cpu|pc[30]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30]                                                             ; N/A     ;
; mips:mips_cpu|pc[30]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30]                                                             ; N/A     ;
; mips:mips_cpu|pc[31]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31]                                                             ; N/A     ;
; mips:mips_cpu|pc[31]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31]                                                             ; N/A     ;
; mips:mips_cpu|pc[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                              ; N/A     ;
; mips:mips_cpu|pc[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                              ; N/A     ;
; mips:mips_cpu|pc[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                              ; N/A     ;
; mips:mips_cpu|pc[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                              ; N/A     ;
; mips:mips_cpu|pc[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                              ; N/A     ;
; mips:mips_cpu|pc[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                              ; N/A     ;
; mips:mips_cpu|pc[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                              ; N/A     ;
; mips:mips_cpu|pc[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                              ; N/A     ;
; mips:mips_cpu|pc[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                              ; N/A     ;
; mips:mips_cpu|pc[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                              ; N/A     ;
; mips:mips_cpu|pc[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                              ; N/A     ;
; mips:mips_cpu|pc[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]                                                              ; N/A     ;
; mips:mips_cpu|pc[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                              ; N/A     ;
; mips:mips_cpu|pc[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                              ; N/A     ;
; reset                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset                                                                                                   ; N/A     ;
; reset                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset                                                                                                   ; N/A     ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 12 11:14:52 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file mips_system.v
    Info (12023): Found entity 1: MIPS_System
Info (12021): Found 5 design units, including 5 entities, in source file mips_cpu/mips.v
    Info (12023): Found entity 1: mips
    Info (12023): Found entity 2: controller
    Info (12023): Found entity 3: maindec
    Info (12023): Found entity 4: aludec
    Info (12023): Found entity 5: datapath
Info (12021): Found 9 design units, including 9 entities, in source file mips_cpu/mipsparts.v
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: alu
    Info (12023): Found entity 3: adder
    Info (12023): Found entity 4: sl2
    Info (12023): Found entity 5: sign_zero_ext
    Info (12023): Found entity 6: shift_left_16
    Info (12023): Found entity 7: flopr
    Info (12023): Found entity 8: flopenr
    Info (12023): Found entity 9: mux2
Info (12021): Found 1 design units, including 1 entities, in source file alera_mem_dual_port/ram2port_inst_data.v
    Info (12023): Found entity 1: ram2port_inst_data
Info (12021): Found 1 design units, including 1 entities, in source file decoder/addr_decoder.v
    Info (12023): Found entity 1: Addr_Decoder
Info (12021): Found 2 design units, including 2 entities, in source file gpio/gpio.v
    Info (12023): Found entity 1: GPIO
    Info (12023): Found entity 2: key_detect
Info (12021): Found 1 design units, including 1 entities, in source file timer/timercounter.v
    Info (12023): Found entity 1: TimerCounter
Info (12021): Found 1 design units, including 1 entities, in source file altera_pll/altpll_clkgen.v
    Info (12023): Found entity 1: ALTPLL_clkgen
Info (12127): Elaborating entity "MIPS_System" for the top level hierarchy
Info (12128): Elaborating entity "ALTPLL_clkgen" for hierarchy "ALTPLL_clkgen:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "ALTPLL_clkgen:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "25000"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "50000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ALTPLL_clkgen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "mips" for hierarchy "mips:mips_cpu"
Info (12128): Elaborating entity "controller" for hierarchy "mips:mips_cpu|controller:c"
Info (12128): Elaborating entity "maindec" for hierarchy "mips:mips_cpu|controller:c|maindec:md"
Info (12128): Elaborating entity "aludec" for hierarchy "mips:mips_cpu|controller:c|aludec:ad"
Info (12128): Elaborating entity "datapath" for hierarchy "mips:mips_cpu|datapath:dp"
Info (12128): Elaborating entity "flopr" for hierarchy "mips:mips_cpu|datapath:dp|flopr:pcreg"
Info (12128): Elaborating entity "adder" for hierarchy "mips:mips_cpu|datapath:dp|adder:pcadd1"
Info (12128): Elaborating entity "sl2" for hierarchy "mips:mips_cpu|datapath:dp|sl2:immsh"
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips_cpu|datapath:dp|mux2:pcbrmux"
Info (12128): Elaborating entity "regfile" for hierarchy "mips:mips_cpu|datapath:dp|regfile:rf"
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips_cpu|datapath:dp|mux2:lhsplit"
Info (12128): Elaborating entity "sign_zero_ext" for hierarchy "mips:mips_cpu|datapath:dp|sign_zero_ext:lhsze"
Info (12128): Elaborating entity "mux2" for hierarchy "mips:mips_cpu|datapath:dp|mux2:wrmux"
Info (12128): Elaborating entity "shift_left_16" for hierarchy "mips:mips_cpu|datapath:dp|shift_left_16:sl16"
Info (12128): Elaborating entity "alu" for hierarchy "mips:mips_cpu|datapath:dp|alu:alu"
Info (12128): Elaborating entity "ram2port_inst_data" for hierarchy "ram2port_inst_data:Inst_Data_Mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "insts_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i9b2.tdf
    Info (12023): Found entity 1: altsyncram_i9b2
Info (12128): Elaborating entity "altsyncram_i9b2" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated"
Info (12128): Elaborating entity "Addr_Decoder" for hierarchy "Addr_Decoder:Decoder"
Info (12128): Elaborating entity "TimerCounter" for hierarchy "TimerCounter:Timer"
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:uGPIO"
Info (12128): Elaborating entity "key_detect" for hierarchy "GPIO:uGPIO|key_detect:key1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8t14.tdf
    Info (12023): Found entity 1: altsyncram_8t14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf
    Info (12023): Found entity 1: cntr_ndi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mips:mips_cpu|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic
Info (17049): 105 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 387 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6887 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 6550 logic cells
    Info (21064): Implemented 225 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 578 megabytes
    Info: Processing ended: Tue Apr 12 11:15:19 2016
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:15


