// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        kernel_val_0_0_read,
        kernel_val_0_1_read,
        kernel_val_0_2_read,
        kernel_val_1_0_read,
        kernel_val_1_1_read,
        kernel_val_1_2_read,
        kernel_val_2_0_read,
        kernel_val_2_1_read,
        kernel_val_2_2_read,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] kernel_val_0_0_read;
input  [7:0] kernel_val_0_1_read;
input  [7:0] kernel_val_0_2_read;
input  [7:0] kernel_val_1_0_read;
input  [7:0] kernel_val_1_1_read;
input  [7:0] kernel_val_1_2_read;
input  [7:0] kernel_val_2_0_read;
input  [7:0] kernel_val_2_1_read;
input  [7:0] kernel_val_2_2_read;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [11:0] t_V_3_reg_772;
wire   [7:0] k_buf_0_val_1_q1;
reg   [7:0] reg_982;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_13_reg_3200;
reg   [0:0] brmerge_reg_3238;
reg   [0:0] or_cond45_reg_3196;
reg   [0:0] tmp_127_reg_3209;
reg   [0:0] tmp_89_reg_3242;
reg   [0:0] tmp_221_1_reg_3287;
reg   [0:0] tmp_221_2_reg_3322;
reg    ap_sig_bdd_102;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it10;
reg   [0:0] brmerge3_reg_3430;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it10;
reg    ap_sig_bdd_137;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3238_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_127_reg_3209_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_89_reg_3242_pp0_it1;
reg   [0:0] or_cond7_reg_3357;
reg   [0:0] or_cond8_reg_3361;
wire   [7:0] k_buf_0_val_2_q1;
reg   [7:0] reg_988;
wire   [7:0] k_buf_0_val_0_q1;
reg   [7:0] reg_994;
wire   [7:0] k_buf_1_val_1_q1;
reg   [7:0] reg_998;
reg   [0:0] ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1;
reg   [0:0] or_cond7_1_reg_3434;
reg   [0:0] or_cond8_1_reg_3438;
wire   [7:0] k_buf_2_val_1_q1;
reg   [7:0] reg_1004;
reg   [0:0] ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1;
reg   [0:0] or_cond7_2_reg_3507;
reg   [0:0] or_cond8_2_reg_3511;
wire   [1:0] p_rec8_fu_1015_p2;
wire   [1:0] p_rec9_fu_1027_p2;
wire   [1:0] p_rec_fu_1039_p2;
wire   [12:0] rows_cast_fu_1045_p1;
reg   [12:0] rows_cast_reg_2940;
wire   [0:0] exitcond7_fu_1033_p2;
wire   [13:0] heightloop_cast59_cast_fu_1054_p1;
reg   [13:0] heightloop_cast59_cast_reg_2947;
wire   [12:0] cols_cast_fu_1058_p1;
reg   [12:0] cols_cast_reg_2954;
wire   [12:0] widthloop_fu_1061_p2;
reg   [12:0] widthloop_reg_2959;
wire   [12:0] ref_fu_1067_p2;
reg   [12:0] ref_reg_2965;
wire   [13:0] cols_cast1_fu_1073_p1;
reg   [13:0] cols_cast1_reg_2974;
wire   [12:0] tmp_s_fu_1076_p2;
reg   [12:0] tmp_s_reg_2984;
wire   [12:0] tmp_10_fu_1085_p2;
reg   [12:0] tmp_10_reg_2995;
wire   [1:0] tmp_120_fu_1091_p1;
reg   [1:0] tmp_120_reg_3002;
wire   [0:0] tmp_263_2_fu_1095_p2;
reg   [0:0] tmp_263_2_reg_3007;
wire   [0:0] tmp_263_2_0_1_not_fu_1100_p2;
reg   [0:0] tmp_263_2_0_1_not_reg_3014;
wire   [0:0] tmp_263_2_0_2_not_fu_1105_p2;
reg   [0:0] tmp_263_2_0_2_not_reg_3021;
wire   [0:0] tmp_263_2_1_0_not_fu_1110_p2;
reg   [0:0] tmp_263_2_1_0_not_reg_3028;
wire   [0:0] tmp_263_2_1_1_not_fu_1115_p2;
reg   [0:0] tmp_263_2_1_1_not_reg_3035;
wire   [0:0] tmp_263_2_1_2_not_fu_1120_p2;
reg   [0:0] tmp_263_2_1_2_not_reg_3042;
wire   [0:0] tmp_263_2_2_0_not_fu_1125_p2;
reg   [0:0] tmp_263_2_2_0_not_reg_3049;
wire   [0:0] tmp_263_2_2_1_not_fu_1130_p2;
reg   [0:0] tmp_263_2_2_1_not_reg_3056;
wire   [0:0] tmp_263_2_2_2_not_fu_1135_p2;
reg   [0:0] tmp_263_2_2_2_not_reg_3063;
wire   [1:0] tmp_80_fu_1140_p2;
reg   [1:0] tmp_80_reg_3070;
wire   [11:0] i_V_fu_1159_p2;
reg   [11:0] i_V_reg_3086;
wire   [0:0] ult_fu_1165_p2;
reg   [0:0] ult_reg_3091;
wire   [0:0] tmp_11_fu_1154_p2;
wire   [0:0] tmp_208_not_fu_1180_p2;
reg   [0:0] tmp_208_not_reg_3096;
wire   [0:0] icmp6_fu_1196_p2;
reg   [0:0] icmp6_reg_3102;
wire   [1:0] tmp_84_fu_1235_p3;
reg   [1:0] tmp_84_reg_3108;
wire   [1:0] tmp_122_fu_1242_p1;
reg   [1:0] tmp_122_reg_3117;
wire   [1:0] tmp_124_fu_1280_p1;
reg   [1:0] tmp_124_reg_3123;
wire   [1:0] tmp_126_fu_1318_p1;
reg   [1:0] tmp_126_reg_3129;
wire   [0:0] tmp_85_fu_1322_p2;
reg   [0:0] tmp_85_reg_3134;
wire   [0:0] slt_fu_1328_p2;
reg   [0:0] slt_reg_3139;
wire   [0:0] tmp_214_2_fu_1333_p2;
reg   [0:0] tmp_214_2_reg_3144;
wire   [0:0] rev11_fu_1338_p2;
reg   [0:0] rev11_reg_3149;
wire   [0:0] or_cond_fu_1343_p2;
reg   [0:0] or_cond_reg_3154;
wire   [0:0] sel_tmp_fu_1351_p2;
reg   [0:0] sel_tmp_reg_3159;
wire   [0:0] sel_tmp5_fu_1355_p2;
reg   [0:0] sel_tmp5_reg_3166;
wire   [0:0] sel_tmp8_fu_1365_p2;
reg   [0:0] sel_tmp8_reg_3173;
wire   [0:0] sel_tmp10_fu_1369_p2;
reg   [0:0] sel_tmp10_reg_3180;
wire   [1:0] locy_0_2_t_fu_1375_p2;
reg   [1:0] locy_0_2_t_reg_3187;
wire   [0:0] or_cond23_2_fu_1384_p2;
reg   [0:0] or_cond23_2_reg_3191;
wire   [0:0] or_cond45_fu_1394_p2;
wire   [0:0] tmp_13_fu_1403_p2;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_3200_pp0_it9;
wire   [11:0] j_V_fu_1408_p2;
wire   [0:0] tmp_127_fu_1445_p3;
reg   [0:0] ap_reg_ppstg_tmp_127_reg_3209_pp0_it2;
wire   [12:0] x_fu_1460_p3;
reg   [12:0] x_reg_3213;
wire   [0:0] brmerge_fu_1468_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3238_pp0_it2;
wire   [0:0] tmp_89_fu_1472_p2;
reg   [0:0] ap_reg_ppstg_tmp_89_reg_3242_pp0_it2;
wire   [0:0] slt7_fu_1477_p2;
reg   [0:0] slt7_reg_3246;
reg   [10:0] k_buf_0_val_2_addr_7_reg_3251;
wire   [0:0] tmp_91_fu_1489_p2;
reg   [0:0] tmp_91_reg_3257;
wire   [1:0] tmp_225_0_t_fu_1498_p2;
reg   [1:0] tmp_225_0_t_reg_3261;
reg   [10:0] k_buf_0_val_1_addr_8_reg_3265;
reg   [10:0] k_buf_0_val_0_addr_6_reg_3271;
wire   [0:0] tmp44_fu_1514_p2;
reg   [0:0] tmp44_reg_3277;
wire   [0:0] tmp45_fu_1519_p2;
reg   [0:0] tmp45_reg_3282;
wire   [0:0] tmp_221_1_fu_1524_p2;
reg   [0:0] ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2;
wire   [0:0] slt8_fu_1529_p2;
reg   [0:0] slt8_reg_3291;
reg   [10:0] k_buf_1_val_2_addr_7_reg_3296;
wire   [0:0] tmp_223_1_fu_1541_p2;
reg   [0:0] tmp_223_1_reg_3302;
wire   [1:0] tmp_225_1_t_fu_1550_p2;
reg   [1:0] tmp_225_1_t_reg_3306;
reg   [10:0] k_buf_1_val_1_addr_8_reg_3310;
reg   [10:0] k_buf_1_val_0_addr_6_reg_3316;
wire   [0:0] tmp_221_2_fu_1555_p2;
reg   [0:0] ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2;
wire   [0:0] slt9_fu_1560_p2;
reg   [0:0] slt9_reg_3326;
reg   [10:0] k_buf_2_val_2_addr_7_reg_3331;
wire   [0:0] tmp_223_2_fu_1572_p2;
reg   [0:0] tmp_223_2_reg_3337;
wire   [1:0] tmp_225_2_t_fu_1581_p2;
reg   [1:0] tmp_225_2_t_reg_3341;
reg   [10:0] k_buf_2_val_1_addr_8_reg_3345;
reg   [10:0] k_buf_2_val_0_addr_6_reg_3351;
wire   [0:0] or_cond7_fu_1595_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3357_pp0_it2;
wire   [0:0] or_cond8_fu_1605_p2;
reg   [0:0] ap_reg_ppstg_or_cond8_reg_3361_pp0_it2;
wire   [1:0] tmp_249_0_t_fu_1619_p2;
reg   [1:0] tmp_249_0_t_reg_3375;
reg   [1:0] ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2;
wire   [1:0] tmp_244_0_t_fu_1627_p2;
reg   [1:0] tmp_244_0_t_reg_3379;
reg   [1:0] ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] Toppixel_reg_3383;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] temp_104_reg_3388;
reg   [7:0] ap_reg_ppstg_temp_104_reg_3388_pp0_it2;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] temp_105_reg_3394;
reg   [7:0] ap_reg_ppstg_temp_105_reg_3394_pp0_it2;
wire   [0:0] brmerge3_fu_1659_p2;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it5;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it6;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it7;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it8;
reg   [0:0] ap_reg_ppstg_brmerge3_reg_3430_pp0_it9;
wire   [0:0] or_cond7_1_fu_1672_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2;
wire   [0:0] or_cond8_1_fu_1682_p2;
reg   [0:0] ap_reg_ppstg_or_cond8_1_reg_3438_pp0_it2;
wire   [1:0] tmp_249_1_t_fu_1696_p2;
reg   [1:0] tmp_249_1_t_reg_3452;
reg   [1:0] ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2;
wire   [1:0] tmp_244_1_t_fu_1704_p2;
reg   [1:0] tmp_244_1_t_reg_3456;
reg   [1:0] ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] Toppixel_5_reg_3460;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] temp_reg_3465;
reg   [7:0] ap_reg_ppstg_temp_reg_3465_pp0_it2;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] temp_106_reg_3471;
reg   [7:0] ap_reg_ppstg_temp_106_reg_3471_pp0_it2;
wire   [0:0] or_cond7_2_fu_1745_p2;
reg   [0:0] ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2;
wire   [0:0] or_cond8_2_fu_1755_p2;
reg   [0:0] ap_reg_ppstg_or_cond8_2_reg_3511_pp0_it2;
wire   [1:0] tmp_249_2_t_fu_1769_p2;
reg   [1:0] tmp_249_2_t_reg_3525;
reg   [1:0] ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2;
wire   [1:0] tmp_244_2_t_fu_1777_p2;
reg   [1:0] tmp_244_2_t_reg_3529;
reg   [1:0] ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] Toppixel_6_reg_3533;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] temp_107_reg_3538;
reg   [7:0] ap_reg_ppstg_temp_107_reg_3538_pp0_it2;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] temp_108_reg_3544;
reg   [7:0] ap_reg_ppstg_temp_108_reg_3544_pp0_it2;
reg   [7:0] src_kernel_win_0_val_2_1_11_reg_3580;
reg   [7:0] src_kernel_win_1_val_2_1_11_reg_3586;
reg   [7:0] src_kernel_win_2_val_2_1_11_reg_3592;
wire   [7:0] src_kernel_win_0_val_2_1_12_fu_1851_p3;
reg   [7:0] src_kernel_win_0_val_2_1_12_reg_3598;
wire   [7:0] k_buf_1_val_2_q1;
reg   [7:0] src_kernel_win_1_val_1_0_18_reg_3604;
wire   [7:0] k_buf_1_val_0_q1;
reg   [7:0] src_kernel_win_1_val_0_0_24_reg_3609;
wire   [7:0] src_kernel_win_1_val_0_0_1_fu_1879_p3;
reg   [7:0] src_kernel_win_1_val_0_0_1_reg_3614;
wire   [7:0] src_kernel_win_1_val_1_0_2_fu_1893_p3;
reg   [7:0] src_kernel_win_1_val_1_0_2_reg_3619;
wire   [7:0] src_kernel_win_1_val_2_1_12_fu_1924_p3;
reg   [7:0] src_kernel_win_1_val_2_1_12_reg_3624;
wire   [7:0] k_buf_2_val_2_q1;
reg   [7:0] src_kernel_win_2_val_1_0_18_reg_3630;
wire   [7:0] k_buf_2_val_0_q1;
reg   [7:0] src_kernel_win_2_val_0_0_23_reg_3635;
wire   [7:0] src_kernel_win_2_val_0_0_1_fu_1956_p3;
reg   [7:0] src_kernel_win_2_val_0_0_1_reg_3640;
wire   [7:0] src_kernel_win_2_val_1_0_2_fu_1970_p3;
reg   [7:0] src_kernel_win_2_val_1_0_2_reg_3645;
wire   [7:0] src_kernel_win_2_val_2_1_12_fu_2001_p3;
reg   [7:0] src_kernel_win_2_val_2_1_12_reg_3650;
reg   [7:0] src_kernel_win_0_val_0_1_11_reg_3656;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it8;
reg   [7:0] src_kernel_win_0_val_1_1_11_reg_3663;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3663_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3663_pp0_it5;
reg   [7:0] src_kernel_win_1_val_0_1_11_reg_3670;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it8;
reg   [7:0] src_kernel_win_1_val_1_1_11_reg_3677;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3677_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3677_pp0_it5;
reg   [7:0] src_kernel_win_2_val_0_1_11_reg_3684;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it8;
reg   [7:0] src_kernel_win_2_val_1_1_11_reg_3691;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3691_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3691_pp0_it5;
reg   [7:0] src_kernel_win_0_val_2_0_load_reg_3698;
wire   [7:0] src_kernel_win_0_val_2_1_13_fu_2122_p3;
reg   [7:0] src_kernel_win_0_val_2_1_13_reg_3704;
reg   [7:0] src_kernel_win_1_val_2_0_load_reg_3710;
wire   [7:0] src_kernel_win_1_val_2_1_13_fu_2161_p3;
reg   [7:0] src_kernel_win_1_val_2_1_13_reg_3716;
reg   [7:0] src_kernel_win_2_val_2_0_load_reg_3722;
wire   [7:0] src_kernel_win_2_val_2_1_13_fu_2196_p3;
reg   [7:0] src_kernel_win_2_val_2_1_13_reg_3728;
reg   [7:0] src_kernel_win_0_val_0_0_load_reg_3734;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it9;
reg   [7:0] src_kernel_win_0_val_1_0_load_reg_3740;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3740_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3740_pp0_it6;
wire   [7:0] src_kernel_win_0_val_2_0_13_fu_2217_p3;
reg   [7:0] src_kernel_win_0_val_2_0_13_reg_3746;
reg   [7:0] src_kernel_win_1_val_0_0_load_reg_3752;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it9;
reg   [7:0] src_kernel_win_1_val_1_0_load_reg_3758;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3758_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3758_pp0_it6;
wire   [7:0] src_kernel_win_1_val_2_0_13_fu_2238_p3;
reg   [7:0] src_kernel_win_1_val_2_0_13_reg_3764;
reg   [7:0] src_kernel_win_2_val_0_0_load_reg_3770;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it7;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it8;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it9;
reg   [7:0] src_kernel_win_2_val_1_0_load_reg_3776;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3776_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3776_pp0_it6;
wire   [7:0] src_kernel_win_2_val_2_0_13_fu_2259_p3;
reg   [7:0] src_kernel_win_2_val_2_0_13_reg_3782;
wire   [7:0] src_kernel_win_0_val_1_1_12_fu_2278_p3;
reg   [7:0] src_kernel_win_0_val_1_1_12_reg_3788;
wire   [7:0] src_kernel_win_1_val_1_1_12_fu_2298_p3;
reg   [7:0] src_kernel_win_1_val_1_1_12_reg_3794;
wire   [7:0] src_kernel_win_2_val_1_1_12_fu_2318_p3;
reg   [7:0] src_kernel_win_2_val_1_1_12_reg_3800;
wire   [7:0] src_kernel_win_0_val_1_1_13_fu_2346_p3;
reg   [7:0] src_kernel_win_0_val_1_1_13_reg_3806;
wire   [7:0] src_kernel_win_1_val_1_1_13_fu_2361_p3;
reg   [7:0] src_kernel_win_1_val_1_1_13_reg_3812;
wire   [7:0] src_kernel_win_2_val_1_1_13_fu_2376_p3;
reg   [7:0] src_kernel_win_2_val_1_1_13_reg_3818;
wire   [7:0] src_kernel_win_0_val_1_0_29_fu_2391_p3;
reg   [7:0] src_kernel_win_0_val_1_0_29_reg_3824;
wire   [7:0] src_kernel_win_1_val_1_0_20_fu_2406_p3;
reg   [7:0] src_kernel_win_1_val_1_0_20_reg_3830;
wire   [7:0] src_kernel_win_2_val_1_0_20_fu_2421_p3;
reg   [7:0] src_kernel_win_2_val_1_0_20_reg_3836;
wire   [7:0] src_kernel_win_0_val_0_1_12_fu_2440_p3;
reg   [7:0] src_kernel_win_0_val_0_1_12_reg_3842;
wire   [7:0] src_kernel_win_1_val_0_1_12_fu_2460_p3;
reg   [7:0] src_kernel_win_1_val_0_1_12_reg_3848;
wire   [7:0] src_kernel_win_2_val_0_1_12_fu_2480_p3;
reg   [7:0] src_kernel_win_2_val_0_1_12_reg_3854;
wire   [7:0] src_kernel_win_0_val_0_1_13_fu_2508_p3;
reg   [7:0] src_kernel_win_0_val_0_1_13_reg_3860;
wire   [7:0] src_kernel_win_1_val_0_1_13_fu_2523_p3;
reg   [7:0] src_kernel_win_1_val_0_1_13_reg_3866;
wire   [7:0] src_kernel_win_2_val_0_1_13_fu_2538_p3;
reg   [7:0] src_kernel_win_2_val_0_1_13_reg_3872;
wire   [7:0] src_kernel_win_0_val_0_0_30_fu_2553_p3;
reg   [7:0] src_kernel_win_0_val_0_0_30_reg_3878;
wire   [7:0] src_kernel_win_1_val_0_0_30_fu_2568_p3;
reg   [7:0] src_kernel_win_1_val_0_0_30_reg_3883;
wire   [7:0] src_kernel_win_2_val_0_0_27_fu_2583_p3;
reg   [7:0] src_kernel_win_2_val_0_0_27_reg_3888;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
reg   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
reg   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [1:0] p_0202_rec_reg_728;
wire   [0:0] exitcond9_fu_1009_p2;
reg   [1:0] p_0206_rec_reg_739;
wire   [0:0] exitcond8_fu_1021_p2;
reg   [1:0] p_0210_rec_reg_750;
reg   [11:0] t_V_reg_761;
wire   [63:0] tmp_90_fu_1482_p1;
wire   [63:0] tmp_222_1_fu_1534_p1;
wire   [63:0] tmp_222_2_fu_1565_p1;
wire   [63:0] tmp_95_fu_1611_p1;
wire   [63:0] tmp_92_fu_1647_p1;
wire   [63:0] tmp_88_fu_1653_p1;
wire   [63:0] tmp_235_1_fu_1688_p1;
wire   [63:0] tmp_227_1_fu_1724_p1;
wire   [63:0] tmp_215_1_fu_1730_p1;
wire   [63:0] tmp_235_2_fu_1761_p1;
wire   [63:0] tmp_227_2_fu_1797_p1;
wire   [63:0] tmp_215_2_fu_1803_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_176;
reg   [7:0] right_border_buf_0_val_0_1_fu_180;
reg   [7:0] right_border_buf_0_val_0_2_fu_184;
reg   [7:0] right_border_buf_1_val_0_0_fu_188;
reg   [7:0] right_border_buf_1_val_0_1_fu_192;
reg   [7:0] right_border_buf_1_val_0_2_fu_196;
reg   [7:0] right_border_buf_2_val_0_0_fu_200;
reg   [7:0] right_border_buf_2_val_0_1_fu_204;
reg   [7:0] right_border_buf_2_val_0_2_fu_208;
reg   [7:0] src_kernel_win_0_val_0_0_fu_224;
wire   [7:0] src_kernel_win_0_val_0_0_1_fu_2087_p3;
reg   [7:0] src_kernel_win_0_val_0_1_fu_228;
reg   [7:0] src_kernel_win_2_val_1_0_14_fu_232;
reg   [7:0] src_kernel_win_0_val_1_0_fu_236;
wire   [7:0] src_kernel_win_0_val_1_0_2_fu_2102_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_240;
reg   [7:0] src_kernel_win_2_val_0_0_20_fu_244;
reg   [7:0] src_kernel_win_0_val_2_0_fu_248;
reg   [7:0] src_kernel_win_0_val_2_1_fu_252;
reg   [7:0] src_kernel_win_1_val_1_0_14_fu_256;
reg   [7:0] src_kernel_win_1_val_0_0_fu_260;
reg   [7:0] src_kernel_win_1_val_0_1_fu_264;
reg   [7:0] src_kernel_win_1_val_0_0_21_fu_268;
reg   [7:0] src_kernel_win_1_val_2_0_fu_272;
reg   [7:0] src_kernel_win_1_val_1_0_fu_276;
reg   [7:0] src_kernel_win_1_val_1_1_fu_280;
reg   [7:0] src_kernel_win_0_val_1_0_20_fu_284;
reg   [7:0] src_kernel_win_1_val_2_1_fu_288;
reg   [7:0] src_kernel_win_0_val_0_0_21_fu_292;
reg   [7:0] src_kernel_win_2_val_0_0_fu_296;
reg   [7:0] src_kernel_win_2_val_0_1_fu_300;
reg   [7:0] src_kernel_win_2_val_2_1_fu_304;
reg   [7:0] src_kernel_win_2_val_2_0_fu_308;
reg   [7:0] src_kernel_win_2_val_1_0_fu_312;
reg   [7:0] src_kernel_win_2_val_1_1_fu_316;
wire   [12:0] heightloop_fu_1048_p2;
wire   [1:0] tmp_119_fu_1082_p1;
wire   [13:0] tmp8_cast_fu_1150_p1;
wire   [12:0] tmp8_cast2_fu_1146_p1;
wire   [12:0] ImagLoc_y_fu_1170_p2;
wire   [11:0] tr6_fu_1186_p4;
wire   [0:0] tmp_121_fu_1212_p3;
wire   [0:0] tmp_82_fu_1207_p2;
wire   [12:0] p_assign_s_fu_1220_p3;
wire   [0:0] tmp_81_fu_1202_p2;
wire   [12:0] tmp_83_fu_1227_p3;
wire   [12:0] ImagLoc_y_5_fu_1246_p2;
wire   [0:0] tmp_123_fu_1257_p3;
wire   [0:0] tmp_220_0_1_fu_1252_p2;
wire   [12:0] p_assign_15_fu_1265_p3;
wire   [12:0] tmp_253_0_1_v_fu_1272_p3;
wire   [12:0] ImagLoc_y_1_fu_1284_p2;
wire   [0:0] tmp_125_fu_1295_p3;
wire   [0:0] tmp_220_0_2_fu_1290_p2;
wire   [12:0] p_assign_16_fu_1303_p3;
wire   [12:0] tmp_253_0_2_v_fu_1310_p3;
wire   [13:0] tmp_214_2_fu_1333_p0;
wire   [1:0] locy_0_0_t_fu_1347_p2;
wire   [1:0] locy_0_1_t_fu_1361_p2;
wire   [0:0] rev_fu_1379_p2;
wire   [0:0] brmerge25_2_fu_1389_p2;
wire   [12:0] tmp_12_cast1_fu_1399_p1;
wire   [10:0] tr_fu_1414_p4;
wire   [12:0] ImagLoc_x_fu_1430_p2;
wire   [0:0] tmp_87_fu_1440_p2;
wire   [12:0] p_assign_17_fu_1453_p3;
wire   [13:0] tmp_89_fu_1472_p0;
wire   [13:0] ImagLoc_x_cast2_fu_1436_p1;
wire   [13:0] slt7_fu_1477_p0;
wire   [1:0] tmp_128_fu_1494_p1;
wire   [0:0] ult3_fu_1503_p2;
wire   [0:0] icmp_fu_1424_p2;
wire   [0:0] rev13_fu_1508_p2;
wire   [13:0] tmp_221_1_fu_1524_p0;
wire   [13:0] slt8_fu_1529_p0;
wire   [1:0] tmp_132_fu_1546_p1;
wire   [13:0] tmp_221_2_fu_1555_p0;
wire   [13:0] slt9_fu_1560_p0;
wire   [1:0] tmp_136_fu_1577_p1;
wire   [0:0] rev12_fu_1586_p2;
wire   [0:0] tmp_93_fu_1591_p2;
wire   [0:0] tmp_94_fu_1601_p2;
wire   [1:0] tmp_131_fu_1616_p1;
wire   [1:0] tmp_129_fu_1624_p1;
wire   [0:0] rev14_fu_1663_p2;
wire   [0:0] tmp_228_1_fu_1668_p2;
wire   [0:0] tmp_230_1_fu_1678_p2;
wire   [1:0] tmp_135_fu_1693_p1;
wire   [1:0] tmp_133_fu_1701_p1;
wire   [0:0] rev15_fu_1736_p2;
wire   [0:0] tmp_228_2_fu_1741_p2;
wire   [0:0] tmp_230_2_fu_1751_p2;
wire   [1:0] tmp_139_fu_1766_p1;
wire   [1:0] tmp_137_fu_1774_p1;
wire   [0:0] tmp_96_fu_1840_p2;
wire   [0:0] or_cond18_fu_1846_p2;
wire   [7:0] sel_tmp16_fu_1872_p3;
wire   [7:0] sel_tmp21_fu_1886_p3;
wire   [0:0] tmp_264_1_fu_1913_p2;
wire   [0:0] or_cond27_fu_1919_p2;
wire   [7:0] sel_tmp28_fu_1949_p3;
wire   [7:0] sel_tmp30_fu_1963_p3;
wire   [0:0] tmp_264_2_fu_1990_p2;
wire   [0:0] or_cond36_fu_1996_p2;
wire   [7:0] sel_tmp4_fu_2080_p3;
wire   [7:0] sel_tmp9_fu_2095_p3;
wire   [0:0] tmp_264_0_0_1_fu_2113_p2;
wire   [0:0] or_cond19_fu_2117_p2;
wire   [0:0] tmp_264_1_0_1_fu_2152_p2;
wire   [0:0] or_cond28_fu_2156_p2;
wire   [0:0] tmp_264_2_0_1_fu_2187_p2;
wire   [0:0] or_cond37_fu_2191_p2;
wire   [0:0] tmp_264_0_0_2_fu_2208_p2;
wire   [0:0] or_cond20_fu_2212_p2;
wire   [0:0] tmp_264_1_0_2_fu_2229_p2;
wire   [0:0] or_cond29_fu_2233_p2;
wire   [0:0] tmp_264_2_0_2_fu_2250_p2;
wire   [0:0] or_cond38_fu_2254_p2;
wire   [0:0] tmp_264_0_1_fu_2268_p2;
wire   [0:0] or_cond21_fu_2273_p2;
wire   [0:0] tmp_264_1_1_fu_2288_p2;
wire   [0:0] or_cond30_fu_2293_p2;
wire   [0:0] tmp_264_2_1_fu_2308_p2;
wire   [0:0] or_cond39_fu_2313_p2;
wire   [0:0] tmp_264_0_1_1_fu_2337_p2;
wire   [0:0] or_cond22_fu_2341_p2;
wire   [0:0] tmp_264_1_1_1_fu_2352_p2;
wire   [0:0] or_cond31_fu_2356_p2;
wire   [0:0] tmp_264_2_1_1_fu_2367_p2;
wire   [0:0] or_cond40_fu_2371_p2;
wire   [0:0] tmp_264_0_1_2_fu_2382_p2;
wire   [0:0] or_cond23_fu_2386_p2;
wire   [0:0] tmp_264_1_1_2_fu_2397_p2;
wire   [0:0] or_cond32_fu_2401_p2;
wire   [0:0] tmp_264_2_1_2_fu_2412_p2;
wire   [0:0] or_cond41_fu_2416_p2;
wire   [0:0] tmp_264_0_2_fu_2430_p2;
wire   [0:0] or_cond24_fu_2435_p2;
wire   [0:0] tmp_264_1_2_fu_2450_p2;
wire   [0:0] or_cond33_fu_2455_p2;
wire   [0:0] tmp_264_2_2_fu_2470_p2;
wire   [0:0] or_cond42_fu_2475_p2;
wire   [0:0] tmp_264_0_2_1_fu_2499_p2;
wire   [0:0] or_cond25_fu_2503_p2;
wire   [0:0] tmp_264_1_2_1_fu_2514_p2;
wire   [0:0] or_cond34_fu_2518_p2;
wire   [0:0] tmp_264_2_2_1_fu_2529_p2;
wire   [0:0] or_cond43_fu_2533_p2;
wire   [0:0] tmp_264_0_2_2_fu_2544_p2;
wire   [0:0] or_cond26_fu_2548_p2;
wire   [0:0] tmp_264_1_2_2_fu_2559_p2;
wire   [0:0] or_cond35_fu_2563_p2;
wire   [0:0] tmp_264_2_2_2_fu_2574_p2;
wire   [0:0] or_cond44_fu_2578_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_2397;
reg    ap_sig_bdd_2400;
reg    ap_sig_bdd_1778;
reg    ap_sig_bdd_2405;
reg    ap_sig_bdd_2407;
reg    ap_sig_bdd_2411;
reg    ap_sig_bdd_2413;
reg    ap_sig_bdd_2417;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_pp0_stg0_fsm_6 = 3'b110;
parameter    ap_ST_st19_fsm_7 = 3'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_true = 1'b1;


filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 ),
    .q1( k_buf_0_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 ),
    .q1( k_buf_0_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 ),
    .q1( k_buf_0_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 ),
    .q1( k_buf_1_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 ),
    .q1( k_buf_1_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 ),
    .q1( k_buf_1_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 ),
    .q1( k_buf_2_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 ),
    .q1( k_buf_2_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 ),
    .q1( k_buf_2_val_2_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_13_fu_1403_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_0202_rec_reg_728 <= ap_const_lv2_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_1009_p2))) begin
        p_0202_rec_reg_728 <= p_rec8_fu_1015_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond9_fu_1009_p2))) begin
        p_0206_rec_reg_739 <= ap_const_lv2_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_1021_p2))) begin
        p_0206_rec_reg_739 <= p_rec9_fu_1027_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_1021_p2))) begin
        p_0210_rec_reg_750 <= ap_const_lv2_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        p_0210_rec_reg_750 <= p_rec_fu_1039_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_21_fu_292 <= reg_982;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2))) begin
        src_kernel_win_0_val_0_0_21_fu_292 <= ap_reg_ppstg_temp_105_reg_3394_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_224 <= src_kernel_win_0_val_0_0_1_fu_2087_p3;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_224 <= reg_994;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_224 <= ap_reg_ppstg_temp_105_reg_3394_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & (ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & (ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & ~(ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_224 <= src_kernel_win_0_val_0_0_21_fu_292;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_3361_pp0_it2) & (ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_3361_pp0_it2) & (ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_3361_pp0_it2) & ~(ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_224 <= reg_982;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_20_fu_284 <= reg_988;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2))) begin
        src_kernel_win_0_val_1_0_20_fu_284 <= ap_reg_ppstg_temp_104_reg_3388_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_236 <= src_kernel_win_0_val_1_0_2_fu_2102_p3;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_236 <= reg_982;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_236 <= ap_reg_ppstg_temp_104_reg_3388_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & (ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & (ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & ~(ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_236 <= src_kernel_win_0_val_1_0_20_fu_284;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_3361_pp0_it2) & (ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_3361_pp0_it2) & (ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_reg_3357_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_reg_3361_pp0_it2) & ~(ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_236 <= reg_988;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_248 <= k_buf_0_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_248 <= k_buf_0_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_248 <= k_buf_0_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1))) begin
        src_kernel_win_0_val_2_0_fu_248 <= Toppixel_reg_3383;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1) & (ap_const_lv1_0 == or_cond7_reg_3357) & ~(ap_const_lv1_0 == or_cond8_reg_3361) & ~(tmp_249_0_t_reg_3375 == ap_const_lv2_1) & ~(tmp_249_0_t_reg_3375 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_reg_3357) & ~(tmp_244_0_t_reg_3379 == ap_const_lv2_1) & ~(tmp_244_0_t_reg_3379 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_248 <= right_border_buf_0_val_0_2_fu_184;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1) & (ap_const_lv1_0 == or_cond7_reg_3357) & ~(ap_const_lv1_0 == or_cond8_reg_3361) & (tmp_249_0_t_reg_3375 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_reg_3357) & (tmp_244_0_t_reg_3379 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_248 <= right_border_buf_0_val_0_0_fu_176;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1) & (ap_const_lv1_0 == or_cond7_reg_3357) & ~(ap_const_lv1_0 == or_cond8_reg_3361) & (tmp_249_0_t_reg_3375 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_reg_3357) & (tmp_244_0_t_reg_3379 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_248 <= right_border_buf_0_val_0_1_fu_180;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_21_fu_268 <= reg_998;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2))) begin
        src_kernel_win_1_val_0_0_21_fu_268 <= ap_reg_ppstg_temp_106_reg_3471_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_260 <= src_kernel_win_1_val_0_0_1_reg_3614;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2))) begin
        src_kernel_win_1_val_0_0_fu_260 <= src_kernel_win_1_val_0_0_24_reg_3609;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2))) begin
        src_kernel_win_1_val_0_0_fu_260 <= ap_reg_ppstg_temp_106_reg_3471_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & (ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & (ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & ~(ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_260 <= src_kernel_win_1_val_0_0_21_fu_268;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3438_pp0_it2) & (ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3438_pp0_it2) & (ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3438_pp0_it2) & ~(ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_260 <= reg_998;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_14_fu_256 <= k_buf_1_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1))) begin
        src_kernel_win_1_val_1_0_14_fu_256 <= temp_reg_3465;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_276 <= src_kernel_win_1_val_1_0_2_reg_3619;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2))) begin
        src_kernel_win_1_val_1_0_fu_276 <= reg_998;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2))) begin
        src_kernel_win_1_val_1_0_fu_276 <= ap_reg_ppstg_temp_reg_3465_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & (ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & (ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & ~(ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_276 <= src_kernel_win_1_val_1_0_14_fu_256;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3438_pp0_it2) & (ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3438_pp0_it2) & (ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_1_reg_3438_pp0_it2) & ~(ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_276 <= src_kernel_win_1_val_1_0_18_reg_3604;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_0_fu_272 <= k_buf_1_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_0_fu_272 <= k_buf_1_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_272 <= k_buf_1_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1))) begin
        src_kernel_win_1_val_2_0_fu_272 <= Toppixel_5_reg_3460;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1) & (ap_const_lv1_0 == or_cond7_1_reg_3434) & ~(ap_const_lv1_0 == or_cond8_1_reg_3438) & ~(tmp_249_1_t_reg_3452 == ap_const_lv2_1) & ~(tmp_249_1_t_reg_3452 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_1_reg_3434) & ~(tmp_244_1_t_reg_3456 == ap_const_lv2_1) & ~(tmp_244_1_t_reg_3456 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_272 <= right_border_buf_1_val_0_2_fu_196;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1) & (ap_const_lv1_0 == or_cond7_1_reg_3434) & ~(ap_const_lv1_0 == or_cond8_1_reg_3438) & (tmp_249_1_t_reg_3452 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_1_reg_3434) & (tmp_244_1_t_reg_3456 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_272 <= right_border_buf_1_val_0_0_fu_188;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1) & (ap_const_lv1_0 == or_cond7_1_reg_3434) & ~(ap_const_lv1_0 == or_cond8_1_reg_3438) & (tmp_249_1_t_reg_3452 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_1_reg_3434) & (tmp_244_1_t_reg_3456 == ap_const_lv2_1)))) begin
        src_kernel_win_1_val_2_0_fu_272 <= right_border_buf_1_val_0_1_fu_192;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_20_fu_244 <= k_buf_2_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1))) begin
        src_kernel_win_2_val_0_0_20_fu_244 <= temp_108_reg_3544;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_296 <= src_kernel_win_2_val_0_0_1_reg_3640;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2))) begin
        src_kernel_win_2_val_0_0_fu_296 <= src_kernel_win_2_val_0_0_23_reg_3635;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2))) begin
        src_kernel_win_2_val_0_0_fu_296 <= ap_reg_ppstg_temp_108_reg_3544_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & (ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & (ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & ~(ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_296 <= src_kernel_win_2_val_0_0_20_fu_244;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3511_pp0_it2) & (ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3511_pp0_it2) & (ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3511_pp0_it2) & ~(ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_296 <= reg_1004;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_14_fu_232 <= k_buf_2_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1))) begin
        src_kernel_win_2_val_1_0_14_fu_232 <= temp_107_reg_3538;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (locy_0_2_t_reg_3187 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_312 <= src_kernel_win_2_val_1_0_2_reg_3645;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2))) begin
        src_kernel_win_2_val_1_0_fu_312 <= reg_1004;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2))) begin
        src_kernel_win_2_val_1_0_fu_312 <= ap_reg_ppstg_temp_107_reg_3538_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & (ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & (ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & ~(ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_312 <= src_kernel_win_2_val_1_0_14_fu_232;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3511_pp0_it2) & (ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3511_pp0_it2) & (ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond8_2_reg_3511_pp0_it2) & ~(ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_312 <= src_kernel_win_2_val_1_0_18_reg_3630;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_0_fu_308 <= k_buf_2_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (locy_0_2_t_reg_3187 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_0_fu_308 <= k_buf_2_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3187 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_308 <= k_buf_2_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1))) begin
        src_kernel_win_2_val_2_0_fu_308 <= Toppixel_6_reg_3533;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1) & (ap_const_lv1_0 == or_cond7_2_reg_3507) & ~(ap_const_lv1_0 == or_cond8_2_reg_3511) & ~(tmp_249_2_t_reg_3525 == ap_const_lv2_1) & ~(tmp_249_2_t_reg_3525 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_2_reg_3507) & ~(tmp_244_2_t_reg_3529 == ap_const_lv2_1) & ~(tmp_244_2_t_reg_3529 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_308 <= right_border_buf_2_val_0_2_fu_208;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1) & (ap_const_lv1_0 == or_cond7_2_reg_3507) & ~(ap_const_lv1_0 == or_cond8_2_reg_3511) & (tmp_249_2_t_reg_3525 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_2_reg_3507) & (tmp_244_2_t_reg_3529 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_308 <= right_border_buf_2_val_0_0_fu_200;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1) & (ap_const_lv1_0 == or_cond7_2_reg_3507) & ~(ap_const_lv1_0 == or_cond8_2_reg_3511) & (tmp_249_2_t_reg_3525 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1) & ~(ap_const_lv1_0 == or_cond7_2_reg_3507) & (tmp_244_2_t_reg_3529 == ap_const_lv2_1)))) begin
        src_kernel_win_2_val_2_0_fu_308 <= right_border_buf_2_val_0_1_fu_204;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2))) begin
        t_V_3_reg_772 <= j_V_fu_1408_p2;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        t_V_3_reg_772 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st19_fsm_7 == ap_CS_fsm)) begin
        t_V_reg_761 <= i_V_reg_3086;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        t_V_reg_761 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        Toppixel_5_reg_3460 <= k_buf_1_val_2_q0;
        temp_106_reg_3471 <= k_buf_1_val_0_q0;
        temp_reg_3465 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        Toppixel_6_reg_3533 <= k_buf_2_val_2_q0;
        temp_107_reg_3538 <= k_buf_2_val_1_q0;
        temp_108_reg_3544 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        Toppixel_reg_3383 <= k_buf_0_val_2_q0;
        temp_104_reg_3388 <= k_buf_0_val_1_q0;
        temp_105_reg_3394 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it10 <= ap_reg_ppstg_brmerge3_reg_3430_pp0_it9;
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it2 <= brmerge3_reg_3430;
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it3 <= ap_reg_ppstg_brmerge3_reg_3430_pp0_it2;
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it4 <= ap_reg_ppstg_brmerge3_reg_3430_pp0_it3;
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it5 <= ap_reg_ppstg_brmerge3_reg_3430_pp0_it4;
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it6 <= ap_reg_ppstg_brmerge3_reg_3430_pp0_it5;
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it7 <= ap_reg_ppstg_brmerge3_reg_3430_pp0_it6;
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it8 <= ap_reg_ppstg_brmerge3_reg_3430_pp0_it7;
        ap_reg_ppstg_brmerge3_reg_3430_pp0_it9 <= ap_reg_ppstg_brmerge3_reg_3430_pp0_it8;
        ap_reg_ppstg_brmerge_reg_3238_pp0_it1 <= brmerge_reg_3238;
        ap_reg_ppstg_brmerge_reg_3238_pp0_it2 <= ap_reg_ppstg_brmerge_reg_3238_pp0_it1;
        ap_reg_ppstg_or_cond7_1_reg_3434_pp0_it2 <= or_cond7_1_reg_3434;
        ap_reg_ppstg_or_cond7_2_reg_3507_pp0_it2 <= or_cond7_2_reg_3507;
        ap_reg_ppstg_or_cond7_reg_3357_pp0_it2 <= or_cond7_reg_3357;
        ap_reg_ppstg_or_cond8_1_reg_3438_pp0_it2 <= or_cond8_1_reg_3438;
        ap_reg_ppstg_or_cond8_2_reg_3511_pp0_it2 <= or_cond8_2_reg_3511;
        ap_reg_ppstg_or_cond8_reg_3361_pp0_it2 <= or_cond8_reg_3361;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it5 <= src_kernel_win_0_val_0_0_load_reg_3734;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it8;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it4 <= src_kernel_win_0_val_0_1_11_reg_3656;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it4;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it6;
        ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it7;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3740_pp0_it5 <= src_kernel_win_0_val_1_0_load_reg_3740;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3740_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3740_pp0_it5;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3663_pp0_it4 <= src_kernel_win_0_val_1_1_11_reg_3663;
        ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3663_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3663_pp0_it4;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it5 <= src_kernel_win_1_val_0_0_load_reg_3752;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it5;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it7 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it6;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it8 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it7;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it9 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it8;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it4 <= src_kernel_win_1_val_0_1_11_reg_3670;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it4;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it5;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it7 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it6;
        ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it8 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it7;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3758_pp0_it5 <= src_kernel_win_1_val_1_0_load_reg_3758;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3758_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3758_pp0_it5;
        ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3677_pp0_it4 <= src_kernel_win_1_val_1_1_11_reg_3677;
        ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3677_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3677_pp0_it4;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it5 <= src_kernel_win_2_val_0_0_load_reg_3770;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it5;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it7 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it6;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it8 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it7;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it9 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it8;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it4 <= src_kernel_win_2_val_0_1_11_reg_3684;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it4;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it5;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it7 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it6;
        ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it8 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it7;
        ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3776_pp0_it5 <= src_kernel_win_2_val_1_0_load_reg_3776;
        ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3776_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3776_pp0_it5;
        ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3691_pp0_it4 <= src_kernel_win_2_val_1_1_11_reg_3691;
        ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3691_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3691_pp0_it4;
        ap_reg_ppstg_temp_104_reg_3388_pp0_it2 <= temp_104_reg_3388;
        ap_reg_ppstg_temp_105_reg_3394_pp0_it2 <= temp_105_reg_3394;
        ap_reg_ppstg_temp_106_reg_3471_pp0_it2 <= temp_106_reg_3471;
        ap_reg_ppstg_temp_107_reg_3538_pp0_it2 <= temp_107_reg_3538;
        ap_reg_ppstg_temp_108_reg_3544_pp0_it2 <= temp_108_reg_3544;
        ap_reg_ppstg_temp_reg_3465_pp0_it2 <= temp_reg_3465;
        ap_reg_ppstg_tmp_127_reg_3209_pp0_it1 <= tmp_127_reg_3209;
        ap_reg_ppstg_tmp_127_reg_3209_pp0_it2 <= ap_reg_ppstg_tmp_127_reg_3209_pp0_it1;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it1 <= tmp_13_reg_3200;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it10 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it9;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it2 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it1;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it3 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it2;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it4 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it3;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it5 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it4;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it6 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it5;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it7 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it6;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it8 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it7;
        ap_reg_ppstg_tmp_13_reg_3200_pp0_it9 <= ap_reg_ppstg_tmp_13_reg_3200_pp0_it8;
        ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1 <= tmp_221_1_reg_3287;
        ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it2 <= ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1;
        ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1 <= tmp_221_2_reg_3322;
        ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it2 <= ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1;
        ap_reg_ppstg_tmp_244_0_t_reg_3379_pp0_it2 <= tmp_244_0_t_reg_3379;
        ap_reg_ppstg_tmp_244_1_t_reg_3456_pp0_it2 <= tmp_244_1_t_reg_3456;
        ap_reg_ppstg_tmp_244_2_t_reg_3529_pp0_it2 <= tmp_244_2_t_reg_3529;
        ap_reg_ppstg_tmp_249_0_t_reg_3375_pp0_it2 <= tmp_249_0_t_reg_3375;
        ap_reg_ppstg_tmp_249_1_t_reg_3452_pp0_it2 <= tmp_249_1_t_reg_3452;
        ap_reg_ppstg_tmp_249_2_t_reg_3525_pp0_it2 <= tmp_249_2_t_reg_3525;
        ap_reg_ppstg_tmp_89_reg_3242_pp0_it1 <= tmp_89_reg_3242;
        ap_reg_ppstg_tmp_89_reg_3242_pp0_it2 <= ap_reg_ppstg_tmp_89_reg_3242_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        brmerge3_reg_3430 <= brmerge3_fu_1659_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2))) begin
        brmerge_reg_3238 <= brmerge_fu_1468_p2;
        tmp44_reg_3277 <= tmp44_fu_1514_p2;
        tmp45_reg_3282 <= tmp45_fu_1519_p2;
        tmp_127_reg_3209 <= ImagLoc_x_fu_1430_p2[ap_const_lv32_C];
        x_reg_3213 <= x_fu_1460_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1033_p2))) begin
        cols_cast1_reg_2974[0] <= cols_cast1_fu_1073_p1[0];
cols_cast1_reg_2974[1] <= cols_cast1_fu_1073_p1[1];
cols_cast1_reg_2974[2] <= cols_cast1_fu_1073_p1[2];
cols_cast1_reg_2974[3] <= cols_cast1_fu_1073_p1[3];
cols_cast1_reg_2974[4] <= cols_cast1_fu_1073_p1[4];
cols_cast1_reg_2974[5] <= cols_cast1_fu_1073_p1[5];
cols_cast1_reg_2974[6] <= cols_cast1_fu_1073_p1[6];
cols_cast1_reg_2974[7] <= cols_cast1_fu_1073_p1[7];
cols_cast1_reg_2974[8] <= cols_cast1_fu_1073_p1[8];
cols_cast1_reg_2974[9] <= cols_cast1_fu_1073_p1[9];
cols_cast1_reg_2974[10] <= cols_cast1_fu_1073_p1[10];
cols_cast1_reg_2974[11] <= cols_cast1_fu_1073_p1[11];
        cols_cast_reg_2954[0] <= cols_cast_fu_1058_p1[0];
cols_cast_reg_2954[1] <= cols_cast_fu_1058_p1[1];
cols_cast_reg_2954[2] <= cols_cast_fu_1058_p1[2];
cols_cast_reg_2954[3] <= cols_cast_fu_1058_p1[3];
cols_cast_reg_2954[4] <= cols_cast_fu_1058_p1[4];
cols_cast_reg_2954[5] <= cols_cast_fu_1058_p1[5];
cols_cast_reg_2954[6] <= cols_cast_fu_1058_p1[6];
cols_cast_reg_2954[7] <= cols_cast_fu_1058_p1[7];
cols_cast_reg_2954[8] <= cols_cast_fu_1058_p1[8];
cols_cast_reg_2954[9] <= cols_cast_fu_1058_p1[9];
cols_cast_reg_2954[10] <= cols_cast_fu_1058_p1[10];
cols_cast_reg_2954[11] <= cols_cast_fu_1058_p1[11];
        heightloop_cast59_cast_reg_2947[0] <= heightloop_cast59_cast_fu_1054_p1[0];
heightloop_cast59_cast_reg_2947[1] <= heightloop_cast59_cast_fu_1054_p1[1];
heightloop_cast59_cast_reg_2947[2] <= heightloop_cast59_cast_fu_1054_p1[2];
heightloop_cast59_cast_reg_2947[3] <= heightloop_cast59_cast_fu_1054_p1[3];
heightloop_cast59_cast_reg_2947[4] <= heightloop_cast59_cast_fu_1054_p1[4];
heightloop_cast59_cast_reg_2947[5] <= heightloop_cast59_cast_fu_1054_p1[5];
heightloop_cast59_cast_reg_2947[6] <= heightloop_cast59_cast_fu_1054_p1[6];
heightloop_cast59_cast_reg_2947[7] <= heightloop_cast59_cast_fu_1054_p1[7];
heightloop_cast59_cast_reg_2947[8] <= heightloop_cast59_cast_fu_1054_p1[8];
heightloop_cast59_cast_reg_2947[9] <= heightloop_cast59_cast_fu_1054_p1[9];
heightloop_cast59_cast_reg_2947[10] <= heightloop_cast59_cast_fu_1054_p1[10];
heightloop_cast59_cast_reg_2947[11] <= heightloop_cast59_cast_fu_1054_p1[11];
heightloop_cast59_cast_reg_2947[12] <= heightloop_cast59_cast_fu_1054_p1[12];
        ref_reg_2965 <= ref_fu_1067_p2;
        rows_cast_reg_2940[0] <= rows_cast_fu_1045_p1[0];
rows_cast_reg_2940[1] <= rows_cast_fu_1045_p1[1];
rows_cast_reg_2940[2] <= rows_cast_fu_1045_p1[2];
rows_cast_reg_2940[3] <= rows_cast_fu_1045_p1[3];
rows_cast_reg_2940[4] <= rows_cast_fu_1045_p1[4];
rows_cast_reg_2940[5] <= rows_cast_fu_1045_p1[5];
rows_cast_reg_2940[6] <= rows_cast_fu_1045_p1[6];
rows_cast_reg_2940[7] <= rows_cast_fu_1045_p1[7];
rows_cast_reg_2940[8] <= rows_cast_fu_1045_p1[8];
rows_cast_reg_2940[9] <= rows_cast_fu_1045_p1[9];
rows_cast_reg_2940[10] <= rows_cast_fu_1045_p1[10];
rows_cast_reg_2940[11] <= rows_cast_fu_1045_p1[11];
        tmp_10_reg_2995 <= tmp_10_fu_1085_p2;
        tmp_120_reg_3002 <= tmp_120_fu_1091_p1;
        tmp_263_2_0_1_not_reg_3014 <= tmp_263_2_0_1_not_fu_1100_p2;
        tmp_263_2_0_2_not_reg_3021 <= tmp_263_2_0_2_not_fu_1105_p2;
        tmp_263_2_1_0_not_reg_3028 <= tmp_263_2_1_0_not_fu_1110_p2;
        tmp_263_2_1_1_not_reg_3035 <= tmp_263_2_1_1_not_fu_1115_p2;
        tmp_263_2_1_2_not_reg_3042 <= tmp_263_2_1_2_not_fu_1120_p2;
        tmp_263_2_2_0_not_reg_3049 <= tmp_263_2_2_0_not_fu_1125_p2;
        tmp_263_2_2_1_not_reg_3056 <= tmp_263_2_2_1_not_fu_1130_p2;
        tmp_263_2_2_2_not_reg_3063 <= tmp_263_2_2_2_not_fu_1135_p2;
        tmp_263_2_reg_3007 <= tmp_263_2_fu_1095_p2;
        tmp_80_reg_3070 <= tmp_80_fu_1140_p2;
        tmp_s_reg_2984 <= tmp_s_fu_1076_p2;
        widthloop_reg_2959 <= widthloop_fu_1061_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_3086 <= i_V_fu_1159_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_11_fu_1154_p2))) begin
        icmp6_reg_3102 <= icmp6_fu_1196_p2;
        slt_reg_3139 <= slt_fu_1328_p2;
        tmp_122_reg_3117 <= tmp_122_fu_1242_p1;
        tmp_124_reg_3123 <= tmp_124_fu_1280_p1;
        tmp_126_reg_3129 <= tmp_126_fu_1318_p1;
        tmp_208_not_reg_3096 <= tmp_208_not_fu_1180_p2;
        tmp_214_2_reg_3144 <= tmp_214_2_fu_1333_p2;
        tmp_84_reg_3108 <= tmp_84_fu_1235_p3;
        tmp_85_reg_3134 <= tmp_85_fu_1322_p2;
        ult_reg_3091 <= ult_fu_1165_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_89_fu_1472_p2))) begin
        k_buf_0_val_0_addr_6_reg_3271 <= tmp_90_fu_1482_p1;
        k_buf_0_val_1_addr_8_reg_3265 <= tmp_90_fu_1482_p1;
        k_buf_0_val_2_addr_7_reg_3251 <= tmp_90_fu_1482_p1;
        tmp_91_reg_3257 <= tmp_91_fu_1489_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_1_fu_1524_p2))) begin
        k_buf_1_val_0_addr_6_reg_3316 <= tmp_222_1_fu_1534_p1;
        k_buf_1_val_1_addr_8_reg_3310 <= tmp_222_1_fu_1534_p1;
        k_buf_1_val_2_addr_7_reg_3296 <= tmp_222_1_fu_1534_p1;
        tmp_223_1_reg_3302 <= tmp_223_1_fu_1541_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_2_fu_1555_p2))) begin
        k_buf_2_val_0_addr_6_reg_3351 <= tmp_222_2_fu_1565_p1;
        k_buf_2_val_1_addr_8_reg_3345 <= tmp_222_2_fu_1565_p1;
        k_buf_2_val_2_addr_7_reg_3331 <= tmp_222_2_fu_1565_p1;
        tmp_223_2_reg_3337 <= tmp_223_2_fu_1572_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        locy_0_2_t_reg_3187 <= locy_0_2_t_fu_1375_p2;
        or_cond23_2_reg_3191 <= or_cond23_2_fu_1384_p2;
        or_cond45_reg_3196 <= or_cond45_fu_1394_p2;
        or_cond_reg_3154 <= or_cond_fu_1343_p2;
        rev11_reg_3149 <= rev11_fu_1338_p2;
        sel_tmp10_reg_3180 <= sel_tmp10_fu_1369_p2;
        sel_tmp5_reg_3166 <= sel_tmp5_fu_1355_p2;
        sel_tmp8_reg_3173 <= sel_tmp8_fu_1365_p2;
        sel_tmp_reg_3159 <= sel_tmp_fu_1351_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond7_1_reg_3434 <= or_cond7_1_fu_1672_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond7_2_reg_3507 <= or_cond7_2_fu_1745_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        or_cond7_reg_3357 <= or_cond7_fu_1595_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_1_fu_1672_p2))) begin
        or_cond8_1_reg_3438 <= or_cond8_1_fu_1682_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_2_fu_1745_p2))) begin
        or_cond8_2_reg_3511 <= or_cond8_2_fu_1755_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_fu_1595_p2))) begin
        or_cond8_reg_3361 <= or_cond8_fu_1605_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1) & (ap_const_lv1_0 == or_cond7_2_reg_3507) & ~(ap_const_lv1_0 == or_cond8_2_reg_3511)))) begin
        reg_1004 <= k_buf_2_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1) & (ap_const_lv1_0 == or_cond7_reg_3357) & ~(ap_const_lv1_0 == or_cond8_reg_3361)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1)))) begin
        reg_982 <= k_buf_0_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_89_reg_3242_pp0_it1) & (ap_const_lv1_0 == or_cond7_reg_3357) & ~(ap_const_lv1_0 == or_cond8_reg_3361)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1)))) begin
        reg_988 <= k_buf_0_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1)))) begin
        reg_994 <= k_buf_0_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1) & (ap_const_lv1_0 == or_cond7_1_reg_3434) & ~(ap_const_lv1_0 == or_cond8_1_reg_3438)))) begin
        reg_998 <= k_buf_1_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_91_reg_3257) & (tmp_225_0_t_reg_3261 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_176 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_91_reg_3257) & (tmp_225_0_t_reg_3261 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_180 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_91_reg_3257) & ~(tmp_225_0_t_reg_3261 == ap_const_lv2_1) & ~(tmp_225_0_t_reg_3261 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_184 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_223_1_reg_3302) & (tmp_225_1_t_reg_3306 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_188 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_223_1_reg_3302) & (tmp_225_1_t_reg_3306 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_192 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_223_1_reg_3302) & ~(tmp_225_1_t_reg_3306 == ap_const_lv2_1) & ~(tmp_225_1_t_reg_3306 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_196 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_223_2_reg_3337) & (tmp_225_2_t_reg_3341 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_200 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_223_2_reg_3337) & (tmp_225_2_t_reg_3341 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_204 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == tmp_223_2_reg_3337) & ~(tmp_225_2_t_reg_3341 == ap_const_lv2_1) & ~(tmp_225_2_t_reg_3341 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_208 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & (ap_const_lv1_0 == tmp_89_fu_1472_p2))) begin
        slt7_reg_3246 <= slt7_fu_1477_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & (ap_const_lv1_0 == tmp_221_1_fu_1524_p2))) begin
        slt8_reg_3291 <= slt8_fu_1529_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & (ap_const_lv1_0 == tmp_221_2_fu_1555_p2))) begin
        slt9_reg_3326 <= slt9_fu_1560_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it9))) begin
        src_kernel_win_0_val_0_0_30_reg_3878 <= src_kernel_win_0_val_0_0_30_fu_2553_p3;
        src_kernel_win_1_val_0_0_30_reg_3883 <= src_kernel_win_1_val_0_0_30_fu_2568_p3;
        src_kernel_win_2_val_0_0_27_reg_3888 <= src_kernel_win_2_val_0_0_27_fu_2583_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it3))) begin
        src_kernel_win_0_val_0_0_load_reg_3734 <= src_kernel_win_0_val_0_0_fu_224;
        src_kernel_win_0_val_1_0_load_reg_3740 <= src_kernel_win_0_val_1_0_fu_236;
        src_kernel_win_0_val_2_0_13_reg_3746 <= src_kernel_win_0_val_2_0_13_fu_2217_p3;
        src_kernel_win_1_val_0_0_load_reg_3752 <= src_kernel_win_1_val_0_0_fu_260;
        src_kernel_win_1_val_1_0_load_reg_3758 <= src_kernel_win_1_val_1_0_fu_276;
        src_kernel_win_1_val_2_0_13_reg_3764 <= src_kernel_win_1_val_2_0_13_fu_2238_p3;
        src_kernel_win_2_val_0_0_load_reg_3770 <= src_kernel_win_2_val_0_0_fu_296;
        src_kernel_win_2_val_1_0_load_reg_3776 <= src_kernel_win_2_val_1_0_fu_312;
        src_kernel_win_2_val_2_0_13_reg_3782 <= src_kernel_win_2_val_2_0_13_fu_2259_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_0_val_0_1_11_reg_3656 <= src_kernel_win_0_val_0_0_fu_224;
        src_kernel_win_0_val_1_1_11_reg_3663 <= src_kernel_win_0_val_1_0_fu_236;
        src_kernel_win_1_val_0_1_11_reg_3670 <= src_kernel_win_1_val_0_0_fu_260;
        src_kernel_win_1_val_1_1_11_reg_3677 <= src_kernel_win_1_val_1_0_fu_276;
        src_kernel_win_2_val_0_1_11_reg_3684 <= src_kernel_win_2_val_0_0_fu_296;
        src_kernel_win_2_val_1_1_11_reg_3691 <= src_kernel_win_2_val_1_0_fu_312;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it7))) begin
        src_kernel_win_0_val_0_1_12_reg_3842 <= src_kernel_win_0_val_0_1_12_fu_2440_p3;
        src_kernel_win_1_val_0_1_12_reg_3848 <= src_kernel_win_1_val_0_1_12_fu_2460_p3;
        src_kernel_win_2_val_0_1_12_reg_3854 <= src_kernel_win_2_val_0_1_12_fu_2480_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it8))) begin
        src_kernel_win_0_val_0_1_13_reg_3860 <= src_kernel_win_0_val_0_1_13_fu_2508_p3;
        src_kernel_win_1_val_0_1_13_reg_3866 <= src_kernel_win_1_val_0_1_13_fu_2523_p3;
        src_kernel_win_2_val_0_1_13_reg_3872 <= src_kernel_win_2_val_0_1_13_fu_2538_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it7))) begin
        src_kernel_win_0_val_0_1_fu_228 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it7;
        src_kernel_win_1_val_0_1_fu_264 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it7;
        src_kernel_win_2_val_0_1_fu_300 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it6))) begin
        src_kernel_win_0_val_1_0_29_reg_3824 <= src_kernel_win_0_val_1_0_29_fu_2391_p3;
        src_kernel_win_1_val_1_0_20_reg_3830 <= src_kernel_win_1_val_1_0_20_fu_2406_p3;
        src_kernel_win_2_val_1_0_20_reg_3836 <= src_kernel_win_2_val_1_0_20_fu_2421_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it4))) begin
        src_kernel_win_0_val_1_1_12_reg_3788 <= src_kernel_win_0_val_1_1_12_fu_2278_p3;
        src_kernel_win_1_val_1_1_12_reg_3794 <= src_kernel_win_1_val_1_1_12_fu_2298_p3;
        src_kernel_win_2_val_1_1_12_reg_3800 <= src_kernel_win_2_val_1_1_12_fu_2318_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it5))) begin
        src_kernel_win_0_val_1_1_13_reg_3806 <= src_kernel_win_0_val_1_1_13_fu_2346_p3;
        src_kernel_win_1_val_1_1_13_reg_3812 <= src_kernel_win_1_val_1_1_13_fu_2361_p3;
        src_kernel_win_2_val_1_1_13_reg_3818 <= src_kernel_win_2_val_1_1_13_fu_2376_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it4))) begin
        src_kernel_win_0_val_1_1_fu_240 <= ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3663_pp0_it4;
        src_kernel_win_1_val_1_1_fu_280 <= ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3677_pp0_it4;
        src_kernel_win_2_val_1_1_fu_316 <= ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3691_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it2))) begin
        src_kernel_win_0_val_2_0_load_reg_3698 <= src_kernel_win_0_val_2_0_fu_248;
        src_kernel_win_0_val_2_1_13_reg_3704 <= src_kernel_win_0_val_2_1_13_fu_2122_p3;
        src_kernel_win_1_val_2_0_load_reg_3710 <= src_kernel_win_1_val_2_0_fu_272;
        src_kernel_win_1_val_2_1_13_reg_3716 <= src_kernel_win_1_val_2_1_13_fu_2161_p3;
        src_kernel_win_2_val_2_0_load_reg_3722 <= src_kernel_win_2_val_2_0_fu_308;
        src_kernel_win_2_val_2_1_13_reg_3728 <= src_kernel_win_2_val_2_1_13_fu_2196_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        src_kernel_win_0_val_2_1_11_reg_3580 <= src_kernel_win_0_val_2_0_fu_248;
        src_kernel_win_1_val_2_1_11_reg_3586 <= src_kernel_win_1_val_2_0_fu_272;
        src_kernel_win_2_val_2_1_11_reg_3592 <= src_kernel_win_2_val_2_0_fu_308;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == brmerge3_reg_3430))) begin
        src_kernel_win_0_val_2_1_12_reg_3598 <= src_kernel_win_0_val_2_1_12_fu_1851_p3;
        src_kernel_win_1_val_2_1_12_reg_3624 <= src_kernel_win_1_val_2_1_12_fu_1924_p3;
        src_kernel_win_2_val_2_1_12_reg_3650 <= src_kernel_win_2_val_2_1_12_fu_2001_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1))) begin
        src_kernel_win_0_val_2_1_fu_252 <= src_kernel_win_0_val_2_0_fu_248;
        src_kernel_win_1_val_2_1_fu_288 <= src_kernel_win_1_val_2_0_fu_272;
        src_kernel_win_2_val_2_1_fu_304 <= src_kernel_win_2_val_2_0_fu_308;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1))) begin
        src_kernel_win_1_val_0_0_1_reg_3614 <= src_kernel_win_1_val_0_0_1_fu_1879_p3;
        src_kernel_win_1_val_1_0_2_reg_3619 <= src_kernel_win_1_val_1_0_2_fu_1893_p3;
        src_kernel_win_2_val_0_0_1_reg_3640 <= src_kernel_win_2_val_0_0_1_fu_1956_p3;
        src_kernel_win_2_val_1_0_2_reg_3645 <= src_kernel_win_2_val_1_0_2_fu_1970_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1))) begin
        src_kernel_win_1_val_0_0_24_reg_3609 <= k_buf_1_val_0_q1;
        src_kernel_win_2_val_0_0_23_reg_3635 <= k_buf_2_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_1_reg_3287_pp0_it1) & (ap_const_lv1_0 == or_cond7_1_reg_3434) & ~(ap_const_lv1_0 == or_cond8_1_reg_3438))) begin
        src_kernel_win_1_val_1_0_18_reg_3604 <= k_buf_1_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3238_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_127_reg_3209_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_221_2_reg_3322_pp0_it1) & (ap_const_lv1_0 == or_cond7_2_reg_3507) & ~(ap_const_lv1_0 == or_cond8_2_reg_3511))) begin
        src_kernel_win_2_val_1_0_18_reg_3630 <= k_buf_2_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        tmp_13_reg_3200 <= tmp_13_fu_1403_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3))) begin
        tmp_221_1_reg_3287 <= tmp_221_1_fu_1524_p2;
        tmp_221_2_reg_3322 <= tmp_221_2_fu_1555_p2;
        tmp_89_reg_3242 <= tmp_89_fu_1472_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_89_fu_1472_p2) & (ap_const_lv1_0 == tmp_91_fu_1489_p2))) begin
        tmp_225_0_t_reg_3261 <= tmp_225_0_t_fu_1498_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_1_fu_1524_p2) & (ap_const_lv1_0 == tmp_223_1_fu_1541_p2))) begin
        tmp_225_1_t_reg_3306 <= tmp_225_1_t_fu_1550_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_2_fu_1555_p2) & (ap_const_lv1_0 == tmp_223_2_fu_1572_p2))) begin
        tmp_225_2_t_reg_3341 <= tmp_225_2_t_fu_1581_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond7_fu_1595_p2))) begin
        tmp_244_0_t_reg_3379 <= tmp_244_0_t_fu_1627_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond7_1_fu_1672_p2))) begin
        tmp_244_1_t_reg_3456 <= tmp_244_1_t_fu_1704_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == or_cond7_2_fu_1745_p2))) begin
        tmp_244_2_t_reg_3529 <= tmp_244_2_t_fu_1777_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_fu_1595_p2) & ~(ap_const_lv1_0 == or_cond8_fu_1605_p2))) begin
        tmp_249_0_t_reg_3375 <= tmp_249_0_t_fu_1619_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_1_fu_1672_p2) & ~(ap_const_lv1_0 == or_cond8_1_fu_1682_p2))) begin
        tmp_249_1_t_reg_3452 <= tmp_249_1_t_fu_1696_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_2_fu_1745_p2) & ~(ap_const_lv1_0 == or_cond8_2_fu_1755_p2))) begin
        tmp_249_2_t_reg_3525 <= tmp_249_2_t_fu_1769_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_11_fu_1154_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_11_fu_1154_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_11_fu_1154_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_11_fu_1154_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_0_val_0_addr_6_reg_3271 or tmp_92_fu_1647_p1 or tmp_88_fu_1653_p1 or ap_sig_bdd_2397 or ap_sig_bdd_2400 or ap_sig_bdd_1778)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2400) begin
            k_buf_0_val_0_address1 = k_buf_0_val_0_addr_6_reg_3271;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_0_val_0_address1 = tmp_88_fu_1653_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_0_val_0_address1 = tmp_92_fu_1647_p1;
        end else begin
            k_buf_0_val_0_address1 = tmp_88_fu_1653_p1;
        end
    end else begin
        k_buf_0_val_0_address1 = tmp_88_fu_1653_p1;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_89_fu_1472_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_89_fu_1472_p2))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_0_val_1_addr_8_reg_3265 or tmp_95_fu_1611_p1 or tmp_92_fu_1647_p1 or tmp_88_fu_1653_p1 or ap_sig_bdd_2397 or ap_sig_bdd_2400 or ap_sig_bdd_1778 or ap_sig_bdd_2405)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2400) begin
            k_buf_0_val_1_address1 = k_buf_0_val_1_addr_8_reg_3265;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_0_val_1_address1 = tmp_88_fu_1653_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_0_val_1_address1 = tmp_92_fu_1647_p1;
        end else if (ap_sig_bdd_2405) begin
            k_buf_0_val_1_address1 = tmp_95_fu_1611_p1;
        end else begin
            k_buf_0_val_1_address1 = tmp_88_fu_1653_p1;
        end
    end else begin
        k_buf_0_val_1_address1 = tmp_88_fu_1653_p1;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_89_fu_1472_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_89_fu_1472_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond7_fu_1595_p2 or or_cond8_fu_1605_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_fu_1595_p2) & ~(ap_const_lv1_0 == or_cond8_fu_1605_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_0_val_2_addr_7_reg_3251 or tmp_95_fu_1611_p1 or tmp_92_fu_1647_p1 or tmp_88_fu_1653_p1 or ap_sig_bdd_2397 or ap_sig_bdd_2400 or ap_sig_bdd_1778 or ap_sig_bdd_2405)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2400) begin
            k_buf_0_val_2_address1 = k_buf_0_val_2_addr_7_reg_3251;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_0_val_2_address1 = tmp_88_fu_1653_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_0_val_2_address1 = tmp_92_fu_1647_p1;
        end else if (ap_sig_bdd_2405) begin
            k_buf_0_val_2_address1 = tmp_95_fu_1611_p1;
        end else begin
            k_buf_0_val_2_address1 = tmp_88_fu_1653_p1;
        end
    end else begin
        k_buf_0_val_2_address1 = tmp_88_fu_1653_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_89_fu_1472_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_89_fu_1472_p2))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond7_fu_1595_p2 or or_cond8_fu_1605_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_fu_1595_p2) & ~(ap_const_lv1_0 == or_cond8_fu_1605_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_1_val_0_addr_6_reg_3316 or tmp_227_1_fu_1724_p1 or tmp_215_1_fu_1730_p1 or ap_sig_bdd_2397 or ap_sig_bdd_1778 or ap_sig_bdd_2407)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2407) begin
            k_buf_1_val_0_address1 = k_buf_1_val_0_addr_6_reg_3316;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_1_val_0_address1 = tmp_215_1_fu_1730_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_1_val_0_address1 = tmp_227_1_fu_1724_p1;
        end else begin
            k_buf_1_val_0_address1 = tmp_215_1_fu_1730_p1;
        end
    end else begin
        k_buf_1_val_0_address1 = tmp_215_1_fu_1730_p1;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_221_1_fu_1524_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_1_fu_1524_p2))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_1_val_1_addr_8_reg_3310 or tmp_235_1_fu_1688_p1 or tmp_227_1_fu_1724_p1 or tmp_215_1_fu_1730_p1 or ap_sig_bdd_2397 or ap_sig_bdd_1778 or ap_sig_bdd_2407 or ap_sig_bdd_2411)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2407) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_8_reg_3310;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_1_val_1_address1 = tmp_215_1_fu_1730_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_1_val_1_address1 = tmp_227_1_fu_1724_p1;
        end else if (ap_sig_bdd_2411) begin
            k_buf_1_val_1_address1 = tmp_235_1_fu_1688_p1;
        end else begin
            k_buf_1_val_1_address1 = tmp_215_1_fu_1730_p1;
        end
    end else begin
        k_buf_1_val_1_address1 = tmp_215_1_fu_1730_p1;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_221_1_fu_1524_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_1_fu_1524_p2))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond7_1_fu_1672_p2 or or_cond8_1_fu_1682_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_1_fu_1672_p2) & ~(ap_const_lv1_0 == or_cond8_1_fu_1682_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_1_val_2_addr_7_reg_3296 or tmp_235_1_fu_1688_p1 or tmp_227_1_fu_1724_p1 or tmp_215_1_fu_1730_p1 or ap_sig_bdd_2397 or ap_sig_bdd_1778 or ap_sig_bdd_2407 or ap_sig_bdd_2411)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2407) begin
            k_buf_1_val_2_address1 = k_buf_1_val_2_addr_7_reg_3296;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_1_val_2_address1 = tmp_215_1_fu_1730_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_1_val_2_address1 = tmp_227_1_fu_1724_p1;
        end else if (ap_sig_bdd_2411) begin
            k_buf_1_val_2_address1 = tmp_235_1_fu_1688_p1;
        end else begin
            k_buf_1_val_2_address1 = tmp_215_1_fu_1730_p1;
        end
    end else begin
        k_buf_1_val_2_address1 = tmp_215_1_fu_1730_p1;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_221_1_fu_1524_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_1_fu_1524_p2))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond7_1_fu_1672_p2 or or_cond8_1_fu_1682_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_1_fu_1672_p2) & ~(ap_const_lv1_0 == or_cond8_1_fu_1682_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_2_val_0_addr_6_reg_3351 or tmp_227_2_fu_1797_p1 or tmp_215_2_fu_1803_p1 or ap_sig_bdd_2397 or ap_sig_bdd_1778 or ap_sig_bdd_2413)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2413) begin
            k_buf_2_val_0_address1 = k_buf_2_val_0_addr_6_reg_3351;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_2_val_0_address1 = tmp_215_2_fu_1803_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_2_val_0_address1 = tmp_227_2_fu_1797_p1;
        end else begin
            k_buf_2_val_0_address1 = tmp_215_2_fu_1803_p1;
        end
    end else begin
        k_buf_2_val_0_address1 = tmp_215_2_fu_1803_p1;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_221_2_fu_1555_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_2_fu_1555_p2))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_2_val_1_addr_8_reg_3345 or tmp_235_2_fu_1761_p1 or tmp_227_2_fu_1797_p1 or tmp_215_2_fu_1803_p1 or ap_sig_bdd_2397 or ap_sig_bdd_1778 or ap_sig_bdd_2413 or ap_sig_bdd_2417)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2413) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_8_reg_3345;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_2_val_1_address1 = tmp_215_2_fu_1803_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_2_val_1_address1 = tmp_227_2_fu_1797_p1;
        end else if (ap_sig_bdd_2417) begin
            k_buf_2_val_1_address1 = tmp_235_2_fu_1761_p1;
        end else begin
            k_buf_2_val_1_address1 = tmp_215_2_fu_1803_p1;
        end
    end else begin
        k_buf_2_val_1_address1 = tmp_215_2_fu_1803_p1;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_221_2_fu_1555_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_2_fu_1555_p2))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond7_2_fu_1745_p2 or or_cond8_2_fu_1755_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_2_fu_1745_p2) & ~(ap_const_lv1_0 == or_cond8_2_fu_1755_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_address1 assign process. ///
always @ (brmerge_reg_3238 or k_buf_2_val_2_addr_7_reg_3331 or tmp_235_2_fu_1761_p1 or tmp_227_2_fu_1797_p1 or tmp_215_2_fu_1803_p1 or ap_sig_bdd_2397 or ap_sig_bdd_1778 or ap_sig_bdd_2413 or ap_sig_bdd_2417)
begin
    if (ap_sig_bdd_1778) begin
        if (ap_sig_bdd_2413) begin
            k_buf_2_val_2_address1 = k_buf_2_val_2_addr_7_reg_3331;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3238)) begin
            k_buf_2_val_2_address1 = tmp_215_2_fu_1803_p1;
        end else if (ap_sig_bdd_2397) begin
            k_buf_2_val_2_address1 = tmp_227_2_fu_1797_p1;
        end else if (ap_sig_bdd_2417) begin
            k_buf_2_val_2_address1 = tmp_235_2_fu_1761_p1;
        end else begin
            k_buf_2_val_2_address1 = tmp_215_2_fu_1803_p1;
        end
    end else begin
        k_buf_2_val_2_address1 = tmp_215_2_fu_1803_p1;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond45_reg_3196 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or tmp_13_fu_1403_p2 or tmp_127_fu_1445_p3 or brmerge_fu_1468_p2 or tmp_221_2_fu_1555_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_13_fu_1403_p2) & (ap_const_lv1_0 == brmerge_fu_1468_p2) & (ap_const_lv1_0 == tmp_127_fu_1445_p3) & ~(ap_const_lv1_0 == tmp_221_2_fu_1555_p2))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or or_cond7_2_fu_1745_p2 or or_cond8_2_fu_1755_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == tmp_127_reg_3209)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_lv1_0 == brmerge_reg_3238)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & (ap_const_lv1_0 == or_cond7_2_fu_1745_p2) & ~(ap_const_lv1_0 == or_cond8_2_fu_1755_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11)))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_13_reg_3200_pp0_it10 or ap_reg_ppstg_brmerge3_reg_3430_pp0_it10 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_13_reg_3200_pp0_it10 or ap_reg_ppstg_brmerge3_reg_3430_pp0_it10 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_13_reg_3200_pp0_it10 or ap_reg_ppstg_brmerge3_reg_3430_pp0_it10 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it10) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it10 or ap_sig_bdd_137 or ap_reg_ppiten_pp0_it11 or exitcond7_fu_1033_p2 or tmp_11_fu_1154_p2 or exitcond9_fu_1009_p2 or exitcond8_fu_1021_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond9_fu_1009_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond8_fu_1021_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond7_fu_1033_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_11_fu_1154_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        ap_ST_pp0_stg0_fsm_6 : 
            if ((~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) & ~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it10)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_137 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st19_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        ap_ST_st19_fsm_7 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_cast2_fu_1436_p1 = $signed(ImagLoc_x_fu_1430_p2);
assign ImagLoc_x_fu_1430_p2 = (tmp_12_cast1_fu_1399_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_1_fu_1284_p2 = (tmp8_cast2_fu_1146_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_5_fu_1246_p2 = (tmp8_cast2_fu_1146_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_fu_1170_p2 = (tmp8_cast2_fu_1146_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_102 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_13_reg_3200 or brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or tmp_221_1_reg_3287 or tmp_221_2_reg_3322)
begin
    ap_sig_bdd_102 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242)) | (~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287)) | (~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322)));
end

/// ap_sig_bdd_137 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_13_reg_3200_pp0_it10 or ap_reg_ppstg_brmerge3_reg_3430_pp0_it10)
begin
    ap_sig_bdd_137 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it10)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it10) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_3200_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge3_reg_3430_pp0_it10) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_1778 assign process. ///
always @ (ap_CS_fsm or tmp_13_reg_3200 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_1778 = ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_13_reg_3200 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_2397 assign process. ///
always @ (brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209)
begin
    ap_sig_bdd_2397 = ((ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & ~(ap_const_lv1_0 == tmp_127_reg_3209));
end

/// ap_sig_bdd_2400 assign process. ///
always @ (brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242)
begin
    ap_sig_bdd_2400 = ((ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_89_reg_3242));
end

/// ap_sig_bdd_2405 assign process. ///
always @ (brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_89_reg_3242 or or_cond7_fu_1595_p2 or or_cond8_fu_1605_p2)
begin
    ap_sig_bdd_2405 = ((ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_89_reg_3242) & (ap_const_lv1_0 == or_cond7_fu_1595_p2) & ~(ap_const_lv1_0 == or_cond8_fu_1605_p2));
end

/// ap_sig_bdd_2407 assign process. ///
always @ (brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287)
begin
    ap_sig_bdd_2407 = ((ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_1_reg_3287));
end

/// ap_sig_bdd_2411 assign process. ///
always @ (brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_1_reg_3287 or or_cond7_1_fu_1672_p2 or or_cond8_1_fu_1682_p2)
begin
    ap_sig_bdd_2411 = ((ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_1_reg_3287) & (ap_const_lv1_0 == or_cond7_1_fu_1672_p2) & ~(ap_const_lv1_0 == or_cond8_1_fu_1682_p2));
end

/// ap_sig_bdd_2413 assign process. ///
always @ (brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322)
begin
    ap_sig_bdd_2413 = ((ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & ~(ap_const_lv1_0 == tmp_221_2_reg_3322));
end

/// ap_sig_bdd_2417 assign process. ///
always @ (brmerge_reg_3238 or or_cond45_reg_3196 or tmp_127_reg_3209 or tmp_221_2_reg_3322 or or_cond7_2_fu_1745_p2 or or_cond8_2_fu_1755_p2)
begin
    ap_sig_bdd_2417 = ((ap_const_lv1_0 == brmerge_reg_3238) & (ap_const_lv1_0 == or_cond45_reg_3196) & (ap_const_lv1_0 == tmp_127_reg_3209) & (ap_const_lv1_0 == tmp_221_2_reg_3322) & (ap_const_lv1_0 == or_cond7_2_fu_1745_p2) & ~(ap_const_lv1_0 == or_cond8_2_fu_1755_p2));
end
assign brmerge25_2_fu_1389_p2 = (icmp6_reg_3102 | rev_fu_1379_p2);
assign brmerge3_fu_1659_p2 = (tmp45_reg_3282 | tmp44_reg_3277);
assign brmerge_fu_1468_p2 = (or_cond_reg_3154 | or_cond23_2_reg_3191);
assign cols_cast1_fu_1073_p1 = $unsigned(cols);
assign cols_cast_fu_1058_p1 = $unsigned(cols);
assign exitcond7_fu_1033_p2 = (p_0210_rec_reg_750 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond8_fu_1021_p2 = (p_0206_rec_reg_739 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond9_fu_1009_p2 = (p_0202_rec_reg_728 == ap_const_lv2_3? 1'b1: 1'b0);
assign heightloop_cast59_cast_fu_1054_p1 = $unsigned(heightloop_fu_1048_p2);
assign heightloop_fu_1048_p2 = (rows_cast_fu_1045_p1 + ap_const_lv13_5);
assign i_V_fu_1159_p2 = (t_V_reg_761 + ap_const_lv12_1);
assign icmp6_fu_1196_p2 = ($signed(tr6_fu_1186_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp_fu_1424_p2 = (tr_fu_1414_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign j_V_fu_1408_p2 = (t_V_3_reg_772 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_90_fu_1482_p1;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_90_fu_1482_p1;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_90_fu_1482_p1;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_222_1_fu_1534_p1;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_222_1_fu_1534_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_222_1_fu_1534_p1;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_222_2_fu_1565_p1;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_222_2_fu_1565_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_222_2_fu_1565_p1;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_0_t_fu_1347_p2 = (tmp_84_reg_3108 - tmp_122_reg_3117);
assign locy_0_1_t_fu_1361_p2 = (tmp_84_reg_3108 - tmp_124_reg_3123);
assign locy_0_2_t_fu_1375_p2 = (tmp_84_reg_3108 - tmp_126_reg_3129);
assign or_cond18_fu_1846_p2 = (tmp_263_2_reg_3007 | tmp_96_fu_1840_p2);
assign or_cond19_fu_2117_p2 = (tmp_263_2_0_1_not_reg_3014 & tmp_264_0_0_1_fu_2113_p2);
assign or_cond20_fu_2212_p2 = (tmp_263_2_0_2_not_reg_3021 & tmp_264_0_0_2_fu_2208_p2);
assign or_cond21_fu_2273_p2 = (tmp_263_2_1_0_not_reg_3028 & tmp_264_0_1_fu_2268_p2);
assign or_cond22_fu_2341_p2 = (tmp_263_2_1_1_not_reg_3035 & tmp_264_0_1_1_fu_2337_p2);
assign or_cond23_2_fu_1384_p2 = (tmp_214_2_reg_3144 & rev_fu_1379_p2);
assign or_cond23_fu_2386_p2 = (tmp_263_2_1_2_not_reg_3042 & tmp_264_0_1_2_fu_2382_p2);
assign or_cond24_fu_2435_p2 = (tmp_263_2_2_0_not_reg_3049 & tmp_264_0_2_fu_2430_p2);
assign or_cond25_fu_2503_p2 = (tmp_263_2_2_1_not_reg_3056 & tmp_264_0_2_1_fu_2499_p2);
assign or_cond26_fu_2548_p2 = (tmp_263_2_2_2_not_reg_3063 & tmp_264_0_2_2_fu_2544_p2);
assign or_cond27_fu_1919_p2 = (tmp_263_2_reg_3007 | tmp_264_1_fu_1913_p2);
assign or_cond28_fu_2156_p2 = (tmp_263_2_0_1_not_reg_3014 & tmp_264_1_0_1_fu_2152_p2);
assign or_cond29_fu_2233_p2 = (tmp_263_2_0_2_not_reg_3021 & tmp_264_1_0_2_fu_2229_p2);
assign or_cond30_fu_2293_p2 = (tmp_263_2_1_0_not_reg_3028 & tmp_264_1_1_fu_2288_p2);
assign or_cond31_fu_2356_p2 = (tmp_263_2_1_1_not_reg_3035 & tmp_264_1_1_1_fu_2352_p2);
assign or_cond32_fu_2401_p2 = (tmp_263_2_1_2_not_reg_3042 & tmp_264_1_1_2_fu_2397_p2);
assign or_cond33_fu_2455_p2 = (tmp_263_2_2_0_not_reg_3049 & tmp_264_1_2_fu_2450_p2);
assign or_cond34_fu_2518_p2 = (tmp_263_2_2_1_not_reg_3056 & tmp_264_1_2_1_fu_2514_p2);
assign or_cond35_fu_2563_p2 = (tmp_263_2_2_2_not_reg_3063 & tmp_264_1_2_2_fu_2559_p2);
assign or_cond36_fu_1996_p2 = (tmp_263_2_reg_3007 | tmp_264_2_fu_1990_p2);
assign or_cond37_fu_2191_p2 = (tmp_263_2_0_1_not_reg_3014 & tmp_264_2_0_1_fu_2187_p2);
assign or_cond38_fu_2254_p2 = (tmp_263_2_0_2_not_reg_3021 & tmp_264_2_0_2_fu_2250_p2);
assign or_cond39_fu_2313_p2 = (tmp_263_2_1_0_not_reg_3028 & tmp_264_2_1_fu_2308_p2);
assign or_cond40_fu_2371_p2 = (tmp_263_2_1_1_not_reg_3035 & tmp_264_2_1_1_fu_2367_p2);
assign or_cond41_fu_2416_p2 = (tmp_263_2_1_2_not_reg_3042 & tmp_264_2_1_2_fu_2412_p2);
assign or_cond42_fu_2475_p2 = (tmp_263_2_2_0_not_reg_3049 & tmp_264_2_2_fu_2470_p2);
assign or_cond43_fu_2533_p2 = (tmp_263_2_2_1_not_reg_3056 & tmp_264_2_2_1_fu_2529_p2);
assign or_cond44_fu_2578_p2 = (tmp_263_2_2_2_not_reg_3063 & tmp_264_2_2_2_fu_2574_p2);
assign or_cond45_fu_1394_p2 = (brmerge25_2_fu_1389_p2 & tmp_208_not_reg_3096);
assign or_cond7_1_fu_1672_p2 = (rev14_fu_1663_p2 & tmp_228_1_fu_1668_p2);
assign or_cond7_2_fu_1745_p2 = (rev15_fu_1736_p2 & tmp_228_2_fu_1741_p2);
assign or_cond7_fu_1595_p2 = (rev12_fu_1586_p2 & tmp_93_fu_1591_p2);
assign or_cond8_1_fu_1682_p2 = (rev14_fu_1663_p2 & tmp_230_1_fu_1678_p2);
assign or_cond8_2_fu_1755_p2 = (rev15_fu_1736_p2 & tmp_230_2_fu_1751_p2);
assign or_cond8_fu_1605_p2 = (rev12_fu_1586_p2 & tmp_94_fu_1601_p2);
assign or_cond_fu_1343_p2 = (icmp6_reg_3102 & tmp_208_not_reg_3096);
assign p_assign_15_fu_1265_p3 = ((tmp_123_fu_1257_p3)? ap_const_lv13_0: ref_reg_2965);
assign p_assign_16_fu_1303_p3 = ((tmp_125_fu_1295_p3)? ap_const_lv13_0: ref_reg_2965);
assign p_assign_17_fu_1453_p3 = ((tmp_127_fu_1445_p3)? ap_const_lv13_0: tmp_s_reg_2984);
assign p_assign_s_fu_1220_p3 = ((tmp_121_fu_1212_p3)? ap_const_lv13_0: ref_reg_2965);
assign p_dst_data_stream_0_V_din = src_kernel_win_0_val_0_0_30_reg_3878;
assign p_dst_data_stream_1_V_din = src_kernel_win_1_val_0_0_30_reg_3883;
assign p_dst_data_stream_2_V_din = src_kernel_win_2_val_0_0_27_reg_3888;
assign p_rec8_fu_1015_p2 = (p_0202_rec_reg_728 + ap_const_lv2_1);
assign p_rec9_fu_1027_p2 = (p_0206_rec_reg_739 + ap_const_lv2_1);
assign p_rec_fu_1039_p2 = (p_0210_rec_reg_750 + ap_const_lv2_1);
assign ref_fu_1067_p2 = (rows_cast_fu_1045_p1 + ap_const_lv13_1FFF);
assign rev11_fu_1338_p2 = (ult_reg_3091 ^ ap_const_lv1_1);
assign rev12_fu_1586_p2 = (slt7_reg_3246 ^ ap_const_lv1_1);
assign rev13_fu_1508_p2 = (ult3_fu_1503_p2 ^ ap_const_lv1_1);
assign rev14_fu_1663_p2 = (slt8_reg_3291 ^ ap_const_lv1_1);
assign rev15_fu_1736_p2 = (slt9_reg_3326 ^ ap_const_lv1_1);
assign rev_fu_1379_p2 = (slt_reg_3139 ^ ap_const_lv1_1);
assign rows_cast_fu_1045_p1 = $unsigned(rows);
assign sel_tmp10_fu_1369_p2 = (locy_0_1_t_fu_1361_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp16_fu_1872_p3 = ((sel_tmp_reg_3159)? k_buf_1_val_0_q1: k_buf_1_val_2_q1);
assign sel_tmp21_fu_1886_p3 = ((sel_tmp8_reg_3173)? k_buf_1_val_0_q1: k_buf_1_val_2_q1);
assign sel_tmp28_fu_1949_p3 = ((sel_tmp_reg_3159)? k_buf_2_val_0_q1: k_buf_2_val_2_q1);
assign sel_tmp30_fu_1963_p3 = ((sel_tmp8_reg_3173)? k_buf_2_val_0_q1: k_buf_2_val_2_q1);
assign sel_tmp4_fu_2080_p3 = ((sel_tmp_reg_3159)? reg_994: reg_988);
assign sel_tmp5_fu_1355_p2 = (locy_0_0_t_fu_1347_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp8_fu_1365_p2 = (tmp_84_reg_3108 == tmp_124_reg_3123? 1'b1: 1'b0);
assign sel_tmp9_fu_2095_p3 = ((sel_tmp8_reg_3173)? reg_994: reg_988);
assign sel_tmp_fu_1351_p2 = (tmp_84_reg_3108 == tmp_122_reg_3117? 1'b1: 1'b0);
assign slt7_fu_1477_p0 = ImagLoc_x_cast2_fu_1436_p1;
assign slt7_fu_1477_p2 = ($signed(slt7_fu_1477_p0) < $signed(cols_cast1_reg_2974)? 1'b1: 1'b0);
assign slt8_fu_1529_p0 = ImagLoc_x_cast2_fu_1436_p1;
assign slt8_fu_1529_p2 = ($signed(slt8_fu_1529_p0) < $signed(cols_cast1_reg_2974)? 1'b1: 1'b0);
assign slt9_fu_1560_p0 = ImagLoc_x_cast2_fu_1436_p1;
assign slt9_fu_1560_p2 = ($signed(slt9_fu_1560_p0) < $signed(cols_cast1_reg_2974)? 1'b1: 1'b0);
assign slt_fu_1328_p2 = ($signed(ImagLoc_y_fu_1170_p2) < $signed(ref_reg_2965)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_1_fu_2087_p3 = ((sel_tmp5_reg_3166)? reg_982: sel_tmp4_fu_2080_p3);
assign src_kernel_win_0_val_0_0_30_fu_2553_p3 = ((or_cond26_fu_2548_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it9: src_kernel_win_0_val_0_1_13_reg_3860);
assign src_kernel_win_0_val_0_1_12_fu_2440_p3 = ((or_cond24_fu_2435_p2)? src_kernel_win_0_val_0_1_fu_228: src_kernel_win_0_val_1_0_29_reg_3824);
assign src_kernel_win_0_val_0_1_13_fu_2508_p3 = ((or_cond25_fu_2503_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it8: src_kernel_win_0_val_0_1_12_reg_3842);
assign src_kernel_win_0_val_1_0_29_fu_2391_p3 = ((or_cond23_fu_2386_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3740_pp0_it6: src_kernel_win_0_val_1_1_13_reg_3806);
assign src_kernel_win_0_val_1_0_2_fu_2102_p3 = ((sel_tmp10_reg_3180)? reg_982: sel_tmp9_fu_2095_p3);
assign src_kernel_win_0_val_1_1_12_fu_2278_p3 = ((or_cond21_fu_2273_p2)? src_kernel_win_0_val_1_1_fu_240: src_kernel_win_0_val_2_0_13_reg_3746);
assign src_kernel_win_0_val_1_1_13_fu_2346_p3 = ((or_cond22_fu_2341_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3663_pp0_it5: src_kernel_win_0_val_1_1_12_reg_3788);
assign src_kernel_win_0_val_2_0_13_fu_2217_p3 = ((or_cond20_fu_2212_p2)? src_kernel_win_0_val_2_0_load_reg_3698: src_kernel_win_0_val_2_1_13_reg_3704);
assign src_kernel_win_0_val_2_1_12_fu_1851_p3 = ((or_cond18_fu_1846_p2)? ap_const_lv8_0: src_kernel_win_0_val_2_1_fu_252);
assign src_kernel_win_0_val_2_1_13_fu_2122_p3 = ((or_cond19_fu_2117_p2)? src_kernel_win_0_val_2_1_11_reg_3580: src_kernel_win_0_val_2_1_12_reg_3598);
assign src_kernel_win_1_val_0_0_1_fu_1879_p3 = ((sel_tmp5_reg_3166)? k_buf_1_val_1_q1: sel_tmp16_fu_1872_p3);
assign src_kernel_win_1_val_0_0_30_fu_2568_p3 = ((or_cond35_fu_2563_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it9: src_kernel_win_1_val_0_1_13_reg_3866);
assign src_kernel_win_1_val_0_1_12_fu_2460_p3 = ((or_cond33_fu_2455_p2)? src_kernel_win_1_val_0_1_fu_264: src_kernel_win_1_val_1_0_20_reg_3830);
assign src_kernel_win_1_val_0_1_13_fu_2523_p3 = ((or_cond34_fu_2518_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it8: src_kernel_win_1_val_0_1_12_reg_3848);
assign src_kernel_win_1_val_1_0_20_fu_2406_p3 = ((or_cond32_fu_2401_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3758_pp0_it6: src_kernel_win_1_val_1_1_13_reg_3812);
assign src_kernel_win_1_val_1_0_2_fu_1893_p3 = ((sel_tmp10_reg_3180)? k_buf_1_val_1_q1: sel_tmp21_fu_1886_p3);
assign src_kernel_win_1_val_1_1_12_fu_2298_p3 = ((or_cond30_fu_2293_p2)? src_kernel_win_1_val_1_1_fu_280: src_kernel_win_1_val_2_0_13_reg_3764);
assign src_kernel_win_1_val_1_1_13_fu_2361_p3 = ((or_cond31_fu_2356_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3677_pp0_it5: src_kernel_win_1_val_1_1_12_reg_3794);
assign src_kernel_win_1_val_2_0_13_fu_2238_p3 = ((or_cond29_fu_2233_p2)? src_kernel_win_1_val_2_0_load_reg_3710: src_kernel_win_1_val_2_1_13_reg_3716);
assign src_kernel_win_1_val_2_1_12_fu_1924_p3 = ((or_cond27_fu_1919_p2)? ap_const_lv8_0: src_kernel_win_1_val_2_1_fu_288);
assign src_kernel_win_1_val_2_1_13_fu_2161_p3 = ((or_cond28_fu_2156_p2)? src_kernel_win_1_val_2_1_11_reg_3586: src_kernel_win_1_val_2_1_12_reg_3624);
assign src_kernel_win_2_val_0_0_1_fu_1956_p3 = ((sel_tmp5_reg_3166)? k_buf_2_val_1_q1: sel_tmp28_fu_1949_p3);
assign src_kernel_win_2_val_0_0_27_fu_2583_p3 = ((or_cond44_fu_2578_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it9: src_kernel_win_2_val_0_1_13_reg_3872);
assign src_kernel_win_2_val_0_1_12_fu_2480_p3 = ((or_cond42_fu_2475_p2)? src_kernel_win_2_val_0_1_fu_300: src_kernel_win_2_val_1_0_20_reg_3836);
assign src_kernel_win_2_val_0_1_13_fu_2538_p3 = ((or_cond43_fu_2533_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it8: src_kernel_win_2_val_0_1_12_reg_3854);
assign src_kernel_win_2_val_1_0_20_fu_2421_p3 = ((or_cond41_fu_2416_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3776_pp0_it6: src_kernel_win_2_val_1_1_13_reg_3818);
assign src_kernel_win_2_val_1_0_2_fu_1970_p3 = ((sel_tmp10_reg_3180)? k_buf_2_val_1_q1: sel_tmp30_fu_1963_p3);
assign src_kernel_win_2_val_1_1_12_fu_2318_p3 = ((or_cond39_fu_2313_p2)? src_kernel_win_2_val_1_1_fu_316: src_kernel_win_2_val_2_0_13_reg_3782);
assign src_kernel_win_2_val_1_1_13_fu_2376_p3 = ((or_cond40_fu_2371_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3691_pp0_it5: src_kernel_win_2_val_1_1_12_reg_3800);
assign src_kernel_win_2_val_2_0_13_fu_2259_p3 = ((or_cond38_fu_2254_p2)? src_kernel_win_2_val_2_0_load_reg_3722: src_kernel_win_2_val_2_1_13_reg_3728);
assign src_kernel_win_2_val_2_1_12_fu_2001_p3 = ((or_cond36_fu_1996_p2)? ap_const_lv8_0: src_kernel_win_2_val_2_1_fu_304);
assign src_kernel_win_2_val_2_1_13_fu_2196_p3 = ((or_cond37_fu_2191_p2)? src_kernel_win_2_val_2_1_11_reg_3592: src_kernel_win_2_val_2_1_12_reg_3650);
assign tmp44_fu_1514_p2 = (icmp_fu_1424_p2 | tmp_85_reg_3134);
assign tmp45_fu_1519_p2 = (rev11_reg_3149 | rev13_fu_1508_p2);
assign tmp8_cast2_fu_1146_p1 = $unsigned(t_V_reg_761);
assign tmp8_cast_fu_1150_p1 = $unsigned(t_V_reg_761);
assign tmp_10_fu_1085_p2 = (cols_cast_fu_1058_p1 + ap_const_lv13_1FFD);
assign tmp_119_fu_1082_p1 = cols[1:0];
assign tmp_11_fu_1154_p2 = (tmp8_cast_fu_1150_p1 < heightloop_cast59_cast_reg_2947? 1'b1: 1'b0);
assign tmp_120_fu_1091_p1 = ref_fu_1067_p2[1:0];
assign tmp_121_fu_1212_p3 = ImagLoc_y_fu_1170_p2[ap_const_lv32_C];
assign tmp_122_fu_1242_p1 = tmp_83_fu_1227_p3[1:0];
assign tmp_123_fu_1257_p3 = ImagLoc_y_5_fu_1246_p2[ap_const_lv32_C];
assign tmp_124_fu_1280_p1 = tmp_253_0_1_v_fu_1272_p3[1:0];
assign tmp_125_fu_1295_p3 = ImagLoc_y_1_fu_1284_p2[ap_const_lv32_C];
assign tmp_126_fu_1318_p1 = tmp_253_0_2_v_fu_1310_p3[1:0];
assign tmp_127_fu_1445_p3 = ImagLoc_x_fu_1430_p2[ap_const_lv32_C];
assign tmp_128_fu_1494_p1 = ImagLoc_x_fu_1430_p2[1:0];
assign tmp_129_fu_1624_p1 = x_reg_3213[1:0];
assign tmp_12_cast1_fu_1399_p1 = $unsigned(t_V_3_reg_772);
assign tmp_131_fu_1616_p1 = x_reg_3213[1:0];
assign tmp_132_fu_1546_p1 = ImagLoc_x_fu_1430_p2[1:0];
assign tmp_133_fu_1701_p1 = x_reg_3213[1:0];
assign tmp_135_fu_1693_p1 = x_reg_3213[1:0];
assign tmp_136_fu_1577_p1 = ImagLoc_x_fu_1430_p2[1:0];
assign tmp_137_fu_1774_p1 = x_reg_3213[1:0];
assign tmp_139_fu_1766_p1 = x_reg_3213[1:0];
assign tmp_13_fu_1403_p2 = (tmp_12_cast1_fu_1399_p1 < widthloop_reg_2959? 1'b1: 1'b0);
assign tmp_208_not_fu_1180_p2 = ($signed(ImagLoc_y_fu_1170_p2) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_214_2_fu_1333_p0 = $signed(ImagLoc_y_fu_1170_p2);
assign tmp_214_2_fu_1333_p2 = ($signed(tmp_214_2_fu_1333_p0) < $signed(heightloop_cast59_cast_reg_2947)? 1'b1: 1'b0);
assign tmp_215_1_fu_1730_p1 = $signed(x_reg_3213);
assign tmp_215_2_fu_1803_p1 = $signed(x_reg_3213);
assign tmp_220_0_1_fu_1252_p2 = (ImagLoc_y_5_fu_1246_p2 < rows_cast_reg_2940? 1'b1: 1'b0);
assign tmp_220_0_2_fu_1290_p2 = (ImagLoc_y_1_fu_1284_p2 < rows_cast_reg_2940? 1'b1: 1'b0);
assign tmp_221_1_fu_1524_p0 = ImagLoc_x_cast2_fu_1436_p1;
assign tmp_221_1_fu_1524_p2 = ($signed(tmp_221_1_fu_1524_p0) < $signed(cols_cast1_reg_2974)? 1'b1: 1'b0);
assign tmp_221_2_fu_1555_p0 = ImagLoc_x_cast2_fu_1436_p1;
assign tmp_221_2_fu_1555_p2 = ($signed(tmp_221_2_fu_1555_p0) < $signed(cols_cast1_reg_2974)? 1'b1: 1'b0);
assign tmp_222_1_fu_1534_p1 = $signed(ImagLoc_x_fu_1430_p2);
assign tmp_222_2_fu_1565_p1 = $signed(ImagLoc_x_fu_1430_p2);
assign tmp_223_1_fu_1541_p2 = ($signed(ImagLoc_x_fu_1430_p2) < $signed(tmp_10_reg_2995)? 1'b1: 1'b0);
assign tmp_223_2_fu_1572_p2 = ($signed(ImagLoc_x_fu_1430_p2) < $signed(tmp_10_reg_2995)? 1'b1: 1'b0);
assign tmp_225_0_t_fu_1498_p2 = (tmp_128_fu_1494_p1 + tmp_80_reg_3070);
assign tmp_225_1_t_fu_1550_p2 = (tmp_132_fu_1546_p1 + tmp_80_reg_3070);
assign tmp_225_2_t_fu_1581_p2 = (tmp_136_fu_1577_p1 + tmp_80_reg_3070);
assign tmp_227_1_fu_1724_p1 = $signed(x_reg_3213);
assign tmp_227_2_fu_1797_p1 = $signed(x_reg_3213);
assign tmp_228_1_fu_1668_p2 = (tmp_s_reg_2984 == x_reg_3213? 1'b1: 1'b0);
assign tmp_228_2_fu_1741_p2 = (tmp_s_reg_2984 == x_reg_3213? 1'b1: 1'b0);
assign tmp_230_1_fu_1678_p2 = ($signed(tmp_s_reg_2984) > $signed(x_reg_3213)? 1'b1: 1'b0);
assign tmp_230_2_fu_1751_p2 = ($signed(tmp_s_reg_2984) > $signed(x_reg_3213)? 1'b1: 1'b0);
assign tmp_235_1_fu_1688_p1 = $signed(x_reg_3213);
assign tmp_235_2_fu_1761_p1 = $signed(x_reg_3213);
assign tmp_244_0_t_fu_1627_p2 = (tmp_129_fu_1624_p1 + tmp_80_reg_3070);
assign tmp_244_1_t_fu_1704_p2 = (tmp_133_fu_1701_p1 + tmp_80_reg_3070);
assign tmp_244_2_t_fu_1777_p2 = (tmp_137_fu_1774_p1 + tmp_80_reg_3070);
assign tmp_249_0_t_fu_1619_p2 = (tmp_131_fu_1616_p1 + tmp_80_reg_3070);
assign tmp_249_1_t_fu_1696_p2 = (tmp_135_fu_1693_p1 + tmp_80_reg_3070);
assign tmp_249_2_t_fu_1769_p2 = (tmp_139_fu_1766_p1 + tmp_80_reg_3070);
assign tmp_253_0_1_v_fu_1272_p3 = ((tmp_220_0_1_fu_1252_p2)? ImagLoc_y_5_fu_1246_p2: p_assign_15_fu_1265_p3);
assign tmp_253_0_2_v_fu_1310_p3 = ((tmp_220_0_2_fu_1290_p2)? ImagLoc_y_1_fu_1284_p2: p_assign_16_fu_1303_p3);
assign tmp_263_2_0_1_not_fu_1100_p2 = (kernel_val_2_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_263_2_0_2_not_fu_1105_p2 = (kernel_val_2_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_263_2_1_0_not_fu_1110_p2 = (kernel_val_1_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_263_2_1_1_not_fu_1115_p2 = (kernel_val_1_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_263_2_1_2_not_fu_1120_p2 = (kernel_val_1_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_263_2_2_0_not_fu_1125_p2 = (kernel_val_0_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_263_2_2_1_not_fu_1130_p2 = (kernel_val_0_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_263_2_2_2_not_fu_1135_p2 = (kernel_val_0_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_263_2_fu_1095_p2 = (kernel_val_2_2_read == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_264_0_0_1_fu_2113_p2 = (src_kernel_win_0_val_2_1_12_reg_3598 < src_kernel_win_0_val_2_1_11_reg_3580? 1'b1: 1'b0);
assign tmp_264_0_0_2_fu_2208_p2 = (src_kernel_win_0_val_2_1_13_reg_3704 < src_kernel_win_0_val_2_0_load_reg_3698? 1'b1: 1'b0);
assign tmp_264_0_1_1_fu_2337_p2 = (src_kernel_win_0_val_1_1_12_reg_3788 < ap_reg_ppstg_src_kernel_win_0_val_1_1_11_reg_3663_pp0_it5? 1'b1: 1'b0);
assign tmp_264_0_1_2_fu_2382_p2 = (src_kernel_win_0_val_1_1_13_reg_3806 < ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3740_pp0_it6? 1'b1: 1'b0);
assign tmp_264_0_1_fu_2268_p2 = (src_kernel_win_0_val_2_0_13_reg_3746 < src_kernel_win_0_val_1_1_fu_240? 1'b1: 1'b0);
assign tmp_264_0_2_1_fu_2499_p2 = (src_kernel_win_0_val_0_1_12_reg_3842 < ap_reg_ppstg_src_kernel_win_0_val_0_1_11_reg_3656_pp0_it8? 1'b1: 1'b0);
assign tmp_264_0_2_2_fu_2544_p2 = (src_kernel_win_0_val_0_1_13_reg_3860 < ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3734_pp0_it9? 1'b1: 1'b0);
assign tmp_264_0_2_fu_2430_p2 = (src_kernel_win_0_val_1_0_29_reg_3824 < src_kernel_win_0_val_0_1_fu_228? 1'b1: 1'b0);
assign tmp_264_1_0_1_fu_2152_p2 = (src_kernel_win_1_val_2_1_12_reg_3624 < src_kernel_win_1_val_2_1_11_reg_3586? 1'b1: 1'b0);
assign tmp_264_1_0_2_fu_2229_p2 = (src_kernel_win_1_val_2_1_13_reg_3716 < src_kernel_win_1_val_2_0_load_reg_3710? 1'b1: 1'b0);
assign tmp_264_1_1_1_fu_2352_p2 = (src_kernel_win_1_val_1_1_12_reg_3794 < ap_reg_ppstg_src_kernel_win_1_val_1_1_11_reg_3677_pp0_it5? 1'b1: 1'b0);
assign tmp_264_1_1_2_fu_2397_p2 = (src_kernel_win_1_val_1_1_13_reg_3812 < ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3758_pp0_it6? 1'b1: 1'b0);
assign tmp_264_1_1_fu_2288_p2 = (src_kernel_win_1_val_2_0_13_reg_3764 < src_kernel_win_1_val_1_1_fu_280? 1'b1: 1'b0);
assign tmp_264_1_2_1_fu_2514_p2 = (src_kernel_win_1_val_0_1_12_reg_3848 < ap_reg_ppstg_src_kernel_win_1_val_0_1_11_reg_3670_pp0_it8? 1'b1: 1'b0);
assign tmp_264_1_2_2_fu_2559_p2 = (src_kernel_win_1_val_0_1_13_reg_3866 < ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3752_pp0_it9? 1'b1: 1'b0);
assign tmp_264_1_2_fu_2450_p2 = (src_kernel_win_1_val_1_0_20_reg_3830 < src_kernel_win_1_val_0_1_fu_264? 1'b1: 1'b0);
assign tmp_264_1_fu_1913_p2 = (src_kernel_win_1_val_2_1_fu_288 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_264_2_0_1_fu_2187_p2 = (src_kernel_win_2_val_2_1_12_reg_3650 < src_kernel_win_2_val_2_1_11_reg_3592? 1'b1: 1'b0);
assign tmp_264_2_0_2_fu_2250_p2 = (src_kernel_win_2_val_2_1_13_reg_3728 < src_kernel_win_2_val_2_0_load_reg_3722? 1'b1: 1'b0);
assign tmp_264_2_1_1_fu_2367_p2 = (src_kernel_win_2_val_1_1_12_reg_3800 < ap_reg_ppstg_src_kernel_win_2_val_1_1_11_reg_3691_pp0_it5? 1'b1: 1'b0);
assign tmp_264_2_1_2_fu_2412_p2 = (src_kernel_win_2_val_1_1_13_reg_3818 < ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3776_pp0_it6? 1'b1: 1'b0);
assign tmp_264_2_1_fu_2308_p2 = (src_kernel_win_2_val_2_0_13_reg_3782 < src_kernel_win_2_val_1_1_fu_316? 1'b1: 1'b0);
assign tmp_264_2_2_1_fu_2529_p2 = (src_kernel_win_2_val_0_1_12_reg_3854 < ap_reg_ppstg_src_kernel_win_2_val_0_1_11_reg_3684_pp0_it8? 1'b1: 1'b0);
assign tmp_264_2_2_2_fu_2574_p2 = (src_kernel_win_2_val_0_1_13_reg_3872 < ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3770_pp0_it9? 1'b1: 1'b0);
assign tmp_264_2_2_fu_2470_p2 = (src_kernel_win_2_val_1_0_20_reg_3836 < src_kernel_win_2_val_0_1_fu_300? 1'b1: 1'b0);
assign tmp_264_2_fu_1990_p2 = (src_kernel_win_2_val_2_1_fu_304 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_80_fu_1140_p2 = (tmp_119_fu_1082_p1 ^ ap_const_lv2_3);
assign tmp_81_fu_1202_p2 = ($signed(ImagLoc_y_fu_1170_p2) < $signed(ref_reg_2965)? 1'b1: 1'b0);
assign tmp_82_fu_1207_p2 = (ImagLoc_y_fu_1170_p2 < rows_cast_reg_2940? 1'b1: 1'b0);
assign tmp_83_fu_1227_p3 = ((tmp_82_fu_1207_p2)? ImagLoc_y_fu_1170_p2: p_assign_s_fu_1220_p3);
assign tmp_84_fu_1235_p3 = ((tmp_81_fu_1202_p2)? ap_const_lv2_2: tmp_120_reg_3002);
assign tmp_85_fu_1322_p2 = ($signed(ImagLoc_y_fu_1170_p2) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_87_fu_1440_p2 = (ImagLoc_x_fu_1430_p2 < cols_cast_reg_2954? 1'b1: 1'b0);
assign tmp_88_fu_1653_p1 = $signed(x_reg_3213);
assign tmp_89_fu_1472_p0 = ImagLoc_x_cast2_fu_1436_p1;
assign tmp_89_fu_1472_p2 = ($signed(tmp_89_fu_1472_p0) < $signed(cols_cast1_reg_2974)? 1'b1: 1'b0);
assign tmp_90_fu_1482_p1 = $signed(ImagLoc_x_fu_1430_p2);
assign tmp_91_fu_1489_p2 = ($signed(ImagLoc_x_fu_1430_p2) < $signed(tmp_10_reg_2995)? 1'b1: 1'b0);
assign tmp_92_fu_1647_p1 = $signed(x_reg_3213);
assign tmp_93_fu_1591_p2 = (tmp_s_reg_2984 == x_reg_3213? 1'b1: 1'b0);
assign tmp_94_fu_1601_p2 = ($signed(tmp_s_reg_2984) > $signed(x_reg_3213)? 1'b1: 1'b0);
assign tmp_95_fu_1611_p1 = $signed(x_reg_3213);
assign tmp_96_fu_1840_p2 = (src_kernel_win_0_val_2_1_fu_252 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_s_fu_1076_p2 = (cols_cast_fu_1058_p1 + ap_const_lv13_1FFF);
assign tr6_fu_1186_p4 = {{ImagLoc_y_fu_1170_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr_fu_1414_p4 = {{t_V_3_reg_772[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult3_fu_1503_p2 = (tmp_12_cast1_fu_1399_p1 < widthloop_reg_2959? 1'b1: 1'b0);
assign ult_fu_1165_p2 = (tmp8_cast_fu_1150_p1 < heightloop_cast59_cast_reg_2947? 1'b1: 1'b0);
assign widthloop_fu_1061_p2 = (cols_cast_fu_1058_p1 + ap_const_lv13_2);
assign x_fu_1460_p3 = ((tmp_87_fu_1440_p2)? ImagLoc_x_fu_1430_p2: p_assign_17_fu_1453_p3);
always @ (posedge ap_clk)
begin
    rows_cast_reg_2940[12] <= 1'b0;
    heightloop_cast59_cast_reg_2947[13] <= 1'b0;
    cols_cast_reg_2954[12] <= 1'b0;
    cols_cast1_reg_2974[13:12] <= 2'b00;
end



endmodule //filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s

