#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Sep 10 20:04:48 2025
# Process ID         : 31256
# Current directory  : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.runs/synth_1
# Command line       : vivado.exe -log compute.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source compute.tcl
# Log file           : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.runs/synth_1/compute.vds
# Journal file       : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.runs/synth_1\vivado.jou
# Running On         : katnlot
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor             
# CPU Frequency      : 4691 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 67768 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72063 MB
# Available Virtual  : 41537 MB
#-----------------------------------------------------------
source compute.tcl -notrace
Command: synth_design -top compute -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5236
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 996.992 ; gain = 498.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'compute' [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute.v:9]
INFO: [Synth 8-6157] synthesizing module 'compute_compute_Pipeline_loop_i' [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_compute_Pipeline_loop_i.v:9]
INFO: [Synth 8-6157] synthesizing module 'compute_mul_64s_64s_64_1_1' [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_64s_64s_64_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_64s_64s_64_1_1' (0#1) [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_64s_64s_64_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'compute_flow_control_loop_pipe_sequential_init' [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'compute_flow_control_loop_pipe_sequential_init' (0#1) [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'compute_compute_Pipeline_loop_i' (0#1) [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_compute_Pipeline_loop_i.v:9]
INFO: [Synth 8-6157] synthesizing module 'compute_mul_32s_32s_64_2_1' [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compute_mul_32s_32s_64_2_1' (0#1) [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'compute' (0#1) [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute.v:9]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module compute_mul_32s_32s_64_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.875 ; gain = 606.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.875 ; gain = 606.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.875 ; gain = 606.809
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1106.109 ; gain = 608.043
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Multipliers : 
	              64x64  Multipliers := 1     
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_64_2_1_U6/buff0_reg' and it is trimmed from '48' to '47' bits. [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_64_2_1_U6/buff0_reg' and it is trimmed from '48' to '30' bits. [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_64_2_1_U6/buff0_reg' and it is trimmed from '48' to '17' bits. [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_64_2_1_U6/buff0_reg' and it is trimmed from '48' to '17' bits. [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_64_2_1_U5/buff0_reg' and it is trimmed from '48' to '47' bits. [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_64_2_1_U5/buff0_reg' and it is trimmed from '48' to '30' bits. [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_64_2_1_U5/buff0_reg' and it is trimmed from '48' to '17' bits. [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_64_2_1_U5/buff0_reg' and it is trimmed from '48' to '17' bits. [C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.srcs/sources_1/imports/verilog/compute_mul_32s_32s_64_2_1.v:60]
DSP Report: Generating DSP mul_32s_32s_64_2_1_U6/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U6/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U6/buff0_reg is absorbed into DSP mul_32s_32s_64_2_1_U6/buff0_reg.
DSP Report: operator mul_32s_32s_64_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U6/buff0_reg.
DSP Report: operator mul_32s_32s_64_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U6/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U6/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U6/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U6/buff0_reg is absorbed into DSP mul_32s_32s_64_2_1_U6/buff0_reg.
DSP Report: operator mul_32s_32s_64_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U6/buff0_reg.
DSP Report: operator mul_32s_32s_64_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U6/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U5/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U5/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U5/buff0_reg is absorbed into DSP mul_32s_32s_64_2_1_U5/buff0_reg.
DSP Report: operator mul_32s_32s_64_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U5/buff0_reg.
DSP Report: operator mul_32s_32s_64_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U5/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U5/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_64_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_64_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_32s_64_2_1_U5/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_64_2_1_U5/buff0_reg is absorbed into DSP mul_32s_32s_64_2_1_U5/buff0_reg.
DSP Report: operator mul_32s_32s_64_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U5/buff0_reg.
DSP Report: operator mul_32s_32s_64_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_64_2_1_U5/buff0_reg.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: Generating DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: register grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
DSP Report: operator grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product is absorbed into DSP grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.340 ; gain = 817.273
---------------------------------------------------------------------------------
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_0 : 0 0 : 3137 12586 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_0 : 0 1 : 3156 12586 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_0 : 0 2 : 3137 12586 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_0 : 0 3 : 3156 12586 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_4 : 0 0 : 3137 11744 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_4 : 0 1 : 3137 11744 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_4 : 0 2 : 2333 11744 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_4 : 0 3 : 3137 11744 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_6 : 0 0 : 3137 10921 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_6 : 0 1 : 2314 10921 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_6 : 0 2 : 2333 10921 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_6 : 0 3 : 3137 10921 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_8 : 0 0 : 2314 9054 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_8 : 0 1 : 2333 9054 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_8 : 0 2 : 2314 9054 : Used 1 time 0
 Sort Area is  grp_compute_Pipeline_loop_i_fu_65/mul_64s_64s_64_1_1_U1/tmp_product_8 : 0 3 : 2093 9054 : Used 1 time 0
 Sort Area is  mul_32s_32s_64_2_1_U5/tmp_product_b : 0 0 : 2701 4908 : Used 1 time 0
 Sort Area is  mul_32s_32s_64_2_1_U5/tmp_product_b : 0 1 : 2207 4908 : Used 1 time 0
 Sort Area is  mul_32s_32s_64_2_1_U6/tmp_product_11 : 0 0 : 2701 4908 : Used 1 time 0
 Sort Area is  mul_32s_32s_64_2_1_U6/tmp_product_11 : 0 1 : 2207 4908 : Used 1 time 0
 Sort Area is  mul_32s_32s_64_2_1_U5/tmp_product_e : 0 0 : 2158 3988 : Used 1 time 0
 Sort Area is  mul_32s_32s_64_2_1_U5/tmp_product_e : 0 1 : 1830 3988 : Used 1 time 0
 Sort Area is  mul_32s_32s_64_2_1_U6/tmp_product_12 : 0 0 : 2158 3988 : Used 1 time 0
 Sort Area is  mul_32s_32s_64_2_1_U6/tmp_product_12 : 0 1 : 1830 3988 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|compute     | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|compute     | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|compute     | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|compute     | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|compute     | A2*B2            | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A2*B2 | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A2*B2       | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A2*B2 | 13     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A2*B2       | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A2*B2 | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A2*B2 | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.340 ; gain = 817.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1318.355 ; gain = 820.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|compute     | A'*B'           | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A'*B'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | A'*B'           | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A'*B'      | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN>>17+A'*B'  | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A'*B'      | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | A'*B'           | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN>>17+A'*B'  | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN+A'*B'      | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | PCIN>>17+A'*B'  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|compute     | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17+A*B)' | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|compute     | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17+A*B)' | 17     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|compute     | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17+A*B)' | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|compute     | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|compute     | (PCIN>>17+A*B)' | 17     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    96|
|3     |DSP48E1 |    18|
|4     |LUT1    |     2|
|5     |LUT2    |   214|
|6     |LUT3    |    16|
|7     |LUT4    |   106|
|8     |LUT5    |     3|
|9     |LUT6    |     3|
|10    |FDRE    |   460|
|11    |FDSE    |     1|
|12    |IBUF    |    67|
|13    |OBUF    |    36|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------+------+
|      |Instance                                     |Module                                         |Cells |
+------+---------------------------------------------+-----------------------------------------------+------+
|1     |top                                          |                                               |  1023|
|2     |  grp_compute_Pipeline_loop_i_fu_65          |compute_compute_Pipeline_loop_i                |   489|
|3     |    flow_control_loop_pipe_sequential_init_U |compute_flow_control_loop_pipe_sequential_init |     7|
|4     |    mul_64s_64s_64_1_1_U1                    |compute_mul_64s_64s_64_1_1                     |   265|
|5     |  mul_32s_32s_64_2_1_U5                      |compute_mul_32s_32s_64_2_1                     |    97|
|6     |  mul_32s_32s_64_2_1_U6                      |compute_mul_32s_32s_64_2_1_0                   |    97|
+------+---------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1521.836 ; gain = 1023.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1535.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 79ff4d1a
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1649.477 ; gain = 1156.363
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1649.477 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/VivadoRTL/VivadoRTL.runs/synth_1/compute.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file compute_utilization_synth.rpt -pb compute_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 20:05:11 2025...
