and r0, r0, r1, asr #8 
mvn r1, r2 
bfi r1, r1, #1, #2 
add r1, r1, r0, ror #4 
mov r3, r2 
orr r1, r1, r3 
