// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_58 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_336_p2;
reg   [0:0] icmp_ln86_reg_1318;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1206_fu_342_p2;
reg   [0:0] icmp_ln86_1206_reg_1329;
wire   [0:0] icmp_ln86_1207_fu_348_p2;
reg   [0:0] icmp_ln86_1207_reg_1334;
reg   [0:0] icmp_ln86_1207_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1207_reg_1334_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1208_fu_354_p2;
reg   [0:0] icmp_ln86_1208_reg_1341;
wire   [0:0] icmp_ln86_1209_fu_360_p2;
reg   [0:0] icmp_ln86_1209_reg_1347;
reg   [0:0] icmp_ln86_1209_reg_1347_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1210_fu_366_p2;
reg   [0:0] icmp_ln86_1210_reg_1353;
reg   [0:0] icmp_ln86_1210_reg_1353_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1210_reg_1353_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1210_reg_1353_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1211_fu_372_p2;
reg   [0:0] icmp_ln86_1211_reg_1359;
reg   [0:0] icmp_ln86_1211_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1211_reg_1359_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1211_reg_1359_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1212_fu_378_p2;
reg   [0:0] icmp_ln86_1212_reg_1365;
wire   [0:0] icmp_ln86_1213_fu_384_p2;
reg   [0:0] icmp_ln86_1213_reg_1371;
reg   [0:0] icmp_ln86_1213_reg_1371_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1214_fu_390_p2;
reg   [0:0] icmp_ln86_1214_reg_1377;
reg   [0:0] icmp_ln86_1214_reg_1377_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1214_reg_1377_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1215_fu_396_p2;
reg   [0:0] icmp_ln86_1215_reg_1383;
reg   [0:0] icmp_ln86_1215_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1215_reg_1383_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1215_reg_1383_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1216_fu_402_p2;
reg   [0:0] icmp_ln86_1216_reg_1389;
reg   [0:0] icmp_ln86_1216_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1216_reg_1389_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1216_reg_1389_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1217_fu_408_p2;
reg   [0:0] icmp_ln86_1217_reg_1395;
reg   [0:0] icmp_ln86_1217_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1217_reg_1395_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1217_reg_1395_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1217_reg_1395_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1218_fu_414_p2;
reg   [0:0] icmp_ln86_1218_reg_1401;
reg   [0:0] icmp_ln86_1218_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1218_reg_1401_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1218_reg_1401_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1218_reg_1401_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1218_reg_1401_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1219_fu_420_p2;
reg   [0:0] icmp_ln86_1219_reg_1407;
reg   [0:0] icmp_ln86_1219_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1219_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1219_reg_1407_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1219_reg_1407_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1219_reg_1407_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1219_reg_1407_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1220_fu_426_p2;
reg   [0:0] icmp_ln86_1220_reg_1413;
reg   [0:0] icmp_ln86_1220_reg_1413_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1221_fu_432_p2;
reg   [0:0] icmp_ln86_1221_reg_1418;
reg   [0:0] icmp_ln86_1221_reg_1418_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1222_fu_438_p2;
reg   [0:0] icmp_ln86_1222_reg_1423;
reg   [0:0] icmp_ln86_1222_reg_1423_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1223_fu_444_p2;
reg   [0:0] icmp_ln86_1223_reg_1428;
reg   [0:0] icmp_ln86_1223_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1223_reg_1428_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1224_fu_450_p2;
reg   [0:0] icmp_ln86_1224_reg_1433;
reg   [0:0] icmp_ln86_1224_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1224_reg_1433_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1225_fu_456_p2;
reg   [0:0] icmp_ln86_1225_reg_1438;
reg   [0:0] icmp_ln86_1225_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1225_reg_1438_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1226_fu_462_p2;
reg   [0:0] icmp_ln86_1226_reg_1443;
reg   [0:0] icmp_ln86_1226_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1226_reg_1443_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1226_reg_1443_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1227_fu_468_p2;
reg   [0:0] icmp_ln86_1227_reg_1448;
reg   [0:0] icmp_ln86_1227_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1227_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1227_reg_1448_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1228_fu_474_p2;
reg   [0:0] icmp_ln86_1228_reg_1453;
reg   [0:0] icmp_ln86_1228_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1228_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1228_reg_1453_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1229_fu_480_p2;
reg   [0:0] icmp_ln86_1229_reg_1458;
reg   [0:0] icmp_ln86_1229_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1229_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1229_reg_1458_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1229_reg_1458_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1230_fu_486_p2;
reg   [0:0] icmp_ln86_1230_reg_1463;
reg   [0:0] icmp_ln86_1230_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1230_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1230_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1230_reg_1463_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1231_fu_492_p2;
reg   [0:0] icmp_ln86_1231_reg_1468;
reg   [0:0] icmp_ln86_1231_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1231_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1231_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1231_reg_1468_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1232_fu_498_p2;
reg   [0:0] icmp_ln86_1232_reg_1473;
reg   [0:0] icmp_ln86_1232_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1232_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1232_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1232_reg_1473_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1232_reg_1473_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1233_fu_504_p2;
reg   [0:0] icmp_ln86_1233_reg_1478;
reg   [0:0] icmp_ln86_1233_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1233_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1233_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1233_reg_1478_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1233_reg_1478_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1234_fu_510_p2;
reg   [0:0] icmp_ln86_1234_reg_1483;
reg   [0:0] icmp_ln86_1234_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1234_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1234_reg_1483_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1234_reg_1483_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1234_reg_1483_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1234_reg_1483_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_516_p2;
reg   [0:0] and_ln102_reg_1488;
reg   [0:0] and_ln102_reg_1488_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1488_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_527_p2;
reg   [0:0] and_ln104_reg_1498;
wire   [0:0] and_ln102_1500_fu_532_p2;
reg   [0:0] and_ln102_1500_reg_1504;
wire   [0:0] and_ln104_216_fu_541_p2;
reg   [0:0] and_ln104_216_reg_1511;
wire   [0:0] and_ln102_1504_fu_546_p2;
reg   [0:0] and_ln102_1504_reg_1516;
wire   [0:0] and_ln102_1505_fu_556_p2;
reg   [0:0] and_ln102_1505_reg_1522;
wire   [0:0] or_ln117_fu_572_p2;
reg   [0:0] or_ln117_reg_1528;
wire   [0:0] xor_ln104_fu_578_p2;
reg   [0:0] xor_ln104_reg_1533;
wire   [0:0] and_ln102_1501_fu_583_p2;
reg   [0:0] and_ln102_1501_reg_1539;
wire   [0:0] and_ln104_217_fu_592_p2;
reg   [0:0] and_ln104_217_reg_1545;
reg   [0:0] and_ln104_217_reg_1545_pp0_iter3_reg;
wire   [0:0] and_ln102_1506_fu_602_p2;
reg   [0:0] and_ln102_1506_reg_1551;
wire   [3:0] select_ln117_1186_fu_703_p3;
reg   [3:0] select_ln117_1186_reg_1556;
wire   [0:0] or_ln117_1057_fu_710_p2;
reg   [0:0] or_ln117_1057_reg_1561;
wire   [0:0] and_ln102_1499_fu_715_p2;
reg   [0:0] and_ln102_1499_reg_1567;
wire   [0:0] and_ln104_215_fu_724_p2;
reg   [0:0] and_ln104_215_reg_1573;
wire   [0:0] and_ln102_1502_fu_729_p2;
reg   [0:0] and_ln102_1502_reg_1579;
wire   [0:0] and_ln102_1508_fu_743_p2;
reg   [0:0] and_ln102_1508_reg_1585;
wire   [0:0] or_ln117_1061_fu_817_p2;
reg   [0:0] or_ln117_1061_reg_1591;
wire   [3:0] select_ln117_1192_fu_831_p3;
reg   [3:0] select_ln117_1192_reg_1596;
wire   [0:0] and_ln104_218_fu_844_p2;
reg   [0:0] and_ln104_218_reg_1601;
wire   [0:0] and_ln102_1503_fu_849_p2;
reg   [0:0] and_ln102_1503_reg_1606;
reg   [0:0] and_ln102_1503_reg_1606_pp0_iter5_reg;
wire   [0:0] and_ln104_219_fu_858_p2;
reg   [0:0] and_ln104_219_reg_1613;
reg   [0:0] and_ln104_219_reg_1613_pp0_iter5_reg;
reg   [0:0] and_ln104_219_reg_1613_pp0_iter6_reg;
wire   [0:0] and_ln102_1509_fu_873_p2;
reg   [0:0] and_ln102_1509_reg_1619;
wire   [0:0] or_ln117_1066_fu_956_p2;
reg   [0:0] or_ln117_1066_reg_1624;
wire   [4:0] select_ln117_1198_fu_968_p3;
reg   [4:0] select_ln117_1198_reg_1629;
wire   [0:0] or_ln117_1068_fu_976_p2;
reg   [0:0] or_ln117_1068_reg_1634;
wire   [0:0] or_ln117_1070_fu_982_p2;
reg   [0:0] or_ln117_1070_reg_1640;
reg   [0:0] or_ln117_1070_reg_1640_pp0_iter5_reg;
wire   [0:0] or_ln117_1072_fu_1058_p2;
reg   [0:0] or_ln117_1072_reg_1648;
wire   [4:0] select_ln117_1204_fu_1071_p3;
reg   [4:0] select_ln117_1204_reg_1653;
wire   [0:0] or_ln117_1076_fu_1133_p2;
reg   [0:0] or_ln117_1076_reg_1658;
wire   [4:0] select_ln117_1208_fu_1147_p3;
reg   [4:0] select_ln117_1208_reg_1663;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_569_fu_522_p2;
wire   [0:0] xor_ln104_571_fu_536_p2;
wire   [0:0] xor_ln104_575_fu_551_p2;
wire   [0:0] and_ln102_1513_fu_561_p2;
wire   [0:0] and_ln102_1514_fu_566_p2;
wire   [0:0] xor_ln104_572_fu_587_p2;
wire   [0:0] xor_ln104_576_fu_597_p2;
wire   [0:0] and_ln102_1516_fu_615_p2;
wire   [0:0] and_ln102_1512_fu_607_p2;
wire   [0:0] xor_ln117_fu_625_p2;
wire   [1:0] zext_ln117_fu_631_p1;
wire   [1:0] select_ln117_fu_635_p3;
wire   [1:0] select_ln117_1181_fu_642_p3;
wire   [0:0] and_ln102_1515_fu_611_p2;
wire   [2:0] zext_ln117_124_fu_649_p1;
wire   [0:0] or_ln117_1053_fu_653_p2;
wire   [2:0] select_ln117_1182_fu_658_p3;
wire   [0:0] or_ln117_1054_fu_665_p2;
wire   [0:0] and_ln102_1517_fu_620_p2;
wire   [2:0] select_ln117_1183_fu_669_p3;
wire   [0:0] or_ln117_1055_fu_677_p2;
wire   [2:0] select_ln117_1184_fu_683_p3;
wire   [2:0] select_ln117_1185_fu_691_p3;
wire   [3:0] zext_ln117_125_fu_699_p1;
wire   [0:0] xor_ln104_570_fu_719_p2;
wire   [0:0] xor_ln104_577_fu_734_p2;
wire   [0:0] and_ln102_1519_fu_752_p2;
wire   [0:0] and_ln102_1507_fu_739_p2;
wire   [0:0] and_ln102_1518_fu_748_p2;
wire   [0:0] or_ln117_1056_fu_767_p2;
wire   [0:0] and_ln102_1520_fu_757_p2;
wire   [3:0] select_ln117_1187_fu_772_p3;
wire   [0:0] or_ln117_1058_fu_779_p2;
wire   [3:0] select_ln117_1188_fu_784_p3;
wire   [0:0] or_ln117_1059_fu_791_p2;
wire   [0:0] and_ln102_1521_fu_762_p2;
wire   [3:0] select_ln117_1189_fu_795_p3;
wire   [0:0] or_ln117_1060_fu_803_p2;
wire   [3:0] select_ln117_1190_fu_809_p3;
wire   [3:0] select_ln117_1191_fu_823_p3;
wire   [0:0] xor_ln104_573_fu_839_p2;
wire   [0:0] xor_ln104_574_fu_853_p2;
wire   [0:0] xor_ln104_578_fu_863_p2;
wire   [0:0] and_ln102_1522_fu_878_p2;
wire   [0:0] xor_ln104_579_fu_868_p2;
wire   [0:0] and_ln102_1525_fu_892_p2;
wire   [0:0] and_ln102_1523_fu_883_p2;
wire   [0:0] or_ln117_1062_fu_902_p2;
wire   [3:0] select_ln117_1193_fu_907_p3;
wire   [0:0] and_ln102_1524_fu_888_p2;
wire   [4:0] zext_ln117_126_fu_914_p1;
wire   [0:0] or_ln117_1063_fu_918_p2;
wire   [4:0] select_ln117_1194_fu_923_p3;
wire   [0:0] or_ln117_1064_fu_930_p2;
wire   [0:0] and_ln102_1526_fu_897_p2;
wire   [4:0] select_ln117_1195_fu_934_p3;
wire   [0:0] or_ln117_1065_fu_942_p2;
wire   [4:0] select_ln117_1196_fu_948_p3;
wire   [4:0] select_ln117_1197_fu_960_p3;
wire   [0:0] xor_ln104_580_fu_986_p2;
wire   [0:0] and_ln102_1528_fu_999_p2;
wire   [0:0] and_ln102_1510_fu_991_p2;
wire   [0:0] and_ln102_1527_fu_995_p2;
wire   [0:0] or_ln117_1067_fu_1014_p2;
wire   [0:0] and_ln102_1529_fu_1004_p2;
wire   [4:0] select_ln117_1199_fu_1019_p3;
wire   [0:0] or_ln117_1069_fu_1026_p2;
wire   [4:0] select_ln117_1200_fu_1031_p3;
wire   [0:0] and_ln102_1530_fu_1009_p2;
wire   [4:0] select_ln117_1201_fu_1038_p3;
wire   [0:0] or_ln117_1071_fu_1046_p2;
wire   [4:0] select_ln117_1202_fu_1051_p3;
wire   [4:0] select_ln117_1203_fu_1063_p3;
wire   [0:0] xor_ln104_581_fu_1079_p2;
wire   [0:0] and_ln102_1531_fu_1088_p2;
wire   [0:0] and_ln102_1511_fu_1084_p2;
wire   [0:0] and_ln102_1532_fu_1093_p2;
wire   [0:0] or_ln117_1073_fu_1103_p2;
wire   [0:0] or_ln117_1074_fu_1108_p2;
wire   [0:0] and_ln102_1533_fu_1098_p2;
wire   [4:0] select_ln117_1205_fu_1112_p3;
wire   [0:0] or_ln117_1075_fu_1119_p2;
wire   [4:0] select_ln117_1206_fu_1125_p3;
wire   [4:0] select_ln117_1207_fu_1139_p3;
wire   [0:0] xor_ln104_582_fu_1155_p2;
wire   [0:0] and_ln102_1534_fu_1160_p2;
wire   [0:0] and_ln102_1535_fu_1165_p2;
wire   [0:0] or_ln117_1077_fu_1170_p2;
wire   [10:0] agg_result_fu_1182_p65;
wire   [4:0] agg_result_fu_1182_p66;
wire   [10:0] agg_result_fu_1182_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_1182_p1;
wire   [4:0] agg_result_fu_1182_p3;
wire   [4:0] agg_result_fu_1182_p5;
wire   [4:0] agg_result_fu_1182_p7;
wire   [4:0] agg_result_fu_1182_p9;
wire   [4:0] agg_result_fu_1182_p11;
wire   [4:0] agg_result_fu_1182_p13;
wire   [4:0] agg_result_fu_1182_p15;
wire   [4:0] agg_result_fu_1182_p17;
wire   [4:0] agg_result_fu_1182_p19;
wire   [4:0] agg_result_fu_1182_p21;
wire   [4:0] agg_result_fu_1182_p23;
wire   [4:0] agg_result_fu_1182_p25;
wire   [4:0] agg_result_fu_1182_p27;
wire   [4:0] agg_result_fu_1182_p29;
wire   [4:0] agg_result_fu_1182_p31;
wire  signed [4:0] agg_result_fu_1182_p33;
wire  signed [4:0] agg_result_fu_1182_p35;
wire  signed [4:0] agg_result_fu_1182_p37;
wire  signed [4:0] agg_result_fu_1182_p39;
wire  signed [4:0] agg_result_fu_1182_p41;
wire  signed [4:0] agg_result_fu_1182_p43;
wire  signed [4:0] agg_result_fu_1182_p45;
wire  signed [4:0] agg_result_fu_1182_p47;
wire  signed [4:0] agg_result_fu_1182_p49;
wire  signed [4:0] agg_result_fu_1182_p51;
wire  signed [4:0] agg_result_fu_1182_p53;
wire  signed [4:0] agg_result_fu_1182_p55;
wire  signed [4:0] agg_result_fu_1182_p57;
wire  signed [4:0] agg_result_fu_1182_p59;
wire  signed [4:0] agg_result_fu_1182_p61;
wire  signed [4:0] agg_result_fu_1182_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x8 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x8_U588(
    .din0(11'd1800),
    .din1(11'd1953),
    .din2(11'd1640),
    .din3(11'd1875),
    .din4(11'd1932),
    .din5(11'd2047),
    .din6(11'd215),
    .din7(11'd13),
    .din8(11'd2013),
    .din9(11'd6),
    .din10(11'd95),
    .din11(11'd2009),
    .din12(11'd33),
    .din13(11'd1899),
    .din14(11'd121),
    .din15(11'd282),
    .din16(11'd1947),
    .din17(11'd12),
    .din18(11'd2024),
    .din19(11'd36),
    .din20(11'd125),
    .din21(11'd1014),
    .din22(11'd1788),
    .din23(11'd134),
    .din24(11'd16),
    .din25(11'd137),
    .din26(11'd3),
    .din27(11'd77),
    .din28(11'd115),
    .din29(11'd1923),
    .din30(11'd181),
    .din31(11'd1980),
    .def(agg_result_fu_1182_p65),
    .sel(agg_result_fu_1182_p66),
    .dout(agg_result_fu_1182_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1499_reg_1567 <= and_ln102_1499_fu_715_p2;
        and_ln102_1500_reg_1504 <= and_ln102_1500_fu_532_p2;
        and_ln102_1501_reg_1539 <= and_ln102_1501_fu_583_p2;
        and_ln102_1502_reg_1579 <= and_ln102_1502_fu_729_p2;
        and_ln102_1503_reg_1606 <= and_ln102_1503_fu_849_p2;
        and_ln102_1503_reg_1606_pp0_iter5_reg <= and_ln102_1503_reg_1606;
        and_ln102_1504_reg_1516 <= and_ln102_1504_fu_546_p2;
        and_ln102_1505_reg_1522 <= and_ln102_1505_fu_556_p2;
        and_ln102_1506_reg_1551 <= and_ln102_1506_fu_602_p2;
        and_ln102_1508_reg_1585 <= and_ln102_1508_fu_743_p2;
        and_ln102_1509_reg_1619 <= and_ln102_1509_fu_873_p2;
        and_ln102_reg_1488 <= and_ln102_fu_516_p2;
        and_ln102_reg_1488_pp0_iter1_reg <= and_ln102_reg_1488;
        and_ln102_reg_1488_pp0_iter2_reg <= and_ln102_reg_1488_pp0_iter1_reg;
        and_ln104_215_reg_1573 <= and_ln104_215_fu_724_p2;
        and_ln104_216_reg_1511 <= and_ln104_216_fu_541_p2;
        and_ln104_217_reg_1545 <= and_ln104_217_fu_592_p2;
        and_ln104_217_reg_1545_pp0_iter3_reg <= and_ln104_217_reg_1545;
        and_ln104_218_reg_1601 <= and_ln104_218_fu_844_p2;
        and_ln104_219_reg_1613 <= and_ln104_219_fu_858_p2;
        and_ln104_219_reg_1613_pp0_iter5_reg <= and_ln104_219_reg_1613;
        and_ln104_219_reg_1613_pp0_iter6_reg <= and_ln104_219_reg_1613_pp0_iter5_reg;
        and_ln104_reg_1498 <= and_ln104_fu_527_p2;
        icmp_ln86_1206_reg_1329 <= icmp_ln86_1206_fu_342_p2;
        icmp_ln86_1207_reg_1334 <= icmp_ln86_1207_fu_348_p2;
        icmp_ln86_1207_reg_1334_pp0_iter1_reg <= icmp_ln86_1207_reg_1334;
        icmp_ln86_1207_reg_1334_pp0_iter2_reg <= icmp_ln86_1207_reg_1334_pp0_iter1_reg;
        icmp_ln86_1208_reg_1341 <= icmp_ln86_1208_fu_354_p2;
        icmp_ln86_1209_reg_1347 <= icmp_ln86_1209_fu_360_p2;
        icmp_ln86_1209_reg_1347_pp0_iter1_reg <= icmp_ln86_1209_reg_1347;
        icmp_ln86_1210_reg_1353 <= icmp_ln86_1210_fu_366_p2;
        icmp_ln86_1210_reg_1353_pp0_iter1_reg <= icmp_ln86_1210_reg_1353;
        icmp_ln86_1210_reg_1353_pp0_iter2_reg <= icmp_ln86_1210_reg_1353_pp0_iter1_reg;
        icmp_ln86_1210_reg_1353_pp0_iter3_reg <= icmp_ln86_1210_reg_1353_pp0_iter2_reg;
        icmp_ln86_1211_reg_1359 <= icmp_ln86_1211_fu_372_p2;
        icmp_ln86_1211_reg_1359_pp0_iter1_reg <= icmp_ln86_1211_reg_1359;
        icmp_ln86_1211_reg_1359_pp0_iter2_reg <= icmp_ln86_1211_reg_1359_pp0_iter1_reg;
        icmp_ln86_1211_reg_1359_pp0_iter3_reg <= icmp_ln86_1211_reg_1359_pp0_iter2_reg;
        icmp_ln86_1212_reg_1365 <= icmp_ln86_1212_fu_378_p2;
        icmp_ln86_1213_reg_1371 <= icmp_ln86_1213_fu_384_p2;
        icmp_ln86_1213_reg_1371_pp0_iter1_reg <= icmp_ln86_1213_reg_1371;
        icmp_ln86_1214_reg_1377 <= icmp_ln86_1214_fu_390_p2;
        icmp_ln86_1214_reg_1377_pp0_iter1_reg <= icmp_ln86_1214_reg_1377;
        icmp_ln86_1214_reg_1377_pp0_iter2_reg <= icmp_ln86_1214_reg_1377_pp0_iter1_reg;
        icmp_ln86_1215_reg_1383 <= icmp_ln86_1215_fu_396_p2;
        icmp_ln86_1215_reg_1383_pp0_iter1_reg <= icmp_ln86_1215_reg_1383;
        icmp_ln86_1215_reg_1383_pp0_iter2_reg <= icmp_ln86_1215_reg_1383_pp0_iter1_reg;
        icmp_ln86_1215_reg_1383_pp0_iter3_reg <= icmp_ln86_1215_reg_1383_pp0_iter2_reg;
        icmp_ln86_1216_reg_1389 <= icmp_ln86_1216_fu_402_p2;
        icmp_ln86_1216_reg_1389_pp0_iter1_reg <= icmp_ln86_1216_reg_1389;
        icmp_ln86_1216_reg_1389_pp0_iter2_reg <= icmp_ln86_1216_reg_1389_pp0_iter1_reg;
        icmp_ln86_1216_reg_1389_pp0_iter3_reg <= icmp_ln86_1216_reg_1389_pp0_iter2_reg;
        icmp_ln86_1217_reg_1395 <= icmp_ln86_1217_fu_408_p2;
        icmp_ln86_1217_reg_1395_pp0_iter1_reg <= icmp_ln86_1217_reg_1395;
        icmp_ln86_1217_reg_1395_pp0_iter2_reg <= icmp_ln86_1217_reg_1395_pp0_iter1_reg;
        icmp_ln86_1217_reg_1395_pp0_iter3_reg <= icmp_ln86_1217_reg_1395_pp0_iter2_reg;
        icmp_ln86_1217_reg_1395_pp0_iter4_reg <= icmp_ln86_1217_reg_1395_pp0_iter3_reg;
        icmp_ln86_1218_reg_1401 <= icmp_ln86_1218_fu_414_p2;
        icmp_ln86_1218_reg_1401_pp0_iter1_reg <= icmp_ln86_1218_reg_1401;
        icmp_ln86_1218_reg_1401_pp0_iter2_reg <= icmp_ln86_1218_reg_1401_pp0_iter1_reg;
        icmp_ln86_1218_reg_1401_pp0_iter3_reg <= icmp_ln86_1218_reg_1401_pp0_iter2_reg;
        icmp_ln86_1218_reg_1401_pp0_iter4_reg <= icmp_ln86_1218_reg_1401_pp0_iter3_reg;
        icmp_ln86_1218_reg_1401_pp0_iter5_reg <= icmp_ln86_1218_reg_1401_pp0_iter4_reg;
        icmp_ln86_1219_reg_1407 <= icmp_ln86_1219_fu_420_p2;
        icmp_ln86_1219_reg_1407_pp0_iter1_reg <= icmp_ln86_1219_reg_1407;
        icmp_ln86_1219_reg_1407_pp0_iter2_reg <= icmp_ln86_1219_reg_1407_pp0_iter1_reg;
        icmp_ln86_1219_reg_1407_pp0_iter3_reg <= icmp_ln86_1219_reg_1407_pp0_iter2_reg;
        icmp_ln86_1219_reg_1407_pp0_iter4_reg <= icmp_ln86_1219_reg_1407_pp0_iter3_reg;
        icmp_ln86_1219_reg_1407_pp0_iter5_reg <= icmp_ln86_1219_reg_1407_pp0_iter4_reg;
        icmp_ln86_1219_reg_1407_pp0_iter6_reg <= icmp_ln86_1219_reg_1407_pp0_iter5_reg;
        icmp_ln86_1220_reg_1413 <= icmp_ln86_1220_fu_426_p2;
        icmp_ln86_1220_reg_1413_pp0_iter1_reg <= icmp_ln86_1220_reg_1413;
        icmp_ln86_1221_reg_1418 <= icmp_ln86_1221_fu_432_p2;
        icmp_ln86_1221_reg_1418_pp0_iter1_reg <= icmp_ln86_1221_reg_1418;
        icmp_ln86_1222_reg_1423 <= icmp_ln86_1222_fu_438_p2;
        icmp_ln86_1222_reg_1423_pp0_iter1_reg <= icmp_ln86_1222_reg_1423;
        icmp_ln86_1223_reg_1428 <= icmp_ln86_1223_fu_444_p2;
        icmp_ln86_1223_reg_1428_pp0_iter1_reg <= icmp_ln86_1223_reg_1428;
        icmp_ln86_1223_reg_1428_pp0_iter2_reg <= icmp_ln86_1223_reg_1428_pp0_iter1_reg;
        icmp_ln86_1224_reg_1433 <= icmp_ln86_1224_fu_450_p2;
        icmp_ln86_1224_reg_1433_pp0_iter1_reg <= icmp_ln86_1224_reg_1433;
        icmp_ln86_1224_reg_1433_pp0_iter2_reg <= icmp_ln86_1224_reg_1433_pp0_iter1_reg;
        icmp_ln86_1225_reg_1438 <= icmp_ln86_1225_fu_456_p2;
        icmp_ln86_1225_reg_1438_pp0_iter1_reg <= icmp_ln86_1225_reg_1438;
        icmp_ln86_1225_reg_1438_pp0_iter2_reg <= icmp_ln86_1225_reg_1438_pp0_iter1_reg;
        icmp_ln86_1226_reg_1443 <= icmp_ln86_1226_fu_462_p2;
        icmp_ln86_1226_reg_1443_pp0_iter1_reg <= icmp_ln86_1226_reg_1443;
        icmp_ln86_1226_reg_1443_pp0_iter2_reg <= icmp_ln86_1226_reg_1443_pp0_iter1_reg;
        icmp_ln86_1226_reg_1443_pp0_iter3_reg <= icmp_ln86_1226_reg_1443_pp0_iter2_reg;
        icmp_ln86_1227_reg_1448 <= icmp_ln86_1227_fu_468_p2;
        icmp_ln86_1227_reg_1448_pp0_iter1_reg <= icmp_ln86_1227_reg_1448;
        icmp_ln86_1227_reg_1448_pp0_iter2_reg <= icmp_ln86_1227_reg_1448_pp0_iter1_reg;
        icmp_ln86_1227_reg_1448_pp0_iter3_reg <= icmp_ln86_1227_reg_1448_pp0_iter2_reg;
        icmp_ln86_1228_reg_1453 <= icmp_ln86_1228_fu_474_p2;
        icmp_ln86_1228_reg_1453_pp0_iter1_reg <= icmp_ln86_1228_reg_1453;
        icmp_ln86_1228_reg_1453_pp0_iter2_reg <= icmp_ln86_1228_reg_1453_pp0_iter1_reg;
        icmp_ln86_1228_reg_1453_pp0_iter3_reg <= icmp_ln86_1228_reg_1453_pp0_iter2_reg;
        icmp_ln86_1229_reg_1458 <= icmp_ln86_1229_fu_480_p2;
        icmp_ln86_1229_reg_1458_pp0_iter1_reg <= icmp_ln86_1229_reg_1458;
        icmp_ln86_1229_reg_1458_pp0_iter2_reg <= icmp_ln86_1229_reg_1458_pp0_iter1_reg;
        icmp_ln86_1229_reg_1458_pp0_iter3_reg <= icmp_ln86_1229_reg_1458_pp0_iter2_reg;
        icmp_ln86_1229_reg_1458_pp0_iter4_reg <= icmp_ln86_1229_reg_1458_pp0_iter3_reg;
        icmp_ln86_1230_reg_1463 <= icmp_ln86_1230_fu_486_p2;
        icmp_ln86_1230_reg_1463_pp0_iter1_reg <= icmp_ln86_1230_reg_1463;
        icmp_ln86_1230_reg_1463_pp0_iter2_reg <= icmp_ln86_1230_reg_1463_pp0_iter1_reg;
        icmp_ln86_1230_reg_1463_pp0_iter3_reg <= icmp_ln86_1230_reg_1463_pp0_iter2_reg;
        icmp_ln86_1230_reg_1463_pp0_iter4_reg <= icmp_ln86_1230_reg_1463_pp0_iter3_reg;
        icmp_ln86_1231_reg_1468 <= icmp_ln86_1231_fu_492_p2;
        icmp_ln86_1231_reg_1468_pp0_iter1_reg <= icmp_ln86_1231_reg_1468;
        icmp_ln86_1231_reg_1468_pp0_iter2_reg <= icmp_ln86_1231_reg_1468_pp0_iter1_reg;
        icmp_ln86_1231_reg_1468_pp0_iter3_reg <= icmp_ln86_1231_reg_1468_pp0_iter2_reg;
        icmp_ln86_1231_reg_1468_pp0_iter4_reg <= icmp_ln86_1231_reg_1468_pp0_iter3_reg;
        icmp_ln86_1232_reg_1473 <= icmp_ln86_1232_fu_498_p2;
        icmp_ln86_1232_reg_1473_pp0_iter1_reg <= icmp_ln86_1232_reg_1473;
        icmp_ln86_1232_reg_1473_pp0_iter2_reg <= icmp_ln86_1232_reg_1473_pp0_iter1_reg;
        icmp_ln86_1232_reg_1473_pp0_iter3_reg <= icmp_ln86_1232_reg_1473_pp0_iter2_reg;
        icmp_ln86_1232_reg_1473_pp0_iter4_reg <= icmp_ln86_1232_reg_1473_pp0_iter3_reg;
        icmp_ln86_1232_reg_1473_pp0_iter5_reg <= icmp_ln86_1232_reg_1473_pp0_iter4_reg;
        icmp_ln86_1233_reg_1478 <= icmp_ln86_1233_fu_504_p2;
        icmp_ln86_1233_reg_1478_pp0_iter1_reg <= icmp_ln86_1233_reg_1478;
        icmp_ln86_1233_reg_1478_pp0_iter2_reg <= icmp_ln86_1233_reg_1478_pp0_iter1_reg;
        icmp_ln86_1233_reg_1478_pp0_iter3_reg <= icmp_ln86_1233_reg_1478_pp0_iter2_reg;
        icmp_ln86_1233_reg_1478_pp0_iter4_reg <= icmp_ln86_1233_reg_1478_pp0_iter3_reg;
        icmp_ln86_1233_reg_1478_pp0_iter5_reg <= icmp_ln86_1233_reg_1478_pp0_iter4_reg;
        icmp_ln86_1234_reg_1483 <= icmp_ln86_1234_fu_510_p2;
        icmp_ln86_1234_reg_1483_pp0_iter1_reg <= icmp_ln86_1234_reg_1483;
        icmp_ln86_1234_reg_1483_pp0_iter2_reg <= icmp_ln86_1234_reg_1483_pp0_iter1_reg;
        icmp_ln86_1234_reg_1483_pp0_iter3_reg <= icmp_ln86_1234_reg_1483_pp0_iter2_reg;
        icmp_ln86_1234_reg_1483_pp0_iter4_reg <= icmp_ln86_1234_reg_1483_pp0_iter3_reg;
        icmp_ln86_1234_reg_1483_pp0_iter5_reg <= icmp_ln86_1234_reg_1483_pp0_iter4_reg;
        icmp_ln86_1234_reg_1483_pp0_iter6_reg <= icmp_ln86_1234_reg_1483_pp0_iter5_reg;
        icmp_ln86_reg_1318 <= icmp_ln86_fu_336_p2;
        icmp_ln86_reg_1318_pp0_iter1_reg <= icmp_ln86_reg_1318;
        icmp_ln86_reg_1318_pp0_iter2_reg <= icmp_ln86_reg_1318_pp0_iter1_reg;
        icmp_ln86_reg_1318_pp0_iter3_reg <= icmp_ln86_reg_1318_pp0_iter2_reg;
        or_ln117_1057_reg_1561 <= or_ln117_1057_fu_710_p2;
        or_ln117_1061_reg_1591 <= or_ln117_1061_fu_817_p2;
        or_ln117_1066_reg_1624 <= or_ln117_1066_fu_956_p2;
        or_ln117_1068_reg_1634 <= or_ln117_1068_fu_976_p2;
        or_ln117_1070_reg_1640 <= or_ln117_1070_fu_982_p2;
        or_ln117_1070_reg_1640_pp0_iter5_reg <= or_ln117_1070_reg_1640;
        or_ln117_1072_reg_1648 <= or_ln117_1072_fu_1058_p2;
        or_ln117_1076_reg_1658 <= or_ln117_1076_fu_1133_p2;
        or_ln117_reg_1528 <= or_ln117_fu_572_p2;
        select_ln117_1186_reg_1556 <= select_ln117_1186_fu_703_p3;
        select_ln117_1192_reg_1596 <= select_ln117_1192_fu_831_p3;
        select_ln117_1198_reg_1629 <= select_ln117_1198_fu_968_p3;
        select_ln117_1204_reg_1653 <= select_ln117_1204_fu_1071_p3;
        select_ln117_1208_reg_1663 <= select_ln117_1208_fu_1147_p3;
        xor_ln104_reg_1533 <= xor_ln104_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1182_p65 = 'bx;

assign agg_result_fu_1182_p66 = ((or_ln117_1077_fu_1170_p2[0:0] == 1'b1) ? select_ln117_1208_reg_1663 : 5'd31);

assign and_ln102_1499_fu_715_p2 = (xor_ln104_reg_1533 & icmp_ln86_1207_reg_1334_pp0_iter2_reg);

assign and_ln102_1500_fu_532_p2 = (icmp_ln86_1208_reg_1341 & and_ln102_reg_1488);

assign and_ln102_1501_fu_583_p2 = (icmp_ln86_1209_reg_1347_pp0_iter1_reg & and_ln104_reg_1498);

assign and_ln102_1502_fu_729_p2 = (icmp_ln86_1210_reg_1353_pp0_iter2_reg & and_ln102_1499_fu_715_p2);

assign and_ln102_1503_fu_849_p2 = (icmp_ln86_1211_reg_1359_pp0_iter3_reg & and_ln104_215_reg_1573);

assign and_ln102_1504_fu_546_p2 = (icmp_ln86_1212_reg_1365 & and_ln102_1500_fu_532_p2);

assign and_ln102_1505_fu_556_p2 = (icmp_ln86_1213_reg_1371 & and_ln104_216_fu_541_p2);

assign and_ln102_1506_fu_602_p2 = (icmp_ln86_1214_reg_1377_pp0_iter1_reg & and_ln102_1501_fu_583_p2);

assign and_ln102_1507_fu_739_p2 = (icmp_ln86_1215_reg_1383_pp0_iter2_reg & and_ln104_217_reg_1545);

assign and_ln102_1508_fu_743_p2 = (icmp_ln86_1216_reg_1389_pp0_iter2_reg & and_ln102_1502_fu_729_p2);

assign and_ln102_1509_fu_873_p2 = (icmp_ln86_1217_reg_1395_pp0_iter3_reg & and_ln104_218_fu_844_p2);

assign and_ln102_1510_fu_991_p2 = (icmp_ln86_1218_reg_1401_pp0_iter4_reg & and_ln102_1503_reg_1606);

assign and_ln102_1511_fu_1084_p2 = (icmp_ln86_1219_reg_1407_pp0_iter5_reg & and_ln104_219_reg_1613_pp0_iter5_reg);

assign and_ln102_1512_fu_607_p2 = (icmp_ln86_1220_reg_1413_pp0_iter1_reg & and_ln102_1504_reg_1516);

assign and_ln102_1513_fu_561_p2 = (xor_ln104_575_fu_551_p2 & icmp_ln86_1207_reg_1334);

assign and_ln102_1514_fu_566_p2 = (and_ln102_1513_fu_561_p2 & and_ln102_1500_fu_532_p2);

assign and_ln102_1515_fu_611_p2 = (icmp_ln86_1221_reg_1418_pp0_iter1_reg & and_ln102_1505_reg_1522);

assign and_ln102_1516_fu_615_p2 = (xor_ln104_576_fu_597_p2 & icmp_ln86_1222_reg_1423_pp0_iter1_reg);

assign and_ln102_1517_fu_620_p2 = (and_ln104_216_reg_1511 & and_ln102_1516_fu_615_p2);

assign and_ln102_1518_fu_748_p2 = (icmp_ln86_1223_reg_1428_pp0_iter2_reg & and_ln102_1506_reg_1551);

assign and_ln102_1519_fu_752_p2 = (xor_ln104_577_fu_734_p2 & icmp_ln86_1224_reg_1433_pp0_iter2_reg);

assign and_ln102_1520_fu_757_p2 = (and_ln102_1519_fu_752_p2 & and_ln102_1501_reg_1539);

assign and_ln102_1521_fu_762_p2 = (icmp_ln86_1225_reg_1438_pp0_iter2_reg & and_ln102_1507_fu_739_p2);

assign and_ln102_1522_fu_878_p2 = (xor_ln104_578_fu_863_p2 & icmp_ln86_1226_reg_1443_pp0_iter3_reg);

assign and_ln102_1523_fu_883_p2 = (and_ln104_217_reg_1545_pp0_iter3_reg & and_ln102_1522_fu_878_p2);

assign and_ln102_1524_fu_888_p2 = (icmp_ln86_1227_reg_1448_pp0_iter3_reg & and_ln102_1508_reg_1585);

assign and_ln102_1525_fu_892_p2 = (xor_ln104_579_fu_868_p2 & icmp_ln86_1228_reg_1453_pp0_iter3_reg);

assign and_ln102_1526_fu_897_p2 = (and_ln102_1525_fu_892_p2 & and_ln102_1502_reg_1579);

assign and_ln102_1527_fu_995_p2 = (icmp_ln86_1229_reg_1458_pp0_iter4_reg & and_ln102_1509_reg_1619);

assign and_ln102_1528_fu_999_p2 = (xor_ln104_580_fu_986_p2 & icmp_ln86_1230_reg_1463_pp0_iter4_reg);

assign and_ln102_1529_fu_1004_p2 = (and_ln104_218_reg_1601 & and_ln102_1528_fu_999_p2);

assign and_ln102_1530_fu_1009_p2 = (icmp_ln86_1231_reg_1468_pp0_iter4_reg & and_ln102_1510_fu_991_p2);

assign and_ln102_1531_fu_1088_p2 = (xor_ln104_581_fu_1079_p2 & icmp_ln86_1232_reg_1473_pp0_iter5_reg);

assign and_ln102_1532_fu_1093_p2 = (and_ln102_1531_fu_1088_p2 & and_ln102_1503_reg_1606_pp0_iter5_reg);

assign and_ln102_1533_fu_1098_p2 = (icmp_ln86_1233_reg_1478_pp0_iter5_reg & and_ln102_1511_fu_1084_p2);

assign and_ln102_1534_fu_1160_p2 = (xor_ln104_582_fu_1155_p2 & icmp_ln86_1234_reg_1483_pp0_iter6_reg);

assign and_ln102_1535_fu_1165_p2 = (and_ln104_219_reg_1613_pp0_iter6_reg & and_ln102_1534_fu_1160_p2);

assign and_ln102_fu_516_p2 = (icmp_ln86_fu_336_p2 & icmp_ln86_1206_fu_342_p2);

assign and_ln104_215_fu_724_p2 = (xor_ln104_reg_1533 & xor_ln104_570_fu_719_p2);

assign and_ln104_216_fu_541_p2 = (xor_ln104_571_fu_536_p2 & and_ln102_reg_1488);

assign and_ln104_217_fu_592_p2 = (xor_ln104_572_fu_587_p2 & and_ln104_reg_1498);

assign and_ln104_218_fu_844_p2 = (xor_ln104_573_fu_839_p2 & and_ln102_1499_reg_1567);

assign and_ln104_219_fu_858_p2 = (xor_ln104_574_fu_853_p2 & and_ln104_215_reg_1573);

assign and_ln104_fu_527_p2 = (xor_ln104_569_fu_522_p2 & icmp_ln86_reg_1318);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1182_p67;

assign icmp_ln86_1206_fu_342_p2 = (($signed(p_read2_int_reg) < $signed(18'd41)) ? 1'b1 : 1'b0);

assign icmp_ln86_1207_fu_348_p2 = (($signed(p_read13_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_1208_fu_354_p2 = (($signed(p_read13_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_1209_fu_360_p2 = (($signed(p_read1_int_reg) < $signed(18'd243)) ? 1'b1 : 1'b0);

assign icmp_ln86_1210_fu_366_p2 = (($signed(p_read2_int_reg) < $signed(18'd262094)) ? 1'b1 : 1'b0);

assign icmp_ln86_1211_fu_372_p2 = (($signed(p_read2_int_reg) < $signed(18'd261786)) ? 1'b1 : 1'b0);

assign icmp_ln86_1212_fu_378_p2 = (($signed(p_read12_int_reg) < $signed(18'd260914)) ? 1'b1 : 1'b0);

assign icmp_ln86_1213_fu_384_p2 = (($signed(p_read10_int_reg) < $signed(18'd962)) ? 1'b1 : 1'b0);

assign icmp_ln86_1214_fu_390_p2 = (($signed(p_read4_int_reg) < $signed(18'd1074)) ? 1'b1 : 1'b0);

assign icmp_ln86_1215_fu_396_p2 = (($signed(p_read10_int_reg) < $signed(18'd262107)) ? 1'b1 : 1'b0);

assign icmp_ln86_1216_fu_402_p2 = (($signed(p_read1_int_reg) < $signed(18'd1160)) ? 1'b1 : 1'b0);

assign icmp_ln86_1217_fu_408_p2 = (($signed(p_read12_int_reg) < $signed(18'd262059)) ? 1'b1 : 1'b0);

assign icmp_ln86_1218_fu_414_p2 = (($signed(p_read12_int_reg) < $signed(18'd260852)) ? 1'b1 : 1'b0);

assign icmp_ln86_1219_fu_420_p2 = (($signed(p_read6_int_reg) < $signed(18'd261765)) ? 1'b1 : 1'b0);

assign icmp_ln86_1220_fu_426_p2 = (($signed(p_read13_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_1221_fu_432_p2 = (($signed(p_read13_int_reg) < $signed(18'd76)) ? 1'b1 : 1'b0);

assign icmp_ln86_1222_fu_438_p2 = (($signed(p_read7_int_reg) < $signed(18'd421)) ? 1'b1 : 1'b0);

assign icmp_ln86_1223_fu_444_p2 = (($signed(p_read8_int_reg) < $signed(18'd502)) ? 1'b1 : 1'b0);

assign icmp_ln86_1224_fu_450_p2 = (($signed(p_read9_int_reg) < $signed(18'd368)) ? 1'b1 : 1'b0);

assign icmp_ln86_1225_fu_456_p2 = (($signed(p_read11_int_reg) < $signed(18'd261576)) ? 1'b1 : 1'b0);

assign icmp_ln86_1226_fu_462_p2 = (($signed(p_read2_int_reg) < $signed(18'd289)) ? 1'b1 : 1'b0);

assign icmp_ln86_1227_fu_468_p2 = (($signed(p_read2_int_reg) < $signed(18'd261686)) ? 1'b1 : 1'b0);

assign icmp_ln86_1228_fu_474_p2 = (($signed(p_read2_int_reg) < $signed(18'd260163)) ? 1'b1 : 1'b0);

assign icmp_ln86_1229_fu_480_p2 = (($signed(p_read3_int_reg) < $signed(18'd261812)) ? 1'b1 : 1'b0);

assign icmp_ln86_1230_fu_486_p2 = (($signed(p_read3_int_reg) < $signed(18'd189)) ? 1'b1 : 1'b0);

assign icmp_ln86_1231_fu_492_p2 = (($signed(p_read3_int_reg) < $signed(18'd261274)) ? 1'b1 : 1'b0);

assign icmp_ln86_1232_fu_498_p2 = (($signed(p_read12_int_reg) < $signed(18'd262102)) ? 1'b1 : 1'b0);

assign icmp_ln86_1233_fu_504_p2 = (($signed(p_read7_int_reg) < $signed(18'd261145)) ? 1'b1 : 1'b0);

assign icmp_ln86_1234_fu_510_p2 = (($signed(p_read5_int_reg) < $signed(18'd456)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_336_p2 = (($signed(p_read1_int_reg) < $signed(18'd489)) ? 1'b1 : 1'b0);

assign or_ln117_1053_fu_653_p2 = (and_ln102_1515_fu_611_p2 | and_ln102_1500_reg_1504);

assign or_ln117_1054_fu_665_p2 = (and_ln102_1505_reg_1522 | and_ln102_1500_reg_1504);

assign or_ln117_1055_fu_677_p2 = (or_ln117_1054_fu_665_p2 | and_ln102_1517_fu_620_p2);

assign or_ln117_1056_fu_767_p2 = (and_ln102_reg_1488_pp0_iter2_reg | and_ln102_1518_fu_748_p2);

assign or_ln117_1057_fu_710_p2 = (and_ln102_reg_1488_pp0_iter1_reg | and_ln102_1506_fu_602_p2);

assign or_ln117_1058_fu_779_p2 = (or_ln117_1057_reg_1561 | and_ln102_1520_fu_757_p2);

assign or_ln117_1059_fu_791_p2 = (and_ln102_reg_1488_pp0_iter2_reg | and_ln102_1501_reg_1539);

assign or_ln117_1060_fu_803_p2 = (or_ln117_1059_fu_791_p2 | and_ln102_1521_fu_762_p2);

assign or_ln117_1061_fu_817_p2 = (or_ln117_1059_fu_791_p2 | and_ln102_1507_fu_739_p2);

assign or_ln117_1062_fu_902_p2 = (or_ln117_1061_reg_1591 | and_ln102_1523_fu_883_p2);

assign or_ln117_1063_fu_918_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1524_fu_888_p2);

assign or_ln117_1064_fu_930_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1508_reg_1585);

assign or_ln117_1065_fu_942_p2 = (or_ln117_1064_fu_930_p2 | and_ln102_1526_fu_897_p2);

assign or_ln117_1066_fu_956_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1502_reg_1579);

assign or_ln117_1067_fu_1014_p2 = (or_ln117_1066_reg_1624 | and_ln102_1527_fu_995_p2);

assign or_ln117_1068_fu_976_p2 = (or_ln117_1066_fu_956_p2 | and_ln102_1509_fu_873_p2);

assign or_ln117_1069_fu_1026_p2 = (or_ln117_1068_reg_1634 | and_ln102_1529_fu_1004_p2);

assign or_ln117_1070_fu_982_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_1499_reg_1567);

assign or_ln117_1071_fu_1046_p2 = (or_ln117_1070_reg_1640 | and_ln102_1530_fu_1009_p2);

assign or_ln117_1072_fu_1058_p2 = (or_ln117_1070_reg_1640 | and_ln102_1510_fu_991_p2);

assign or_ln117_1073_fu_1103_p2 = (or_ln117_1072_reg_1648 | and_ln102_1532_fu_1093_p2);

assign or_ln117_1074_fu_1108_p2 = (or_ln117_1070_reg_1640_pp0_iter5_reg | and_ln102_1503_reg_1606_pp0_iter5_reg);

assign or_ln117_1075_fu_1119_p2 = (or_ln117_1074_fu_1108_p2 | and_ln102_1533_fu_1098_p2);

assign or_ln117_1076_fu_1133_p2 = (or_ln117_1074_fu_1108_p2 | and_ln102_1511_fu_1084_p2);

assign or_ln117_1077_fu_1170_p2 = (or_ln117_1076_reg_1658 | and_ln102_1535_fu_1165_p2);

assign or_ln117_fu_572_p2 = (and_ln102_1514_fu_566_p2 | and_ln102_1504_fu_546_p2);

assign select_ln117_1181_fu_642_p3 = ((or_ln117_reg_1528[0:0] == 1'b1) ? select_ln117_fu_635_p3 : 2'd3);

assign select_ln117_1182_fu_658_p3 = ((and_ln102_1500_reg_1504[0:0] == 1'b1) ? zext_ln117_124_fu_649_p1 : 3'd4);

assign select_ln117_1183_fu_669_p3 = ((or_ln117_1053_fu_653_p2[0:0] == 1'b1) ? select_ln117_1182_fu_658_p3 : 3'd5);

assign select_ln117_1184_fu_683_p3 = ((or_ln117_1054_fu_665_p2[0:0] == 1'b1) ? select_ln117_1183_fu_669_p3 : 3'd6);

assign select_ln117_1185_fu_691_p3 = ((or_ln117_1055_fu_677_p2[0:0] == 1'b1) ? select_ln117_1184_fu_683_p3 : 3'd7);

assign select_ln117_1186_fu_703_p3 = ((and_ln102_reg_1488_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_125_fu_699_p1 : 4'd8);

assign select_ln117_1187_fu_772_p3 = ((or_ln117_1056_fu_767_p2[0:0] == 1'b1) ? select_ln117_1186_reg_1556 : 4'd9);

assign select_ln117_1188_fu_784_p3 = ((or_ln117_1057_reg_1561[0:0] == 1'b1) ? select_ln117_1187_fu_772_p3 : 4'd10);

assign select_ln117_1189_fu_795_p3 = ((or_ln117_1058_fu_779_p2[0:0] == 1'b1) ? select_ln117_1188_fu_784_p3 : 4'd11);

assign select_ln117_1190_fu_809_p3 = ((or_ln117_1059_fu_791_p2[0:0] == 1'b1) ? select_ln117_1189_fu_795_p3 : 4'd12);

assign select_ln117_1191_fu_823_p3 = ((or_ln117_1060_fu_803_p2[0:0] == 1'b1) ? select_ln117_1190_fu_809_p3 : 4'd13);

assign select_ln117_1192_fu_831_p3 = ((or_ln117_1061_fu_817_p2[0:0] == 1'b1) ? select_ln117_1191_fu_823_p3 : 4'd14);

assign select_ln117_1193_fu_907_p3 = ((or_ln117_1062_fu_902_p2[0:0] == 1'b1) ? select_ln117_1192_reg_1596 : 4'd15);

assign select_ln117_1194_fu_923_p3 = ((icmp_ln86_reg_1318_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_126_fu_914_p1 : 5'd16);

assign select_ln117_1195_fu_934_p3 = ((or_ln117_1063_fu_918_p2[0:0] == 1'b1) ? select_ln117_1194_fu_923_p3 : 5'd17);

assign select_ln117_1196_fu_948_p3 = ((or_ln117_1064_fu_930_p2[0:0] == 1'b1) ? select_ln117_1195_fu_934_p3 : 5'd18);

assign select_ln117_1197_fu_960_p3 = ((or_ln117_1065_fu_942_p2[0:0] == 1'b1) ? select_ln117_1196_fu_948_p3 : 5'd19);

assign select_ln117_1198_fu_968_p3 = ((or_ln117_1066_fu_956_p2[0:0] == 1'b1) ? select_ln117_1197_fu_960_p3 : 5'd20);

assign select_ln117_1199_fu_1019_p3 = ((or_ln117_1067_fu_1014_p2[0:0] == 1'b1) ? select_ln117_1198_reg_1629 : 5'd21);

assign select_ln117_1200_fu_1031_p3 = ((or_ln117_1068_reg_1634[0:0] == 1'b1) ? select_ln117_1199_fu_1019_p3 : 5'd22);

assign select_ln117_1201_fu_1038_p3 = ((or_ln117_1069_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1200_fu_1031_p3 : 5'd23);

assign select_ln117_1202_fu_1051_p3 = ((or_ln117_1070_reg_1640[0:0] == 1'b1) ? select_ln117_1201_fu_1038_p3 : 5'd24);

assign select_ln117_1203_fu_1063_p3 = ((or_ln117_1071_fu_1046_p2[0:0] == 1'b1) ? select_ln117_1202_fu_1051_p3 : 5'd25);

assign select_ln117_1204_fu_1071_p3 = ((or_ln117_1072_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1203_fu_1063_p3 : 5'd26);

assign select_ln117_1205_fu_1112_p3 = ((or_ln117_1073_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1204_reg_1653 : 5'd27);

assign select_ln117_1206_fu_1125_p3 = ((or_ln117_1074_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1205_fu_1112_p3 : 5'd28);

assign select_ln117_1207_fu_1139_p3 = ((or_ln117_1075_fu_1119_p2[0:0] == 1'b1) ? select_ln117_1206_fu_1125_p3 : 5'd29);

assign select_ln117_1208_fu_1147_p3 = ((or_ln117_1076_fu_1133_p2[0:0] == 1'b1) ? select_ln117_1207_fu_1139_p3 : 5'd30);

assign select_ln117_fu_635_p3 = ((and_ln102_1504_reg_1516[0:0] == 1'b1) ? zext_ln117_fu_631_p1 : 2'd2);

assign xor_ln104_569_fu_522_p2 = (icmp_ln86_1206_reg_1329 ^ 1'd1);

assign xor_ln104_570_fu_719_p2 = (icmp_ln86_1207_reg_1334_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_571_fu_536_p2 = (icmp_ln86_1208_reg_1341 ^ 1'd1);

assign xor_ln104_572_fu_587_p2 = (icmp_ln86_1209_reg_1347_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_573_fu_839_p2 = (icmp_ln86_1210_reg_1353_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_574_fu_853_p2 = (icmp_ln86_1211_reg_1359_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_575_fu_551_p2 = (icmp_ln86_1212_reg_1365 ^ 1'd1);

assign xor_ln104_576_fu_597_p2 = (icmp_ln86_1213_reg_1371_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_577_fu_734_p2 = (icmp_ln86_1214_reg_1377_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_578_fu_863_p2 = (icmp_ln86_1215_reg_1383_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_579_fu_868_p2 = (icmp_ln86_1216_reg_1389_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_580_fu_986_p2 = (icmp_ln86_1217_reg_1395_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_581_fu_1079_p2 = (icmp_ln86_1218_reg_1401_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_582_fu_1155_p2 = (icmp_ln86_1219_reg_1407_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_578_p2 = (icmp_ln86_reg_1318_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_625_p2 = (1'd1 ^ and_ln102_1512_fu_607_p2);

assign zext_ln117_124_fu_649_p1 = select_ln117_1181_fu_642_p3;

assign zext_ln117_125_fu_699_p1 = select_ln117_1185_fu_691_p3;

assign zext_ln117_126_fu_914_p1 = select_ln117_1193_fu_907_p3;

assign zext_ln117_fu_631_p1 = xor_ln117_fu_625_p2;

endmodule //conifer_jettag_accelerator_decision_function_58
