#
# USB Dual Role (OTG-ready) Controller Drivers
# for silicon based on Synopsys DesignWare IP
#

comment "Enable Host or Gadget support for DesignWare OTG controller"
	depends on !USB && USB_GADGET=n

config USB_DWC_OTG
	depends on (USB || USB_GADGET)
	select USB_PHY
	select NOP_USB_XCEIV
	select USB_OTG_UTILS
	tristate "Synopsys DWC OTG Controller"
	default USB_GADGET
	help
	  This driver provides USB Device Controller support for the
	  Synopsys DesignWare USB OTG Core used on the AppliedMicro PowerPC SoC.

config DWC_DEBUG
	bool "Enable DWC Debugging"
	depends on USB_DWC_OTG
	default n
	help
	  Enable DWC driver debugging

choice
	prompt "DWC Mode Selection"
	depends on USB_DWC_OTG
	default DWC_DEVICE_ONLY
	help
	  Select the DWC Core in OTG, Host only, or Device only mode.

config DWC_HOST_ONLY
	bool "DWC Host Only Mode"

config DWC_OTG_MODE
	bool "DWC OTG Mode"
	select USB_GADGET_SELECTED

config DWC_DEVICE_ONLY
	bool "DWC Device Only Mode"
	select USB_GADGET_SELECTED
	select USB_GADGET_DWC_HDRC
	select USB_GADGET_DWC_OTG
	select CONFIGFS_FS

endchoice

# enable peripheral support (including with OTG)
config USB_GADGET_DWC_HDRC
	bool
	depends on USB_DWC_OTG && (DWC_DEVICE_ONLY || USB_DWC_OTG)

choice
	prompt "DWC DMA/SlaveMode Selection"
	depends on USB_DWC_OTG
	default DWC_SLAVE
	help
	  Select the DWC DMA or Slave Mode.
	  DMA mode uses the DWC core internal DMA engines.
	  Slave mode uses the processor PIO to tranfer data.
	  In Slave mode, processor's DMA channels can be used if available.

config DWC_SLAVE
	bool "DWC Slave Mode"

config DWC_DMA_MODE
	bool "DWC DMA Mode"

endchoice

config USB_OTG_WHITELIST
	bool "Rely on OTG Targeted Peripherals List"
	depends on !USB_SUSPEND && USB_DWC_OTG
	default n
	help
	  This is the same flag as in ../core/Kconfig.
	  It is here for easy deselect.

config DWC_OTG_REG_LE
	depends on USB_DWC_OTG
	bool "DWC Little Endian Register"
	default y
	help
	  OTG core register access is Little-Endian.

config DWC_OTG_FIFO_LE
	depends on USB_DWC_OTG
	bool "DWC FIFO Little Endian"
	default n
	help
	  OTG core FIFO access is Little-Endian.

config DWC_LIMITED_XFER_SIZE
	depends on USB_GADGET_DWC_HDRC
	bool "DWC Endpoint Limited Xfer Size"
	default n
	help
	  Bit fields in the Device EP Transfer Size Register is 11 bits.
