design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/TopCPU,TopCPU,RUN_2025.06.04_20.13.44,flow completed,0h14m38s0ms,0h1m39s0ms,198518.5185185185,2.7,595.5555555555555,-1,2.43348,1526.57,1539,0,0,0,0,0,0,0,0,0,0,0,66589,12351,0.0,0.0,0.0,0.0,-4.38,0.0,0.0,0.0,0.0,-94.97,55210493.0,0.0,0.78,0.86,0.05,0.08,0.0,1923,3073,57,1199,0,0,0,2546,17,0,64,20,273,78,21,990,647,657,24,188901,37662,1140,38311,1608,267622,2643920.7295999997,0.00169,0.00163,9.96e-06,0.00211,0.00206,1.62e-07,0.0024,0.00243,1.66e-07,4.64,14.379999999999999,69.54102920723227,10,1,0.3,30,30,0.3,1,10,0.2,1,sky130_fd_sc_hd,AREA 0
