

================================================================
== Vivado HLS Report for 'row_filter'
================================================================
* Date:           Wed Dec  5 01:55:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.886|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  177|  69121|  177|  69121|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+
        |- loop_height  |  176|  69120| 22 ~ 270 |          -|          -|  8 ~ 256 |    no    |
        | + loop_width  |   19|    267|         6|          1|          1| 15 ~ 263 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
3 --> 
	9  / (exitcond2_i)
	4  / (!exitcond2_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.31>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_s = alloca i40"   --->   Operation 10 'alloca' 'row_buf_0_val_0_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp = alloca i40"   --->   Operation 11 'alloca' 'src_kernel_winX_temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_1 = alloca i40"   --->   Operation 12 'alloca' 'src_kernel_winX_temp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_2 = alloca i40"   --->   Operation 13 'alloca' 'src_kernel_winX_temp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_3 = alloca i40"   --->   Operation 14 'alloca' 'src_kernel_winX_temp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_4 = alloca i40"   --->   Operation 15 'alloca' 'src_kernel_winX_temp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_5 = alloca i40"   --->   Operation 16 'alloca' 'src_kernel_winX_temp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_1 = alloca i40"   --->   Operation 17 'alloca' 'row_buf_0_val_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_2 = alloca i40"   --->   Operation 18 'alloca' 'row_buf_0_val_0_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_3 = alloca i40"   --->   Operation 19 'alloca' 'row_buf_0_val_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_4 = alloca i40"   --->   Operation 20 'alloca' 'row_buf_0_val_0_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %p_src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.09ns)   --->   "%l_border_buf_0_val_s = alloca [7 x i40], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:839]   --->   Operation 23 'alloca' 'l_border_buf_0_val_s' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_1 : Operation 24 [1/1] (1.09ns)   --->   "%r_border_buf_0_val_s = alloca [7 x i40], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:840]   --->   Operation 24 'alloca' 'r_border_buf_0_val_s' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_anchor_x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "%heightloop = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 28 'read' 'heightloop' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 29 'read' 'cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin_i1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe_2) nounwind"   --->   Operation 30 'specregionbegin' 'rbegin_i1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rend_i15_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe_2, i32 %rbegin_i1_i) nounwind"   --->   Operation 31 'specregionend' 'rend_i15_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([95 x i8]* @hls_KD_KD_LineBuffe_2) nounwind"   --->   Operation 32 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rend_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([95 x i8]* @hls_KD_KD_LineBuffe_2, i32 %rbegin_i_i) nounwind"   --->   Operation 33 'specregionend' 'rend_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.26ns)   --->   "%index = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %p_anchor_x)"   --->   Operation 34 'read' 'index' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%index_cast_i1_cast = select i1 %index, i32 3, i32 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:162->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:860]   --->   Operation 35 'select' 'index_cast_i1_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.57ns)   --->   "%right_border = add nsw i32 %cols_read, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:877]   --->   Operation 36 'add' 'right_border' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.57ns)   --->   "%stop = add nsw i32 %cols_read, %index_cast_i1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:900]   --->   Operation 37 'add' 'stop' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.57ns)   --->   "%tmp_1_i = add i32 %cols_read, 7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 38 'add' 'tmp_1_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%tmp_2_cast_i_cast = select i1 %index, i32 -4, i32 -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 39 'select' 'tmp_2_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%l_border_buf_0_val_1 = getelementptr [7 x i40]* %l_border_buf_0_val_s, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'l_border_buf_0_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]"   --->   Operation 42 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.31ns)   --->   "%exitcond1_i = icmp eq i32 %t_V, %heightloop" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 43 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 256, i64 0)"   --->   Operation 44 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 45 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 47 'specloopname' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 48 'specregionbegin' 'tmp_i' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 49 'br' <Predicate = (!exitcond1_i)> <Delay = 0.97>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = (exitcond1_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.35>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%t_V_1 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge8.0.i ]"   --->   Operation 51 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.31ns)   --->   "%exitcond2_i = icmp eq i32 %t_V_1, %tmp_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 52 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 263, i64 0)"   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_1, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 54 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %5, label %_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.57ns)   --->   "%p_assign = add i32 %t_V_1, %tmp_2_cast_i_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 56 'add' 'p_assign' <Predicate = (!exitcond2_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.31ns)   --->   "%tmp_4_i = icmp ult i32 %t_V_1, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:915]   --->   Operation 57 'icmp' 'tmp_4_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.31ns)   --->   "%tmp_5_i = icmp eq i32 %t_V_1, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:923]   --->   Operation 58 'icmp' 'tmp_5_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.31ns)   --->   "%ult = icmp ult i32 %t_V_1, %right_border" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:926]   --->   Operation 59 'icmp' 'ult' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i)   --->   "%rev = xor i1 %ult, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:926]   --->   Operation 60 'xor' 'rev' <Predicate = (!exitcond2_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i = and i1 %rev, %tmp_4_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:926]   --->   Operation 61 'and' 'or_cond_i' <Predicate = (!exitcond2_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.57ns)   --->   "%col_assign = sub i32 %right_border, %t_V_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 62 'sub' 'col_assign' <Predicate = (!exitcond2_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.31ns)   --->   "%tmp_7_i = icmp ugt i32 %t_V_1, %index_cast_i1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:930]   --->   Operation 63 'icmp' 'tmp_7_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.46ns)   --->   "%or_cond1_i = or i1 %tmp_5_i, %tmp_7_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:930]   --->   Operation 64 'or' 'or_cond1_i' <Predicate = (!exitcond2_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.31ns)   --->   "%tmp_8_i = icmp ugt i32 %t_V_1, %stop" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:933]   --->   Operation 65 'icmp' 'tmp_8_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.31ns)   --->   "%tmp_9_i = icmp ugt i32 %t_V_1, 6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:951]   --->   Operation 66 'icmp' 'tmp_9_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 67 'bitselect' 'tmp_1' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%rev1 = xor i1 %tmp_1, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 68 'xor' 'rev1' <Predicate = (!exitcond2_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.31ns)   --->   "%tmp_38_i = icmp slt i32 %p_assign, %cols_read" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 69 'icmp' 'tmp_38_i' <Predicate = (!exitcond2_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%or_cond_i_i = and i1 %tmp_38_i, %rev1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 70 'and' 'or_cond_i_i' <Predicate = (!exitcond2_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 71 'bitselect' 'tmp_2' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node x_i)   --->   "%p_assign_1_i = select i1 %tmp_2, i32 0, i32 %right_border" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 72 'select' 'p_assign_1_i' <Predicate = (!exitcond2_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_i = select i1 %or_cond_i_i, i32 %p_assign, i32 %p_assign_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:913]   --->   Operation 73 'select' 'x_i' <Predicate = (!exitcond2_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %3, label %._crit_edge4.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:915]   --->   Operation 74 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_5_i, label %4, label %._crit_edge5.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:923]   --->   Operation 75 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"operator().exit.0.i", label %._crit_edge6.0.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:926]   --->   Operation 76 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %tmp_9_i, label %"apply<ap_fixed<40, 40, 5, 3, 0>, ap_fixed<45, 45, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 1, 7>.exit.0.i_ifconv", label %._crit_edge8.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:951]   --->   Operation 77 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 78 [1/1] (2.26ns)   --->   "%tmp_V = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* %p_src_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:916]   --->   Operation 78 'read' 'tmp_V' <Predicate = (tmp_4_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "store i40 %tmp_V, i40* %row_buf_0_val_0_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:916]   --->   Operation 79 'store' <Predicate = (tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %._crit_edge4.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:916]   --->   Operation 80 'br' <Predicate = (tmp_4_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.09>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_13 = load i40* %row_buf_0_val_0_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:924]   --->   Operation 81 'load' 'row_buf_0_val_0_V_13' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.09ns)   --->   "store i40 %row_buf_0_val_0_V_13, i40* %l_border_buf_0_val_1, align 16" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:924]   --->   Operation 82 'store' <Predicate = (tmp_5_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %._crit_edge5.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:925]   --->   Operation 83 'br' <Predicate = (tmp_5_i)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_14 = load i40* %row_buf_0_val_0_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 84 'load' 'row_buf_0_val_0_V_14' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_45_i = zext i32 %col_assign to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 85 'zext' 'tmp_45_i' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%r_border_buf_0_val_3 = getelementptr [7 x i40]* %r_border_buf_0_val_s, i64 0, i64 %tmp_45_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 86 'getelementptr' 'r_border_buf_0_val_3' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.09ns)   --->   "store i40 %row_buf_0_val_0_V_14, i40* %r_border_buf_0_val_3, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:927]   --->   Operation 87 'store' <Predicate = (or_cond_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %._crit_edge6.0.i_ifconv" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:928]   --->   Operation 88 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_5 = load i40* %row_buf_0_val_0_V_s"   --->   Operation 89 'load' 'row_buf_0_val_0_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_7 = load i40* %row_buf_0_val_0_V_2"   --->   Operation 90 'load' 'row_buf_0_val_0_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_8 = load i40* %row_buf_0_val_0_V_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 91 'load' 'row_buf_0_val_0_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_9 = load i40* %row_buf_0_val_0_V_4"   --->   Operation 92 'load' 'row_buf_0_val_0_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.43ns)   --->   "%row_buf_val_V_0_0_2_1 = select i1 %index, i40 %row_buf_0_val_0_V_8, i40 %row_buf_0_val_0_V_7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 93 'select' 'row_buf_val_V_0_0_2_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.43ns)   --->   "%row_buf_0_val_0_V_10 = select i1 %index, i40 %row_buf_0_val_0_V_9, i40 %row_buf_0_val_0_V_8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 94 'select' 'row_buf_0_val_0_V_10' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.43ns)   --->   "%row_buf_0_val_0_V_11 = select i1 %index, i40 %row_buf_0_val_0_V_5, i40 %row_buf_0_val_0_V_9"   --->   Operation 95 'select' 'row_buf_0_val_0_V_11' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.43ns)   --->   "%row_buf_0_val_0_V_12 = select i1 %index, i40 %row_buf_0_val_0_V_7, i40 %row_buf_0_val_0_V_5"   --->   Operation 96 'select' 'row_buf_0_val_0_V_12' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "store i40 %row_buf_0_val_0_V_11, i40* %row_buf_0_val_0_V_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:945]   --->   Operation 97 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "store i40 %row_buf_0_val_0_V_10, i40* %row_buf_0_val_0_V_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 98 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "store i40 %row_buf_val_V_0_0_2_1, i40* %row_buf_0_val_0_V_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:942]   --->   Operation 99 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.67>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_50_i = zext i32 %x_i to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 100 'zext' 'tmp_50_i' <Predicate = (!or_cond1_i)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%l_border_buf_0_val_2 = getelementptr [7 x i40]* %l_border_buf_0_val_s, i64 0, i64 %tmp_50_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 101 'getelementptr' 'l_border_buf_0_val_2' <Predicate = (!or_cond1_i)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (1.09ns)   --->   "%l_border_buf_0_val_3 = load i40* %l_border_buf_0_val_2, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 102 'load' 'l_border_buf_0_val_3' <Predicate = (!or_cond1_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_6 : Operation 103 [1/1] (1.57ns)   --->   "%col_assign_2_i = sub i32 %right_border, %x_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 103 'sub' 'col_assign_2_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_51_i = zext i32 %col_assign_2_i to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 104 'zext' 'tmp_51_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%r_border_buf_0_val_1 = getelementptr [7 x i40]* %r_border_buf_0_val_s, i64 0, i64 %tmp_51_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 105 'getelementptr' 'r_border_buf_0_val_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (1.09ns)   --->   "%r_border_buf_0_val_2 = load i40* %r_border_buf_0_val_1, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 106 'load' 'r_border_buf_0_val_2' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>

State 7 <SV = 6> <Delay = 7.88>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 107 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 108 'specregionbegin' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:910]   --->   Operation 109 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%row_buf_0_val_0_V_6 = load i40* %row_buf_0_val_0_V_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 110 'load' 'row_buf_0_val_0_V_6' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_7 : Operation 111 [1/2] (1.09ns)   --->   "%l_border_buf_0_val_3 = load i40* %l_border_buf_0_val_2, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 111 'load' 'l_border_buf_0_val_3' <Predicate = (!or_cond1_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_7 : Operation 112 [1/2] (1.09ns)   --->   "%r_border_buf_0_val_2 = load i40* %r_border_buf_0_val_1, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:938]   --->   Operation 112 'load' 'r_border_buf_0_val_2' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 7> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node src_kernel_winX_temp_11)   --->   "%sel_tmp3 = select i1 %or_cond1_i, i40 %row_buf_0_val_0_V_6, i40 %l_border_buf_0_val_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 113 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node src_kernel_winX_temp_11)   --->   "%sel_tmp4 = and i1 %or_cond1_i, %tmp_8_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:930]   --->   Operation 114 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.46ns) (out node of the LUT)   --->   "%src_kernel_winX_temp_11 = select i1 %sel_tmp4, i40 %r_border_buf_0_val_2, i40 %sel_tmp3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 115 'select' 'src_kernel_winX_temp_11' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_12 = load i40* %src_kernel_winX_temp"   --->   Operation 116 'load' 'src_kernel_winX_temp_12' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_13 = load i40* %src_kernel_winX_temp_1"   --->   Operation 117 'load' 'src_kernel_winX_temp_13' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_14 = load i40* %src_kernel_winX_temp_2"   --->   Operation 118 'load' 'src_kernel_winX_temp_14' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_15 = load i40* %src_kernel_winX_temp_3"   --->   Operation 119 'load' 'src_kernel_winX_temp_15' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_16 = load i40* %src_kernel_winX_temp_4"   --->   Operation 120 'load' 'src_kernel_winX_temp_16' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_17 = load i40* %src_kernel_winX_temp_5"   --->   Operation 121 'load' 'src_kernel_winX_temp_17' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%OP1_V_1_0_0_i = sext i40 %src_kernel_winX_temp_17 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 122 'sext' 'OP1_V_1_0_0_i' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%OP1_V_1_0_0_1_i = sext i40 %src_kernel_winX_temp_16 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 123 'sext' 'OP1_V_1_0_0_1_i' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.62ns)   --->   "%tmp_7 = add i40 %src_kernel_winX_temp_16, %src_kernel_winX_temp_17"   --->   Operation 124 'add' 'tmp_7' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.62ns)   --->   "%addconv_i = add nsw i41 %OP1_V_1_0_0_i, %OP1_V_1_0_0_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 125 'add' 'addconv_i' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%p_Val2_11_0_0_1_ca = sext i41 %addconv_i to i42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 126 'sext' 'p_Val2_11_0_0_1_ca' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_73_0_0_2_cast_i_s = sext i40 %src_kernel_winX_temp_15 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 127 'sext' 'tmp_73_0_0_2_cast_i_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_73_0_0_3_cast_i_s = sext i40 %src_kernel_winX_temp_14 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 128 'sext' 'tmp_73_0_0_3_cast_i_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.62ns)   --->   "%tmp_8 = add i40 %src_kernel_winX_temp_14, %src_kernel_winX_temp_15"   --->   Operation 129 'add' 'tmp_8' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (1.62ns)   --->   "%tmp = add i41 %tmp_73_0_0_2_cast_i_s, %tmp_73_0_0_3_cast_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 130 'add' 'tmp' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_cast = sext i41 %tmp to i42" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 131 'sext' 'tmp_cast' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i40 %tmp_7 to i35"   --->   Operation 132 'trunc' 'tmp_3' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i40 %tmp_8 to i35"   --->   Operation 133 'trunc' 'tmp_5' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.62ns)   --->   "%p_Val2_11_0_0_3_i = add i42 %tmp_cast, %p_Val2_11_0_0_1_ca" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 134 'add' 'p_Val2_11_0_0_3_i' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%p_Val2_11_0_0_3_ca = sext i42 %p_Val2_11_0_0_3_i to i43" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 135 'sext' 'p_Val2_11_0_0_3_ca' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_73_0_0_4_cast_i = sext i40 %src_kernel_winX_temp_13 to i43" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 136 'sext' 'tmp_73_0_0_4_cast_i' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i40 %src_kernel_winX_temp_13 to i35"   --->   Operation 137 'trunc' 'tmp_6' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.59ns)   --->   "%tmp_4 = add i35 %tmp_3, %tmp_5"   --->   Operation 138 'add' 'tmp_4' <Predicate = (tmp_9_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_73_0_0_5_cast_i_s = sext i40 %src_kernel_winX_temp_12 to i41"   --->   Operation 139 'sext' 'tmp_73_0_0_5_cast_i_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i40 %src_kernel_winX_temp_12 to i35"   --->   Operation 140 'trunc' 'tmp_9' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_73_0_0_6_cast_i_s = sext i40 %src_kernel_winX_temp_11 to i41" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 141 'sext' 'tmp_73_0_0_6_cast_i_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i40 %src_kernel_winX_temp_11 to i35" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 142 'trunc' 'tmp_10' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i43 %p_Val2_11_0_0_3_ca, %tmp_73_0_0_4_cast_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 143 'add' 'tmp7' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (1.62ns)   --->   "%tmp8 = add i41 %tmp_73_0_0_5_cast_i_s, %tmp_73_0_0_6_cast_i_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 144 'add' 'tmp8' <Predicate = (tmp_9_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp112_cast = sext i41 %tmp8 to i43" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 145 'sext' 'tmp112_cast' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%p_Val2_11_0_0_6_i = add i43 %tmp112_cast, %tmp7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:954]   --->   Operation 146 'add' 'p_Val2_11_0_0_6_i' <Predicate = (tmp_9_i)> <Delay = 2.25> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_11_0_0_6_i, i32 42)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 147 'bitselect' 'isneg' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i35 %tmp_4, %tmp_9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 148 'add' 'tmp9' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 149 [1/1] (1.59ns)   --->   "%tmp10 = add i35 %tmp_6, %tmp_10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 149 'add' 'tmp10' <Predicate = (tmp_9_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (2.14ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i35 %tmp10, %tmp9" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 150 'add' 'p_Val2_s' <Predicate = (tmp_9_i)> <Delay = 2.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_11_0_0_6_i, i32 34)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 151 'bitselect' 'newsignbit' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i43.i32.i32(i43 %p_Val2_11_0_0_6_i, i32 35, i32 42)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 152 'partselect' 'tmp_s' <Predicate = (tmp_9_i)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.98ns)   --->   "%p_not_i_i_i_i = icmp ne i8 %tmp_s, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 153 'icmp' 'p_not_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%brmerge_i_i_i_i = or i1 %newsignbit, %p_not_i_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 154 'or' 'brmerge_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_1_i_i_i = xor i1 %isneg, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 155 'xor' 'tmp_1_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.46ns) (out node of the LUT)   --->   "%overflow = and i1 %brmerge_i_i_i_i, %tmp_1_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 156 'and' 'overflow' <Predicate = (tmp_9_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%newsignbit_0_not_i_i = xor i1 %newsignbit, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 157 'xor' 'newsignbit_0_not_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.98ns)   --->   "%p_not38_i_i_i_i = icmp ne i8 %tmp_s, -1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 158 'icmp' 'p_not38_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%brmerge39_i_i_i_i = or i1 %p_not38_i_i_i_i, %newsignbit_0_not_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 159 'or' 'brmerge39_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.46ns) (out node of the LUT)   --->   "%underflow = and i1 %brmerge39_i_i_i_i, %isneg" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 160 'and' 'underflow' <Predicate = (tmp_9_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%brmerge_i_i_i_i_i = or i1 %underflow, %overflow" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 161 'or' 'brmerge_i_i_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_1)   --->   "%underflow_not_i_i_i = xor i1 %underflow, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 162 'xor' 'underflow_not_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_1)   --->   "%brmerge_i_i_i = or i1 %overflow, %underflow_not_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 163 'or' 'brmerge_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %brmerge_i_i_i_i_i, i35 17179869183, i35 %p_Val2_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 164 'select' 'p_Val2_2' <Predicate = (tmp_9_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_1)   --->   "%p_Val2_4_i_i_i = select i1 %underflow, i35 -17179869184, i35 %p_Val2_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:357->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 165 'select' 'p_Val2_4_i_i_i' <Predicate = (tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_V_1 = select i1 %brmerge_i_i_i, i35 %p_Val2_2, i35 %p_Val2_4_i_i_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 166 'select' 'tmp_V_1' <Predicate = (tmp_9_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_6 = load i40* %src_kernel_winX_temp" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 167 'load' 'src_kernel_winX_temp_6' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_7 = load i40* %src_kernel_winX_temp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 168 'load' 'src_kernel_winX_temp_7' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_8 = load i40* %src_kernel_winX_temp_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 169 'load' 'src_kernel_winX_temp_8' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_9 = load i40* %src_kernel_winX_temp_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 170 'load' 'src_kernel_winX_temp_9' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%src_kernel_winX_temp_10 = load i40* %src_kernel_winX_temp_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 171 'load' 'src_kernel_winX_temp_10' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_3_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:958]   --->   Operation 172 'specregionend' 'empty' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "store i40 %row_buf_0_val_0_V_12, i40* %row_buf_0_val_0_V_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:945]   --->   Operation 173 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_10, i40* %src_kernel_winX_temp_5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 174 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_9, i40* %src_kernel_winX_temp_4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 175 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_8, i40* %src_kernel_winX_temp_3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 176 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_7, i40* %src_kernel_winX_temp_2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 177 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_6, i40* %src_kernel_winX_temp_1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 178 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "store i40 %src_kernel_winX_temp_11, i40* %src_kernel_winX_temp" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:932]   --->   Operation 179 'store' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:906]   --->   Operation 180 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 181 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i35P(i35* %p_dst_data_stream_V_V, i35 %tmp_V_1)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:955]   --->   Operation 181 'write' <Predicate = (tmp_9_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge8.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:956]   --->   Operation 182 'br' <Predicate = (tmp_9_i)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:959]   --->   Operation 183 'specregionend' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:905]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_anchor_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_buf_0_val_0_V_s     (alloca           ) [ 0011111111]
src_kernel_winX_temp    (alloca           ) [ 0011111111]
src_kernel_winX_temp_1  (alloca           ) [ 0011111111]
src_kernel_winX_temp_2  (alloca           ) [ 0011111111]
src_kernel_winX_temp_3  (alloca           ) [ 0011111111]
src_kernel_winX_temp_4  (alloca           ) [ 0011111111]
src_kernel_winX_temp_5  (alloca           ) [ 0011111111]
row_buf_0_val_0_V_1     (alloca           ) [ 0011111111]
row_buf_0_val_0_V_2     (alloca           ) [ 0011111111]
row_buf_0_val_0_V_3     (alloca           ) [ 0011111111]
row_buf_0_val_0_V_4     (alloca           ) [ 0011111111]
StgValue_21             (specinterface    ) [ 0000000000]
StgValue_22             (specinterface    ) [ 0000000000]
l_border_buf_0_val_s    (alloca           ) [ 0011111111]
r_border_buf_0_val_s    (alloca           ) [ 0011111111]
StgValue_25             (specinterface    ) [ 0000000000]
StgValue_26             (specinterface    ) [ 0000000000]
StgValue_27             (specinterface    ) [ 0000000000]
heightloop              (read             ) [ 0011111111]
cols_read               (read             ) [ 0011111111]
rbegin_i1_i             (specregionbegin  ) [ 0000000000]
rend_i15_0_i            (specregionend    ) [ 0000000000]
rbegin_i_i              (specregionbegin  ) [ 0000000000]
rend_i_0_i              (specregionend    ) [ 0000000000]
index                   (read             ) [ 0011111111]
index_cast_i1_cast      (select           ) [ 0011111111]
right_border            (add              ) [ 0011111111]
stop                    (add              ) [ 0011111111]
tmp_1_i                 (add              ) [ 0011111111]
tmp_2_cast_i_cast       (select           ) [ 0011111111]
l_border_buf_0_val_1    (getelementptr    ) [ 0011111111]
StgValue_41             (br               ) [ 0111111111]
t_V                     (phi              ) [ 0010000000]
exitcond1_i             (icmp             ) [ 0011111111]
StgValue_44             (speclooptripcount) [ 0000000000]
i_V                     (add              ) [ 0111111111]
StgValue_46             (br               ) [ 0000000000]
StgValue_47             (specloopname     ) [ 0000000000]
tmp_i                   (specregionbegin  ) [ 0001111111]
StgValue_49             (br               ) [ 0011111111]
StgValue_50             (ret              ) [ 0000000000]
t_V_1                   (phi              ) [ 0001000010]
exitcond2_i             (icmp             ) [ 0011111111]
StgValue_53             (speclooptripcount) [ 0000000000]
j_V                     (add              ) [ 0011111111]
StgValue_55             (br               ) [ 0000000000]
p_assign                (add              ) [ 0000000000]
tmp_4_i                 (icmp             ) [ 0001100000]
tmp_5_i                 (icmp             ) [ 0001110000]
ult                     (icmp             ) [ 0000000000]
rev                     (xor              ) [ 0000000000]
or_cond_i               (and              ) [ 0001110000]
col_assign              (sub              ) [ 0001110000]
tmp_7_i                 (icmp             ) [ 0000000000]
or_cond1_i              (or               ) [ 0001111100]
tmp_8_i                 (icmp             ) [ 0001111100]
tmp_9_i                 (icmp             ) [ 0001111110]
tmp_1                   (bitselect        ) [ 0000000000]
rev1                    (xor              ) [ 0000000000]
tmp_38_i                (icmp             ) [ 0000000000]
or_cond_i_i             (and              ) [ 0000000000]
tmp_2                   (bitselect        ) [ 0000000000]
p_assign_1_i            (select           ) [ 0000000000]
x_i                     (select           ) [ 0001111000]
StgValue_74             (br               ) [ 0000000000]
StgValue_75             (br               ) [ 0000000000]
StgValue_76             (br               ) [ 0000000000]
StgValue_77             (br               ) [ 0000000000]
tmp_V                   (read             ) [ 0000000000]
StgValue_79             (store            ) [ 0000000000]
StgValue_80             (br               ) [ 0000000000]
row_buf_0_val_0_V_13    (load             ) [ 0000000000]
StgValue_82             (store            ) [ 0000000000]
StgValue_83             (br               ) [ 0000000000]
row_buf_0_val_0_V_14    (load             ) [ 0000000000]
tmp_45_i                (zext             ) [ 0000000000]
r_border_buf_0_val_3    (getelementptr    ) [ 0000000000]
StgValue_87             (store            ) [ 0000000000]
StgValue_88             (br               ) [ 0000000000]
row_buf_0_val_0_V_5     (load             ) [ 0000000000]
row_buf_0_val_0_V_7     (load             ) [ 0000000000]
row_buf_0_val_0_V_8     (load             ) [ 0000000000]
row_buf_0_val_0_V_9     (load             ) [ 0000000000]
row_buf_val_V_0_0_2_1   (select           ) [ 0000000000]
row_buf_0_val_0_V_10    (select           ) [ 0000000000]
row_buf_0_val_0_V_11    (select           ) [ 0000000000]
row_buf_0_val_0_V_12    (select           ) [ 0001001100]
StgValue_97             (store            ) [ 0000000000]
StgValue_98             (store            ) [ 0000000000]
StgValue_99             (store            ) [ 0000000000]
tmp_50_i                (zext             ) [ 0000000000]
l_border_buf_0_val_2    (getelementptr    ) [ 0001000100]
col_assign_2_i          (sub              ) [ 0000000000]
tmp_51_i                (zext             ) [ 0000000000]
r_border_buf_0_val_1    (getelementptr    ) [ 0001000100]
StgValue_107            (specloopname     ) [ 0000000000]
tmp_3_i                 (specregionbegin  ) [ 0000000000]
StgValue_109            (specpipeline     ) [ 0000000000]
row_buf_0_val_0_V_6     (load             ) [ 0000000000]
l_border_buf_0_val_3    (load             ) [ 0000000000]
r_border_buf_0_val_2    (load             ) [ 0000000000]
sel_tmp3                (select           ) [ 0000000000]
sel_tmp4                (and              ) [ 0000000000]
src_kernel_winX_temp_11 (select           ) [ 0000000000]
src_kernel_winX_temp_12 (load             ) [ 0000000000]
src_kernel_winX_temp_13 (load             ) [ 0000000000]
src_kernel_winX_temp_14 (load             ) [ 0000000000]
src_kernel_winX_temp_15 (load             ) [ 0000000000]
src_kernel_winX_temp_16 (load             ) [ 0000000000]
src_kernel_winX_temp_17 (load             ) [ 0000000000]
OP1_V_1_0_0_i           (sext             ) [ 0000000000]
OP1_V_1_0_0_1_i         (sext             ) [ 0000000000]
tmp_7                   (add              ) [ 0000000000]
addconv_i               (add              ) [ 0000000000]
p_Val2_11_0_0_1_ca      (sext             ) [ 0000000000]
tmp_73_0_0_2_cast_i_s   (sext             ) [ 0000000000]
tmp_73_0_0_3_cast_i_s   (sext             ) [ 0000000000]
tmp_8                   (add              ) [ 0000000000]
tmp                     (add              ) [ 0000000000]
tmp_cast                (sext             ) [ 0000000000]
tmp_3                   (trunc            ) [ 0000000000]
tmp_5                   (trunc            ) [ 0000000000]
p_Val2_11_0_0_3_i       (add              ) [ 0000000000]
p_Val2_11_0_0_3_ca      (sext             ) [ 0000000000]
tmp_73_0_0_4_cast_i     (sext             ) [ 0000000000]
tmp_6                   (trunc            ) [ 0000000000]
tmp_4                   (add              ) [ 0000000000]
tmp_73_0_0_5_cast_i_s   (sext             ) [ 0000000000]
tmp_9                   (trunc            ) [ 0000000000]
tmp_73_0_0_6_cast_i_s   (sext             ) [ 0000000000]
tmp_10                  (trunc            ) [ 0000000000]
tmp7                    (add              ) [ 0000000000]
tmp8                    (add              ) [ 0000000000]
tmp112_cast             (sext             ) [ 0000000000]
p_Val2_11_0_0_6_i       (add              ) [ 0000000000]
isneg                   (bitselect        ) [ 0000000000]
tmp9                    (add              ) [ 0000000000]
tmp10                   (add              ) [ 0000000000]
p_Val2_s                (add              ) [ 0000000000]
newsignbit              (bitselect        ) [ 0000000000]
tmp_s                   (partselect       ) [ 0000000000]
p_not_i_i_i_i           (icmp             ) [ 0000000000]
brmerge_i_i_i_i         (or               ) [ 0000000000]
tmp_1_i_i_i             (xor              ) [ 0000000000]
overflow                (and              ) [ 0000000000]
newsignbit_0_not_i_i    (xor              ) [ 0000000000]
p_not38_i_i_i_i         (icmp             ) [ 0000000000]
brmerge39_i_i_i_i       (or               ) [ 0000000000]
underflow               (and              ) [ 0000000000]
brmerge_i_i_i_i_i       (or               ) [ 0000000000]
underflow_not_i_i_i     (xor              ) [ 0000000000]
brmerge_i_i_i           (or               ) [ 0000000000]
p_Val2_2                (select           ) [ 0000000000]
p_Val2_4_i_i_i          (select           ) [ 0000000000]
tmp_V_1                 (select           ) [ 0001000010]
src_kernel_winX_temp_6  (load             ) [ 0000000000]
src_kernel_winX_temp_7  (load             ) [ 0000000000]
src_kernel_winX_temp_8  (load             ) [ 0000000000]
src_kernel_winX_temp_9  (load             ) [ 0000000000]
src_kernel_winX_temp_10 (load             ) [ 0000000000]
empty                   (specregionend    ) [ 0000000000]
StgValue_173            (store            ) [ 0000000000]
StgValue_174            (store            ) [ 0000000000]
StgValue_175            (store            ) [ 0000000000]
StgValue_176            (store            ) [ 0000000000]
StgValue_177            (store            ) [ 0000000000]
StgValue_178            (store            ) [ 0000000000]
StgValue_179            (store            ) [ 0000000000]
StgValue_180            (br               ) [ 0011111111]
StgValue_181            (write            ) [ 0000000000]
StgValue_182            (br               ) [ 0000000000]
empty_16                (specregionend    ) [ 0000000000]
StgValue_184            (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_anchor_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_anchor_x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i43.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i35P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="row_buf_0_val_0_V_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buf_0_val_0_V_s/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="src_kernel_winX_temp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_winX_temp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="src_kernel_winX_temp_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_winX_temp_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="src_kernel_winX_temp_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_winX_temp_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="src_kernel_winX_temp_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_winX_temp_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="src_kernel_winX_temp_4_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_winX_temp_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="src_kernel_winX_temp_5_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_winX_temp_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="row_buf_0_val_0_V_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buf_0_val_0_V_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="row_buf_0_val_0_V_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buf_0_val_0_V_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="row_buf_0_val_0_V_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buf_0_val_0_V_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="row_buf_0_val_0_V_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_buf_0_val_0_V_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="l_border_buf_0_val_s_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_border_buf_0_val_s/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="r_border_buf_0_val_s_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_border_buf_0_val_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="heightloop_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="heightloop/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="cols_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="index_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_V_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="40" slack="0"/>
<pin id="166" dir="0" index="1" bw="40" slack="0"/>
<pin id="167" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_181_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="35" slack="0"/>
<pin id="173" dir="0" index="2" bw="35" slack="1"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_181/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="l_border_buf_0_val_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="40" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_border_buf_0_val_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="4"/>
<pin id="187" dir="0" index="1" bw="40" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="209" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="40" slack="2147483647"/>
<pin id="211" dir="1" index="7" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_82/5 l_border_buf_0_val_3/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="r_border_buf_0_val_3_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_border_buf_0_val_3/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="40" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="220" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="40" slack="2147483647"/>
<pin id="222" dir="1" index="7" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_87/5 r_border_buf_0_val_2/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="l_border_buf_0_val_2_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_border_buf_0_val_2/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="r_border_buf_0_val_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_border_buf_0_val_1/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="t_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="t_V_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="t_V_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="t_V_1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="index_cast_i1_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_cast_i1_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="right_border_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="right_border/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="stop_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stop/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_1_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_2_cast_i_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_cast_i_cast/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="exitcond1_i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="i_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond2_i_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2"/>
<pin id="294" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_assign_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="2"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_4_i_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_5_i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="ult_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="rev_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_cond_i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="col_assign_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_7_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="2"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_cond1_i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1_i/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_8_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2"/>
<pin id="354" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_9_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="rev1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_38_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="2"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38_i/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_cond_i_i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_assign_1_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="2"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1_i/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="x_i_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_i/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="StgValue_79_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="40" slack="0"/>
<pin id="412" dir="0" index="1" bw="40" slack="3"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="row_buf_0_val_0_V_13_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="40" slack="4"/>
<pin id="417" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buf_0_val_0_V_13/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="row_buf_0_val_0_V_14_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="40" slack="4"/>
<pin id="421" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buf_0_val_0_V_14/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_45_i_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_i/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="row_buf_0_val_0_V_5_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="40" slack="4"/>
<pin id="429" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buf_0_val_0_V_5/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="row_buf_0_val_0_V_7_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="40" slack="4"/>
<pin id="432" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buf_0_val_0_V_7/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="row_buf_0_val_0_V_8_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="40" slack="4"/>
<pin id="435" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buf_0_val_0_V_8/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="row_buf_0_val_0_V_9_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="40" slack="4"/>
<pin id="438" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buf_0_val_0_V_9/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="row_buf_val_V_0_0_2_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="4"/>
<pin id="441" dir="0" index="1" bw="40" slack="0"/>
<pin id="442" dir="0" index="2" bw="40" slack="0"/>
<pin id="443" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_buf_val_V_0_0_2_1/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="row_buf_0_val_0_V_10_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="4"/>
<pin id="448" dir="0" index="1" bw="40" slack="0"/>
<pin id="449" dir="0" index="2" bw="40" slack="0"/>
<pin id="450" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_buf_0_val_0_V_10/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="row_buf_0_val_0_V_11_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="4"/>
<pin id="455" dir="0" index="1" bw="40" slack="0"/>
<pin id="456" dir="0" index="2" bw="40" slack="0"/>
<pin id="457" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_buf_0_val_0_V_11/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="row_buf_0_val_0_V_12_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="4"/>
<pin id="462" dir="0" index="1" bw="40" slack="0"/>
<pin id="463" dir="0" index="2" bw="40" slack="0"/>
<pin id="464" dir="1" index="3" bw="40" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_buf_0_val_0_V_12/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="StgValue_97_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="40" slack="0"/>
<pin id="469" dir="0" index="1" bw="40" slack="4"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="StgValue_98_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="40" slack="0"/>
<pin id="474" dir="0" index="1" bw="40" slack="4"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="StgValue_99_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="40" slack="0"/>
<pin id="479" dir="0" index="1" bw="40" slack="4"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_50_i_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="3"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_i/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="col_assign_2_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="5"/>
<pin id="488" dir="0" index="1" bw="32" slack="3"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_2_i/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_51_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_i/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="row_buf_0_val_0_V_6_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="40" slack="6"/>
<pin id="497" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buf_0_val_0_V_6/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sel_tmp3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="4"/>
<pin id="500" dir="0" index="1" bw="40" slack="0"/>
<pin id="501" dir="0" index="2" bw="40" slack="0"/>
<pin id="502" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sel_tmp4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="4"/>
<pin id="507" dir="0" index="1" bw="1" slack="4"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="src_kernel_winX_temp_11_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="40" slack="0"/>
<pin id="512" dir="0" index="2" bw="40" slack="0"/>
<pin id="513" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_winX_temp_11/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="src_kernel_winX_temp_12_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="40" slack="6"/>
<pin id="519" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_12/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="src_kernel_winX_temp_13_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="40" slack="6"/>
<pin id="522" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_13/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="src_kernel_winX_temp_14_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="40" slack="6"/>
<pin id="525" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_14/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="src_kernel_winX_temp_15_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="40" slack="6"/>
<pin id="528" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_15/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="src_kernel_winX_temp_16_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="40" slack="6"/>
<pin id="531" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_16/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="src_kernel_winX_temp_17_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="40" slack="6"/>
<pin id="534" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_17/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="OP1_V_1_0_0_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="40" slack="0"/>
<pin id="537" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_0_0_i/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="OP1_V_1_0_0_1_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="40" slack="0"/>
<pin id="541" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_0_0_1_i/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="40" slack="0"/>
<pin id="545" dir="0" index="1" bw="40" slack="0"/>
<pin id="546" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="addconv_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="40" slack="0"/>
<pin id="551" dir="0" index="1" bw="40" slack="0"/>
<pin id="552" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_i/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_Val2_11_0_0_1_ca_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="41" slack="0"/>
<pin id="557" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_11_0_0_1_ca/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_73_0_0_2_cast_i_s_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="40" slack="0"/>
<pin id="561" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_73_0_0_2_cast_i_s/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_73_0_0_3_cast_i_s_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="40" slack="0"/>
<pin id="565" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_73_0_0_3_cast_i_s/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_8_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="40" slack="0"/>
<pin id="569" dir="0" index="1" bw="40" slack="0"/>
<pin id="570" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="40" slack="0"/>
<pin id="575" dir="0" index="1" bw="40" slack="0"/>
<pin id="576" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="41" slack="0"/>
<pin id="581" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="40" slack="0"/>
<pin id="585" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_5_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="40" slack="0"/>
<pin id="589" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_Val2_11_0_0_3_i_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="41" slack="0"/>
<pin id="593" dir="0" index="1" bw="41" slack="0"/>
<pin id="594" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11_0_0_3_i/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="p_Val2_11_0_0_3_ca_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="42" slack="0"/>
<pin id="599" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_11_0_0_3_ca/7 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_73_0_0_4_cast_i_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="40" slack="0"/>
<pin id="603" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_73_0_0_4_cast_i/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_6_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="40" slack="0"/>
<pin id="607" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_4_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="35" slack="0"/>
<pin id="611" dir="0" index="1" bw="35" slack="0"/>
<pin id="612" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_73_0_0_5_cast_i_s_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="40" slack="0"/>
<pin id="617" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_73_0_0_5_cast_i_s/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_9_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="40" slack="0"/>
<pin id="621" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_73_0_0_6_cast_i_s_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="40" slack="0"/>
<pin id="625" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_73_0_0_6_cast_i_s/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_10_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="40" slack="0"/>
<pin id="629" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp7_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="42" slack="0"/>
<pin id="633" dir="0" index="1" bw="40" slack="0"/>
<pin id="634" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp8_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="40" slack="0"/>
<pin id="639" dir="0" index="1" bw="40" slack="0"/>
<pin id="640" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp112_cast_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="41" slack="0"/>
<pin id="645" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp112_cast/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_Val2_11_0_0_6_i_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="41" slack="0"/>
<pin id="649" dir="0" index="1" bw="43" slack="0"/>
<pin id="650" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11_0_0_6_i/7 "/>
</bind>
</comp>

<comp id="653" class="1004" name="isneg_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="43" slack="0"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp9_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="35" slack="0"/>
<pin id="663" dir="0" index="1" bw="35" slack="0"/>
<pin id="664" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp10_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="35" slack="0"/>
<pin id="669" dir="0" index="1" bw="35" slack="0"/>
<pin id="670" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_Val2_s_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="35" slack="0"/>
<pin id="675" dir="0" index="1" bw="35" slack="0"/>
<pin id="676" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="newsignbit_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="43" slack="0"/>
<pin id="682" dir="0" index="2" bw="7" slack="0"/>
<pin id="683" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_s_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="43" slack="0"/>
<pin id="690" dir="0" index="2" bw="7" slack="0"/>
<pin id="691" dir="0" index="3" bw="7" slack="0"/>
<pin id="692" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="697" class="1004" name="p_not_i_i_i_i_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="brmerge_i_i_i_i_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_1_i_i_i_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_1_i_i_i/7 "/>
</bind>
</comp>

<comp id="715" class="1004" name="overflow_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="newsignbit_0_not_i_i_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newsignbit_0_not_i_i/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_not38_i_i_i_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not38_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="733" class="1004" name="brmerge39_i_i_i_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge39_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="underflow_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="brmerge_i_i_i_i_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i_i_i/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="underflow_not_i_i_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="underflow_not_i_i_i/7 "/>
</bind>
</comp>

<comp id="757" class="1004" name="brmerge_i_i_i_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Val2_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="35" slack="0"/>
<pin id="766" dir="0" index="2" bw="35" slack="0"/>
<pin id="767" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="p_Val2_4_i_i_i_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="35" slack="0"/>
<pin id="774" dir="0" index="2" bw="35" slack="0"/>
<pin id="775" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_i_i_i/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_V_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="35" slack="0"/>
<pin id="782" dir="0" index="2" bw="35" slack="0"/>
<pin id="783" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_1/7 "/>
</bind>
</comp>

<comp id="787" class="1004" name="src_kernel_winX_temp_6_load_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="40" slack="6"/>
<pin id="789" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_6/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="src_kernel_winX_temp_7_load_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="40" slack="6"/>
<pin id="792" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_7/7 "/>
</bind>
</comp>

<comp id="793" class="1004" name="src_kernel_winX_temp_8_load_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="40" slack="6"/>
<pin id="795" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_8/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="src_kernel_winX_temp_9_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="40" slack="6"/>
<pin id="798" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_9/7 "/>
</bind>
</comp>

<comp id="799" class="1004" name="src_kernel_winX_temp_10_load_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="40" slack="6"/>
<pin id="801" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_winX_temp_10/7 "/>
</bind>
</comp>

<comp id="802" class="1004" name="StgValue_173_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="40" slack="2"/>
<pin id="804" dir="0" index="1" bw="40" slack="6"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="StgValue_174_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="40" slack="0"/>
<pin id="808" dir="0" index="1" bw="40" slack="6"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/7 "/>
</bind>
</comp>

<comp id="811" class="1004" name="StgValue_175_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="40" slack="0"/>
<pin id="813" dir="0" index="1" bw="40" slack="6"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/7 "/>
</bind>
</comp>

<comp id="816" class="1004" name="StgValue_176_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="40" slack="0"/>
<pin id="818" dir="0" index="1" bw="40" slack="6"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/7 "/>
</bind>
</comp>

<comp id="821" class="1004" name="StgValue_177_store_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="40" slack="0"/>
<pin id="823" dir="0" index="1" bw="40" slack="6"/>
<pin id="824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="StgValue_178_store_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="40" slack="0"/>
<pin id="828" dir="0" index="1" bw="40" slack="6"/>
<pin id="829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/7 "/>
</bind>
</comp>

<comp id="831" class="1004" name="StgValue_179_store_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="40" slack="0"/>
<pin id="833" dir="0" index="1" bw="40" slack="6"/>
<pin id="834" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/7 "/>
</bind>
</comp>

<comp id="836" class="1005" name="row_buf_0_val_0_V_s_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="40" slack="3"/>
<pin id="838" dir="1" index="1" bw="40" slack="3"/>
</pin_list>
<bind>
<opset="row_buf_0_val_0_V_s "/>
</bind>
</comp>

<comp id="844" class="1005" name="src_kernel_winX_temp_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="40" slack="6"/>
<pin id="846" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_winX_temp "/>
</bind>
</comp>

<comp id="851" class="1005" name="src_kernel_winX_temp_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="40" slack="6"/>
<pin id="853" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_winX_temp_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="src_kernel_winX_temp_2_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="40" slack="6"/>
<pin id="860" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_winX_temp_2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="src_kernel_winX_temp_3_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="40" slack="6"/>
<pin id="867" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_winX_temp_3 "/>
</bind>
</comp>

<comp id="872" class="1005" name="src_kernel_winX_temp_4_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="40" slack="6"/>
<pin id="874" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_winX_temp_4 "/>
</bind>
</comp>

<comp id="879" class="1005" name="src_kernel_winX_temp_5_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="40" slack="6"/>
<pin id="881" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_winX_temp_5 "/>
</bind>
</comp>

<comp id="885" class="1005" name="row_buf_0_val_0_V_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="40" slack="6"/>
<pin id="887" dir="1" index="1" bw="40" slack="6"/>
</pin_list>
<bind>
<opset="row_buf_0_val_0_V_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="row_buf_0_val_0_V_2_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="40" slack="4"/>
<pin id="893" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opset="row_buf_0_val_0_V_2 "/>
</bind>
</comp>

<comp id="897" class="1005" name="row_buf_0_val_0_V_3_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="40" slack="4"/>
<pin id="899" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opset="row_buf_0_val_0_V_3 "/>
</bind>
</comp>

<comp id="903" class="1005" name="row_buf_0_val_0_V_4_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="40" slack="4"/>
<pin id="905" dir="1" index="1" bw="40" slack="4"/>
</pin_list>
<bind>
<opset="row_buf_0_val_0_V_4 "/>
</bind>
</comp>

<comp id="909" class="1005" name="heightloop_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="heightloop "/>
</bind>
</comp>

<comp id="914" class="1005" name="cols_read_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="2"/>
<pin id="916" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="920" class="1005" name="index_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="4"/>
<pin id="922" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="928" class="1005" name="index_cast_i1_cast_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="2"/>
<pin id="930" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="index_cast_i1_cast "/>
</bind>
</comp>

<comp id="933" class="1005" name="right_border_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="2"/>
<pin id="935" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="right_border "/>
</bind>
</comp>

<comp id="941" class="1005" name="stop_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="2"/>
<pin id="943" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="stop "/>
</bind>
</comp>

<comp id="946" class="1005" name="tmp_1_i_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="2"/>
<pin id="948" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_2_cast_i_cast_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="2"/>
<pin id="953" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_cast_i_cast "/>
</bind>
</comp>

<comp id="956" class="1005" name="l_border_buf_0_val_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="3" slack="4"/>
<pin id="958" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="l_border_buf_0_val_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="exitcond1_i_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="1"/>
<pin id="963" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i "/>
</bind>
</comp>

<comp id="965" class="1005" name="i_V_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="970" class="1005" name="exitcond2_i_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="2"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_i "/>
</bind>
</comp>

<comp id="974" class="1005" name="j_V_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_4_i_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_5_i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="2"/>
<pin id="985" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="987" class="1005" name="or_cond_i_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="2"/>
<pin id="989" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="991" class="1005" name="col_assign_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="2"/>
<pin id="993" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="col_assign "/>
</bind>
</comp>

<comp id="996" class="1005" name="or_cond1_i_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="3"/>
<pin id="998" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_cond1_i "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_8_i_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="4"/>
<pin id="1004" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_9_i_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="4"/>
<pin id="1009" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="1011" class="1005" name="x_i_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="3"/>
<pin id="1013" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x_i "/>
</bind>
</comp>

<comp id="1017" class="1005" name="row_buf_0_val_0_V_12_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="40" slack="2"/>
<pin id="1019" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="row_buf_0_val_0_V_12 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="l_border_buf_0_val_2_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="3" slack="1"/>
<pin id="1024" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_border_buf_0_val_2 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="r_border_buf_0_val_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="3" slack="1"/>
<pin id="1029" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_border_buf_0_val_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_V_1_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="35" slack="1"/>
<pin id="1034" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="68" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="92" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="138" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="158" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="152" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="152" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="246" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="152" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="158" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="228" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="228" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="239" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="239" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="239" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="239" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="239" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="239" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="307" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="239" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="239" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="312" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="239" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="239" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="302" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="66" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="302" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="370" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="302" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="16" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="381" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="302" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="395" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="164" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="444"><net_src comp="433" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="430" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="436" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="433" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="427" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="436" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="430" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="427" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="453" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="446" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="439" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="482" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="493"><net_src comp="486" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="185" pin="7"/><net_sink comp="498" pin=2"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="196" pin="7"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="498" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="529" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="529" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="532" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="535" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="539" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="526" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="523" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="523" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="526" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="559" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="563" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="543" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="567" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="579" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="555" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="520" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="520" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="583" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="587" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="517" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="517" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="509" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="509" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="597" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="601" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="615" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="623" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="631" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="74" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="76" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="609" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="619" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="605" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="627" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="661" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="74" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="647" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="78" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="693"><net_src comp="80" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="647" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="82" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="76" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="701"><net_src comp="687" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="84" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="679" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="653" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="60" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="703" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="679" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="60" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="687" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="86" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="721" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="653" pin="3"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="715" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="739" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="60" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="715" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="768"><net_src comp="745" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="88" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="673" pin="2"/><net_sink comp="763" pin=2"/></net>

<net id="776"><net_src comp="739" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="90" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="673" pin="2"/><net_sink comp="771" pin=2"/></net>

<net id="784"><net_src comp="757" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="763" pin="3"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="771" pin="3"/><net_sink comp="779" pin=2"/></net>

<net id="810"><net_src comp="799" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="796" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="793" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="790" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="787" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="509" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="94" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="847"><net_src comp="98" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="854"><net_src comp="102" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="861"><net_src comp="106" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="868"><net_src comp="110" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="875"><net_src comp="114" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="882"><net_src comp="118" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="888"><net_src comp="122" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="894"><net_src comp="126" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="900"><net_src comp="130" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="906"><net_src comp="134" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="912"><net_src comp="146" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="917"><net_src comp="152" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="923"><net_src comp="158" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="925"><net_src comp="920" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="926"><net_src comp="920" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="927"><net_src comp="920" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="931"><net_src comp="246" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="936"><net_src comp="254" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="940"><net_src comp="933" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="944"><net_src comp="260" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="949"><net_src comp="266" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="954"><net_src comp="272" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="959"><net_src comp="177" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="964"><net_src comp="280" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="285" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="973"><net_src comp="291" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="296" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="982"><net_src comp="307" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="312" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="329" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="335" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="999"><net_src comp="345" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1005"><net_src comp="351" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1010"><net_src comp="356" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="402" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="1020"><net_src comp="460" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1025"><net_src comp="202" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1030"><net_src comp="213" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1035"><net_src comp="779" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="170" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V_V | {8 }
 - Input state : 
	Port: row_filter : p_src_V_V | {4 }
	Port: row_filter : p_anchor_x | {1 }
	Port: row_filter : rows | {1 }
	Port: row_filter : cols | {1 }
  - Chain level:
	State 1
		rend_i15_0_i : 1
		rend_i_0_i : 1
		stop : 1
		l_border_buf_0_val_1 : 1
	State 2
		exitcond1_i : 1
		i_V : 1
		StgValue_46 : 2
	State 3
		exitcond2_i : 1
		j_V : 1
		StgValue_55 : 2
		p_assign : 1
		tmp_4_i : 1
		tmp_5_i : 1
		ult : 1
		rev : 2
		or_cond_i : 2
		col_assign : 1
		tmp_7_i : 1
		or_cond1_i : 2
		tmp_8_i : 1
		tmp_9_i : 1
		tmp_1 : 2
		rev1 : 3
		tmp_38_i : 2
		or_cond_i_i : 3
		tmp_2 : 2
		p_assign_1_i : 3
		x_i : 3
		StgValue_74 : 2
		StgValue_75 : 2
		StgValue_76 : 2
		StgValue_77 : 2
	State 4
	State 5
		StgValue_82 : 1
		r_border_buf_0_val_3 : 1
		StgValue_87 : 2
		row_buf_val_V_0_0_2_1 : 1
		row_buf_0_val_0_V_10 : 1
		row_buf_0_val_0_V_11 : 1
		row_buf_0_val_0_V_12 : 1
		StgValue_97 : 2
		StgValue_98 : 2
		StgValue_99 : 2
	State 6
		l_border_buf_0_val_2 : 1
		l_border_buf_0_val_3 : 2
		tmp_51_i : 1
		r_border_buf_0_val_1 : 2
		r_border_buf_0_val_2 : 3
	State 7
		sel_tmp3 : 1
		src_kernel_winX_temp_11 : 2
		OP1_V_1_0_0_i : 1
		OP1_V_1_0_0_1_i : 1
		tmp_7 : 1
		addconv_i : 2
		p_Val2_11_0_0_1_ca : 3
		tmp_73_0_0_2_cast_i_s : 1
		tmp_73_0_0_3_cast_i_s : 1
		tmp_8 : 1
		tmp : 2
		tmp_cast : 3
		tmp_3 : 2
		tmp_5 : 2
		p_Val2_11_0_0_3_i : 4
		p_Val2_11_0_0_3_ca : 5
		tmp_73_0_0_4_cast_i : 1
		tmp_6 : 1
		tmp_4 : 3
		tmp_73_0_0_5_cast_i_s : 1
		tmp_9 : 1
		tmp_73_0_0_6_cast_i_s : 3
		tmp_10 : 3
		tmp7 : 6
		tmp8 : 4
		tmp112_cast : 5
		p_Val2_11_0_0_6_i : 7
		isneg : 8
		tmp9 : 4
		tmp10 : 4
		p_Val2_s : 5
		newsignbit : 8
		tmp_s : 8
		p_not_i_i_i_i : 9
		brmerge_i_i_i_i : 10
		tmp_1_i_i_i : 9
		overflow : 10
		newsignbit_0_not_i_i : 9
		p_not38_i_i_i_i : 9
		brmerge39_i_i_i_i : 10
		underflow : 10
		brmerge_i_i_i_i_i : 10
		underflow_not_i_i_i : 10
		brmerge_i_i_i : 10
		p_Val2_2 : 10
		p_Val2_4_i_i_i : 10
		tmp_V_1 : 10
		empty : 1
		StgValue_174 : 1
		StgValue_175 : 1
		StgValue_176 : 1
		StgValue_177 : 1
		StgValue_178 : 1
		StgValue_179 : 3
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |       right_border_fu_254      |    0    |    39   |
|          |           stop_fu_260          |    0    |    39   |
|          |         tmp_1_i_fu_266         |    0    |    39   |
|          |           i_V_fu_285           |    0    |    39   |
|          |           j_V_fu_296           |    0    |    39   |
|          |         p_assign_fu_302        |    0    |    39   |
|          |          tmp_7_fu_543          |    0    |    47   |
|          |        addconv_i_fu_549        |    0    |    47   |
|    add   |          tmp_8_fu_567          |    0    |    47   |
|          |           tmp_fu_573           |    0    |    47   |
|          |    p_Val2_11_0_0_3_i_fu_591    |    0    |    48   |
|          |          tmp_4_fu_609          |    0    |    42   |
|          |           tmp7_fu_631          |    0    |    35   |
|          |           tmp8_fu_637          |    0    |    47   |
|          |    p_Val2_11_0_0_6_i_fu_647    |    0    |    35   |
|          |           tmp9_fu_661          |    0    |    35   |
|          |          tmp10_fu_667          |    0    |    42   |
|          |         p_Val2_s_fu_673        |    0    |    35   |
|----------|--------------------------------|---------|---------|
|          |    index_cast_i1_cast_fu_246   |    0    |    3    |
|          |    tmp_2_cast_i_cast_fu_272    |    0    |    3    |
|          |       p_assign_1_i_fu_395      |    0    |    32   |
|          |           x_i_fu_402           |    0    |    32   |
|          |  row_buf_val_V_0_0_2_1_fu_439  |    0    |    40   |
|          |   row_buf_0_val_0_V_10_fu_446  |    0    |    40   |
|  select  |   row_buf_0_val_0_V_11_fu_453  |    0    |    40   |
|          |   row_buf_0_val_0_V_12_fu_460  |    0    |    40   |
|          |         sel_tmp3_fu_498        |    0    |    40   |
|          | src_kernel_winX_temp_11_fu_509 |    0    |    40   |
|          |         p_Val2_2_fu_763        |    0    |    35   |
|          |      p_Val2_4_i_i_i_fu_771     |    0    |    35   |
|          |         tmp_V_1_fu_779         |    0    |    35   |
|----------|--------------------------------|---------|---------|
|          |       exitcond1_i_fu_280       |    0    |    18   |
|          |       exitcond2_i_fu_291       |    0    |    18   |
|          |         tmp_4_i_fu_307         |    0    |    18   |
|          |         tmp_5_i_fu_312         |    0    |    18   |
|          |           ult_fu_318           |    0    |    18   |
|   icmp   |         tmp_7_i_fu_340         |    0    |    18   |
|          |         tmp_8_i_fu_351         |    0    |    18   |
|          |         tmp_9_i_fu_356         |    0    |    18   |
|          |         tmp_38_i_fu_376        |    0    |    18   |
|          |      p_not_i_i_i_i_fu_697      |    0    |    11   |
|          |     p_not38_i_i_i_i_fu_727     |    0    |    11   |
|----------|--------------------------------|---------|---------|
|    sub   |        col_assign_fu_335       |    0    |    39   |
|          |      col_assign_2_i_fu_486     |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |           rev_fu_323           |    0    |    2    |
|          |           rev1_fu_370          |    0    |    2    |
|    xor   |       tmp_1_i_i_i_fu_709       |    0    |    2    |
|          |   newsignbit_0_not_i_i_fu_721  |    0    |    2    |
|          |   underflow_not_i_i_i_fu_751   |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |        or_cond_i_fu_329        |    0    |    2    |
|          |       or_cond_i_i_fu_381       |    0    |    2    |
|    and   |         sel_tmp4_fu_505        |    0    |    2    |
|          |         overflow_fu_715        |    0    |    2    |
|          |        underflow_fu_739        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |        or_cond1_i_fu_345       |    0    |    2    |
|          |     brmerge_i_i_i_i_fu_703     |    0    |    2    |
|    or    |    brmerge39_i_i_i_i_fu_733    |    0    |    2    |
|          |    brmerge_i_i_i_i_i_fu_745    |    0    |    2    |
|          |      brmerge_i_i_i_fu_757      |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     heightloop_read_fu_146     |    0    |    0    |
|   read   |      cols_read_read_fu_152     |    0    |    0    |
|          |        index_read_fu_158       |    0    |    0    |
|          |        tmp_V_read_fu_164       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    StgValue_181_write_fu_170   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_1_fu_362          |    0    |    0    |
| bitselect|          tmp_2_fu_387          |    0    |    0    |
|          |          isneg_fu_653          |    0    |    0    |
|          |        newsignbit_fu_679       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_45_i_fu_423        |    0    |    0    |
|   zext   |         tmp_50_i_fu_482        |    0    |    0    |
|          |         tmp_51_i_fu_490        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      OP1_V_1_0_0_i_fu_535      |    0    |    0    |
|          |     OP1_V_1_0_0_1_i_fu_539     |    0    |    0    |
|          |    p_Val2_11_0_0_1_ca_fu_555   |    0    |    0    |
|          |  tmp_73_0_0_2_cast_i_s_fu_559  |    0    |    0    |
|          |  tmp_73_0_0_3_cast_i_s_fu_563  |    0    |    0    |
|   sext   |         tmp_cast_fu_579        |    0    |    0    |
|          |    p_Val2_11_0_0_3_ca_fu_597   |    0    |    0    |
|          |   tmp_73_0_0_4_cast_i_fu_601   |    0    |    0    |
|          |  tmp_73_0_0_5_cast_i_s_fu_615  |    0    |    0    |
|          |  tmp_73_0_0_6_cast_i_s_fu_623  |    0    |    0    |
|          |       tmp112_cast_fu_643       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_3_fu_583          |    0    |    0    |
|          |          tmp_5_fu_587          |    0    |    0    |
|   trunc  |          tmp_6_fu_605          |    0    |    0    |
|          |          tmp_9_fu_619          |    0    |    0    |
|          |          tmp_10_fu_627         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_s_fu_687          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   1448  |
|----------|--------------------------------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|l_border_buf_0_val_s|    0   |   80   |    5   |
|r_border_buf_0_val_s|    0   |   80   |    5   |
+--------------------+--------+--------+--------+
|        Total       |    0   |   160  |   10   |
+--------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      col_assign_reg_991      |   32   |
|       cols_read_reg_914      |   32   |
|      exitcond1_i_reg_961     |    1   |
|      exitcond2_i_reg_970     |    1   |
|      heightloop_reg_909      |   32   |
|          i_V_reg_965         |   32   |
|  index_cast_i1_cast_reg_928  |   32   |
|         index_reg_920        |    1   |
|          j_V_reg_974         |   32   |
| l_border_buf_0_val_1_reg_956 |    3   |
| l_border_buf_0_val_2_reg_1022|    3   |
|      or_cond1_i_reg_996      |    1   |
|       or_cond_i_reg_987      |    1   |
| r_border_buf_0_val_1_reg_1027|    3   |
|     right_border_reg_933     |   32   |
| row_buf_0_val_0_V_12_reg_1017|   40   |
|  row_buf_0_val_0_V_1_reg_885 |   40   |
|  row_buf_0_val_0_V_2_reg_891 |   40   |
|  row_buf_0_val_0_V_3_reg_897 |   40   |
|  row_buf_0_val_0_V_4_reg_903 |   40   |
|  row_buf_0_val_0_V_s_reg_836 |   40   |
|src_kernel_winX_temp_1_reg_851|   40   |
|src_kernel_winX_temp_2_reg_858|   40   |
|src_kernel_winX_temp_3_reg_865|   40   |
|src_kernel_winX_temp_4_reg_872|   40   |
|src_kernel_winX_temp_5_reg_879|   40   |
| src_kernel_winX_temp_reg_844 |   40   |
|         stop_reg_941         |   32   |
|         t_V_1_reg_235        |   32   |
|          t_V_reg_224         |   32   |
|        tmp_1_i_reg_946       |   32   |
|   tmp_2_cast_i_cast_reg_951  |   32   |
|        tmp_4_i_reg_979       |    1   |
|        tmp_5_i_reg_983       |    1   |
|       tmp_8_i_reg_1002       |    1   |
|       tmp_9_i_reg_1007       |    1   |
|       tmp_V_1_reg_1032       |   35   |
|         x_i_reg_1011         |   32   |
+------------------------------+--------+
|             Total            |   949  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_196 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.956  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1448  |
|   Memory  |    0   |    -   |   160  |   10   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   949  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |  1109  |  1476  |
+-----------+--------+--------+--------+--------+
