
---------- Begin Simulation Statistics ----------
final_tick                                 1118696400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187819                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   325991                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.61                       # Real time elapsed on the host
host_tick_rate                               96347984                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2180753                       # Number of instructions simulated
sim_ops                                       3785081                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001119                       # Number of seconds simulated
sim_ticks                                  1118696400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               445478                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24225                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            472490                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             247923                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          445478                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197555                       # Number of indirect misses.
system.cpu.branchPred.lookups                  503923                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13949                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12141                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2441912                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2055291                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24275                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     359550                       # Number of branches committed
system.cpu.commit.bw_lim_events                628691                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          884930                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2180753                       # Number of instructions committed
system.cpu.commit.committedOps                3785081                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2407013                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.572522                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722970                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1158831     48.14%     48.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       201972      8.39%     56.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       184212      7.65%     64.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       233307      9.69%     73.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       628691     26.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2407013                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12148                       # Number of function calls committed.
system.cpu.commit.int_insts                   3730911                       # Number of committed integer instructions.
system.cpu.commit.loads                        506442                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20169      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2993835     79.10%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5371      0.14%     79.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.07%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.16%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.29%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.32%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.17%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          487404     12.88%     94.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         168461      4.45%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.50%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3785081                       # Class of committed instruction
system.cpu.commit.refs                         686972                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2180753                       # Number of Instructions Simulated
system.cpu.committedOps                       3785081                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.282466                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.282466                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7983                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34051                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49680                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4552                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1047717                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4886911                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   297772                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1179949                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24340                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 98623                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      589236                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2058                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      200285                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           149                       # TLB misses on write requests
system.cpu.fetch.Branches                      503923                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    252770                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2284734                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4517                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2953258                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           373                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48680                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180182                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             338873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             261872                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.055964                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2648401                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.950553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1246004     47.05%     47.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    79264      2.99%     50.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61830      2.33%     52.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    82289      3.11%     55.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1179014     44.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2648401                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118575                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64972                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    228148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    228148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    228148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    228148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    228148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    228148000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9408800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9408800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       547600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       547600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       547200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       547200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4409200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4498000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4457600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     80397200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     80449200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     80415200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     80380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1729276400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148341                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28565                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   389645                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.542784                       # Inst execution rate
system.cpu.iew.exec_refs                       791261                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     200274                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  687736                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                621885                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                929                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               591                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               210647                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4669953                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                590987                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34467                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4314768                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3263                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9125                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24340                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15273                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            45856                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115441                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30116                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20558                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8007                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6080862                       # num instructions consuming a value
system.cpu.iew.wb_count                       4293176                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.564796                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3434444                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.535063                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4300038                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6694916                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3718766                       # number of integer regfile writes
system.cpu.ipc                               0.779748                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.779748                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26044      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3422226     78.69%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5394      0.12%     79.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41650      0.96%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4246      0.10%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6745      0.16%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14971      0.34%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13629      0.31%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7004      0.16%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1994      0.05%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               576635     13.26%     94.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              189201      4.35%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24680      0.57%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13591      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4349238                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89071                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179420                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85845                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             129212                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4234123                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11186224                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4207331                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5425678                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4668836                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4349238                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1117                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          884861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18770                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            385                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1319413                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2648401                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.642213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.665770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1170083     44.18%     44.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              192189      7.26%     51.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              316570     11.95%     63.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              354327     13.38%     76.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              615232     23.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2648401                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.555109                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      252835                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           303                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             17969                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8518                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               621885                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              210647                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1612191                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2796742                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  836184                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5216730                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              188                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  58158                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   352957                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17682                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4590                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12504720                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4811573                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6611156                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1214544                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  84732                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24340                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                200859                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1394403                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            152259                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7640911                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19517                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                871                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    235593                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            919                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6448333                       # The number of ROB reads
system.cpu.rob.rob_writes                     9582347                       # The number of ROB writes
system.cpu.timesIdled                            1476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37654                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              450                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          752                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            752                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               92                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22901                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12086                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1319                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8072                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1424                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12086                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       949056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       949056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  949056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13510                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13510    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13510                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11304589                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29338911                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17294                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4118                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23548                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1051                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2173                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2173                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17294                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7536                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49583                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57119                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1258752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1424896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10532                       # Total snoops (count)
system.l2bus.snoopTraffic                       84544                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29997                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015368                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.123285                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29537     98.47%     98.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                      459      1.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29997                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20242800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18755394                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3117600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       249472                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           249472                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       249472                       # number of overall hits
system.cpu.icache.overall_hits::total          249472                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3297                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3297                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3297                       # number of overall misses
system.cpu.icache.overall_misses::total          3297                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165424800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165424800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165424800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165424800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       252769                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       252769                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       252769                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       252769                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50174.340309                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50174.340309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50174.340309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50174.340309                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          699                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          699                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          699                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          699                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2598                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2598                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2598                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2598                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131522800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131522800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131522800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131522800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010278                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010278                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010278                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010278                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50624.634334                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50624.634334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50624.634334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50624.634334                       # average overall mshr miss latency
system.cpu.icache.replacements                   2342                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       249472                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          249472                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3297                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3297                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165424800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165424800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       252769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       252769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50174.340309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50174.340309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          699                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          699                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131522800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131522800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50624.634334                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50624.634334                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.539463                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              206303                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.088386                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.539463                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990389                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990389                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            508136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           508136                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       688691                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           688691                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       688691                       # number of overall hits
system.cpu.dcache.overall_hits::total          688691                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34092                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34092                       # number of overall misses
system.cpu.dcache.overall_misses::total         34092                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1655931998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1655931998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1655931998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1655931998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       722783                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       722783                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       722783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       722783                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047168                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047168                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047168                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047168                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48572.450956                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48572.450956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48572.450956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48572.450956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27917                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               735                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.982313                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1736                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2799                       # number of writebacks
system.cpu.dcache.writebacks::total              2799                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21662                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21662                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16869                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    572533198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    572533198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    572533198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    255997281                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828530479                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017197                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017197                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023339                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46060.595173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46060.595173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46060.595173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57670.034017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49115.565772                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       510360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          510360                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1545439200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1545439200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       542247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       542247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48466.120990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48466.120990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21630                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21630                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    464862800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    464862800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018916                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45321.517013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45321.517013                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       178331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         178331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    110492798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110492798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       180536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       180536                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50110.112472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50110.112472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107670398                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107670398                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49549.193741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49549.193741                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4439                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4439                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    255997281                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    255997281                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57670.034017                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57670.034017                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.149217                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638677                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15845                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.307794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   737.832565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.316651                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.720540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          285                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.278320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1462435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1462435                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             789                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4858                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          889                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6536                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            789                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4858                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          889                       # number of overall hits
system.l2cache.overall_hits::total               6536                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1807                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7572                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3550                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12929                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1807                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7572                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3550                       # number of overall misses
system.l2cache.overall_misses::total            12929                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121752400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516518800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    246097162                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    884368362                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121752400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516518800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    246097162                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    884368362                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2596                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12430                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4439                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19465                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2596                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12430                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4439                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19465                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.696071                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609171                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.799730                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.664218                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.696071                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609171                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.799730                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.664218                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67378.195905                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68214.315901                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69323.144225                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68401.915229                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67378.195905                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68214.315901                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69323.144225                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68401.915229                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1319                       # number of writebacks
system.l2cache.writebacks::total                 1319                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           31                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             41                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           31                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            41                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1807                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7562                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3519                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12888                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1807                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7562                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3519                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          622                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13510                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107296400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    455751200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    216695194                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    779742794                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107296400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    455751200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    216695194                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37102988                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    816845782                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.696071                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608367                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.792746                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.662111                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.696071                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608367                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.792746                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.694066                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59378.195905                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60268.606189                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61578.628588                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60501.458256                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59378.195905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60268.606189                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61578.628588                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59651.106109                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60462.308068                       # average overall mshr miss latency
system.l2cache.replacements                      9479                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          362                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          622                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          622                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37102988                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37102988                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59651.106109                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59651.106109                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          746                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              746                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1427                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1427                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     98706800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     98706800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2173                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2173                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.656696                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.656696                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69170.847933                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69170.847933                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1424                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1424                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     87256800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     87256800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.655315                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.655315                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61275.842697                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61275.842697                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          789                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4112                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          889                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5790                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1807                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6145                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3550                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11502                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121752400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    417812000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    246097162                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    785661562                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2596                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10257                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4439                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17292                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.696071                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.599103                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.799730                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.665163                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67378.195905                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67992.188771                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69323.144225                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68306.517301                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           38                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1807                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6138                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3519                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11464                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107296400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    368494400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    216695194                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    692485994                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.696071                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.598421                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.792746                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.662966                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59378.195905                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60034.929945                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61578.628588                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60405.268144                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3718.575132                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25772                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9479                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.718852                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.365541                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   298.762585                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2327.357091                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   940.706009                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.383907                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003507                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.072940                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.568202                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.229665                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033541                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907855                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1282                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2814                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          178                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1085                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          657                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2035                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.312988                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.687012                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314727                       # Number of tag accesses
system.l2cache.tags.data_accesses              314727                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1118696400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          483968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       225216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        39808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              864640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1807                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7562                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3519                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          622                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13510                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1319                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1319                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          103377467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          432617822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    201320036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     35584275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              772899600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     103377467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         103377467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75459258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75459258                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75459258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         103377467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         432617822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    201320036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     35584275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             848358858                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                12462320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 338190                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   551143                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   155.34                       # Real time elapsed on the host
host_tick_rate                               73026757                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    52532675                       # Number of instructions simulated
sim_ops                                      85611795                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011344                       # Number of seconds simulated
sim_ticks                                 11343623600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3149487                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3159                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3149445                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3148996                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3149487                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3149572                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      54                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 185619460                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50363988                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3159                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    3149158                       # Number of branches committed
system.cpu.commit.bw_lim_events              15723103                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20782                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             50351922                       # Number of instructions committed
system.cpu.commit.committedOps               81826714                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     28350746                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.886228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.370842                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        10019      0.04%      0.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9456055     33.35%     33.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6460      0.02%     33.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3155109     11.13%     44.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15723103     55.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     28350746                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                  81823448                       # Number of committed integer instructions.
system.cpu.commit.loads                       6292096                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3133      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         72385193     88.46%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6291980      7.69%     96.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3145973      3.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81826714                       # Class of committed instruction
system.cpu.commit.refs                        9438141                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    50351922                       # Number of Instructions Simulated
system.cpu.committedOps                      81826714                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.563217                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.563217                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           27                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             1                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  6504                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               81885043                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  6301363                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  22040128                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3159                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  6386                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     6298461                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     3146098                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     3149572                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   6298076                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      22055863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    17                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       50399915                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    6318                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.111061                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6298518                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3149050                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.777207                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           28357540                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.888057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.663509                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6307626     22.24%     22.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3208      0.01%     22.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3145856     11.09%     33.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      119      0.00%     33.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 18900731     66.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             28357540                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       637                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      379                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   4825969200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   4825969200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   4825969200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   4825968800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   4825968800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   4825969200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        22800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        23200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    944459200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    944460800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    944461200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    944460800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    32733796000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3175                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3149279                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.885764                       # Inst execution rate
system.cpu.iew.exec_refs                      9444557                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3146098                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4861                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               6298542                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3146113                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            81847496                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6298459                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               125                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              81837542                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3159                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    22                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               53                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6446                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores           69                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3091                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 188779913                       # num instructions consuming a value
system.cpu.iew.wb_count                      81831352                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.383432                       # average fanout of values written-back
system.cpu.iew.wb_producers                  72384249                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.885545                       # insts written-back per cycle
system.cpu.iew.wb_sent                       81834445                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                157343754                       # number of integer regfile reads
system.cpu.int_regfile_writes                75535639                       # number of integer regfile writes
system.cpu.ipc                               1.775515                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.775515                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3177      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              72389537     88.46%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  30      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 25      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6298331      7.70%     96.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3146031      3.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             168      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               81837667                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     534                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1075                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          516                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                780                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               81833956                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          192031850                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     81830836                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          81867498                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   81847475                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  81837667                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                51                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        70293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28357540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.885923                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.101688                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6904      0.02%      0.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3178014     11.21%     11.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9435530     33.27%     44.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3159775     11.14%     55.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12577317     44.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28357540                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.885768                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6298076                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              6298542                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3146113                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15743142                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         28359059                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    5670                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             125885881                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    116                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6304563                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             358885803                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               81872489                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           125969125                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  22043293                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    252                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3159                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   511                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    83243                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               794                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        157416375                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       548                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     94475139                       # The number of ROB reads
system.cpu.rob.rob_writes                   163701787                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           72                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            146                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            71                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.reqLayer2.occupancy               36402                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              74198                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  73                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            21                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             73                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     219                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                36                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                109                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      109    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  109                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               63600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                72795                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               24000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      6298056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6298056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6298056                       # number of overall hits
system.cpu.icache.overall_hits::total         6298056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           20                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             20                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           20                       # number of overall misses
system.cpu.icache.overall_misses::total            20                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1161200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1161200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1161200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1161200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6298076                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6298076                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6298076                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6298076                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        58060                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        58060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        58060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        58060                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1145200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1145200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1145200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1145200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        57260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        57260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        57260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        57260                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6298056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6298056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           20                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            20                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1161200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1161200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6298076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6298076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        58060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        58060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           20                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1145200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1145200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        57260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        57260                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.700000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12596172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12596172                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9444347                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9444347                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9444347                       # number of overall hits
system.cpu.dcache.overall_hits::total         9444347                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          104                       # number of overall misses
system.cpu.dcache.overall_misses::total           104                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3515600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3515600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3515600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3515600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9444451                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9444451                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9444451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9444451                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33803.846154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33803.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33803.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33803.846154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           49                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1621600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1621600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1621600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        90395                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1711995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33093.877551                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33093.877551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33093.877551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22598.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32301.792453                       # average overall mshr miss latency
system.cpu.dcache.replacements                     53                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6298302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6298302                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3515600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3515600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6298406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6298406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33803.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33803.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           49                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1621600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1621600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33093.877551                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33093.877551                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3146045                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3146045                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      3146045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3146045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        90395                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        90395                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 22598.750000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 22598.750000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2013                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                53                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.981132                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.329742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   274.670258                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731767                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.268233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          274                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          743                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.267578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18888955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18888955                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               3                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              32                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  38                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              3                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             32                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 38                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                35                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               35                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1096000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1294000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        61198                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2451198                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1096000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1294000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        61198                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2451198                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           49                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              73                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           49                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             73                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.850000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.346939                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.479452                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.850000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.346939                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.479452                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64470.588235                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 76117.647059                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        61198                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70034.228571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64470.588235                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 76117.647059                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        61198                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70034.228571                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       960000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1158000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        53198                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2171198                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       960000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1158000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        53198                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2171198                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.850000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.346939                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.479452                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.850000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.346939                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.479452                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56470.588235                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 68117.647059                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        53198                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62034.228571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56470.588235                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 68117.647059                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        53198                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62034.228571                       # average overall mshr miss latency
system.l2cache.replacements                        36                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           38                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1096000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1294000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        61198                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2451198                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           73                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.850000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.346939                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.479452                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64470.588235                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 76117.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        61198                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70034.228571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       960000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1158000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        53198                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2171198                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.850000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.346939                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.479452                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56470.588235                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68117.647059                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        53198                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62034.228571                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    134                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   36                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.722222                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.999525                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   907.664267                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1873.335582                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1065.000626                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009521                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.221598                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.457357                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.260010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.051514                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1277                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2819                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1277                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2818                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.311768                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.688232                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1196                       # Number of tag accesses
system.l2cache.tags.data_accesses                1196                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  11343623600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              95913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              95913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         5642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 197468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         95913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             95913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           28210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 28210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           28210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             95913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             95913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         5642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                225677                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                13157544800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5451801                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                  8956190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.00                       # Real time elapsed on the host
host_tick_rate                               69489096                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    54543781                       # Number of instructions simulated
sim_ops                                      89604804                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000695                       # Number of seconds simulated
sim_ticks                                   695224800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               414856                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11128                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            404035                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             197374                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          414856                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           217482                       # Number of indirect misses.
system.cpu.branchPred.lookups                  468731                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   32656                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8144                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2299827                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1236716                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             11186                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     414758                       # Number of branches committed
system.cpu.commit.bw_lim_events                640337                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          253784                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2011106                       # Number of instructions committed
system.cpu.commit.committedOps                3993009                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1631288                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.447765                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.518122                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       248113     15.21%     15.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       293448     17.99%     33.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       209957     12.87%     46.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       239433     14.68%     60.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       640337     39.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1631288                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     157428                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                31071                       # Number of function calls committed.
system.cpu.commit.int_insts                   3865519                       # Number of committed integer instructions.
system.cpu.commit.loads                        518373                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        15785      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2987812     74.83%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           15137      0.38%     75.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              342      0.01%     75.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6351      0.16%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.01%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           24841      0.62%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24960      0.63%     77.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          55573      1.39%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          498743     12.49%     90.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         336237      8.42%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19630      0.49%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6966      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3993009                       # Class of committed instruction
system.cpu.commit.refs                         861576                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2011106                       # Number of Instructions Simulated
system.cpu.committedOps                       3993009                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.864232                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.864232                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          141                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          248                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          480                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 86544                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4323490                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   392069                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1197322                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  11217                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 14022                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      541288                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           137                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      351863                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      468731                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    350980                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1313141                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1168                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2188376                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           358                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   22434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.269686                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             376388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             230030                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.259090                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1701174                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.563335                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.784622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   468750     27.55%     27.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   123885      7.28%     34.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58465      3.44%     38.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80432      4.73%     43.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   969642     57.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1701174                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    263089                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   138146                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    207602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    207602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    207602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    207602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    207602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    207602800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      3115600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      3115600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       680800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       680400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       680000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       680000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     10527600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     10804800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     10259600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     10803600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     90196800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     90360000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     90207200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     90333600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1658062400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           36888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                13988                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   428500                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.382738                       # Inst execution rate
system.cpu.iew.exec_refs                       892722                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     351456                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   67945                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                558467                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                292                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                64                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               364891                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4246777                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                541266                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23874                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4141346                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     62                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   494                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  11217                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   601                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41030                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          153                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        40096                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        21688                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12366                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1622                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4650247                       # num instructions consuming a value
system.cpu.iew.wb_count                       4134437                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622821                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2896273                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.378763                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4136337                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6174097                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3220320                       # number of integer regfile writes
system.cpu.ipc                               1.157097                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.157097                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             20064      0.48%      0.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3114040     74.76%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                15140      0.36%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   438      0.01%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                6441      0.15%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 362      0.01%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  189      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                24987      0.60%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                25024      0.60%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55591      1.33%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                198      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               528211     12.68%     91.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              347064      8.33%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           20103      0.48%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7365      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4165217                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  158747                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              317552                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       158282                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             160960                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3986406                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9723419                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3976155                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4339629                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4246345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4165217                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 432                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          253778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              9360                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            237                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       327442                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1701174                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.448437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.419487                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              254196     14.94%     14.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              198212     11.65%     26.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              321991     18.93%     45.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              384077     22.58%     68.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              542698     31.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1701174                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.396472                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      351041                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           107                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             18847                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11534                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               558467                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              364891                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1780929                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                          1738062                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                   71583                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4457714                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3172                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   399063                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    859                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    65                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              10988174                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4306594                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4764521                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1203309                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4574                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  11217                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 12061                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   306831                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            265001                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          6439161                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3941                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                222                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     15082                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            239                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5237744                       # The number of ROB reads
system.cpu.rob.rob_writes                     8563914                       # The number of ROB writes
system.cpu.timesIdled                             499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3464                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           34                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             34                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                2                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                658                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           59                       # Transaction distribution
system.membus.trans_dist::CleanEvict              690                       # Transaction distribution
system.membus.trans_dist::ReadExReq               112                       # Transaction distribution
system.membus.trans_dist::ReadExResp              112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           658                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        53056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        53056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   53056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 770                       # Request fanout histogram
system.membus.reqLayer2.occupancy              704851                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1664149                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1559                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           441                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2075                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 43                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                172                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               172                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1560                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3090                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5195                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        65856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        69312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   135168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               829                       # Total snoops (count)
system.l2bus.snoopTraffic                        3840                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2561                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.024990                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.156126                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2497     97.50%     97.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                       64      2.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2561                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              841999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1724305                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1236000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       695224800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       349807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           349807                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       349807                       # number of overall hits
system.cpu.icache.overall_hits::total          349807                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1173                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1173                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1173                       # number of overall misses
system.cpu.icache.overall_misses::total          1173                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40600800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40600800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40600800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40600800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       350980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       350980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       350980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       350980                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003342                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34612.787724                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34612.787724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34612.787724                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34612.787724                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          142                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1031                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1031                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1031                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1031                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33355200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33355200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33355200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33355200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002937                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002937                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002937                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002937                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32352.279340                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32352.279340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32352.279340                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32352.279340                       # average overall mshr miss latency
system.cpu.icache.replacements                   1030                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       349807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          349807                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1173                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1173                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40600800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40600800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       350980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       350980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34612.787724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34612.787724                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33355200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33355200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002937                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002937                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32352.279340                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32352.279340                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6694406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1286                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5205.603421                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            702990                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           702990                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       842741                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           842741                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       842741                       # number of overall hits
system.cpu.dcache.overall_hits::total          842741                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          930                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            930                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          930                       # number of overall misses
system.cpu.dcache.overall_misses::total           930                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     38064400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     38064400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     38064400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     38064400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       843671                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       843671                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       843671                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       843671                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001102                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40929.462366                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40929.462366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40929.462366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40929.462366                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.875000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                48                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          382                       # number of writebacks
system.cpu.dcache.writebacks::total               382                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          339                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          591                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          702                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22454400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22454400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22454400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4866300                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27320700                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000701                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000832                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37993.908629                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37993.908629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37993.908629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 43840.540541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38918.376068                       # average overall mshr miss latency
system.cpu.dcache.replacements                    701                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       499305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          499305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29690400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29690400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       500061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       500061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39273.015873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39273.015873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          338                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          338                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34038.277512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34038.277512                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       343436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         343436                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       343610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       343610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000506                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48126.436782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48126.436782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8226400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8226400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47551.445087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47551.445087                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          111                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          111                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4866300                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4866300                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 43840.540541                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 43840.540541                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10352713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1725                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           6001.572754                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   791.328788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.671212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.772782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227218                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          841                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.178711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.821289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1688043                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1688043                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             623                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             314                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           46                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 983                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            623                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            314                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           46                       # number of overall hits
system.l2cache.overall_hits::total                983                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           407                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           276                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           65                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               748                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          407                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          276                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           65                       # number of overall misses
system.l2cache.overall_misses::total              748                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26874400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     19067200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4404339                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     50345939                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26874400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     19067200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4404339                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     50345939                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1030                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          590                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher          111                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1731                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1030                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          590                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher          111                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1731                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.395146                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.467797                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.585586                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.432120                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.395146                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.467797                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.585586                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.432120                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66030.466830                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69084.057971                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67759.061538                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67307.405080                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66030.466830                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69084.057971                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67759.061538                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67307.405080                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             59                       # number of writebacks
system.l2cache.writebacks::total                   59                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              3                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            2                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             3                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          275                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           63                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          745                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          275                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           63                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          771                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23626400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     16810800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3837941                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44275141                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23626400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     16810800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3837941                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1553969                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     45829110                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.395146                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.466102                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.567568                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.430387                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.395146                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.466102                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.567568                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.445407                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58050.122850                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61130.181818                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60919.698413                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59429.719463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58050.122850                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61130.181818                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60919.698413                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59768.038462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59441.128405                       # average overall mshr miss latency
system.l2cache.replacements                       785                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          382                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          382                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          382                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          382                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           26                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           26                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1553969                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1553969                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59768.038462                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59768.038462                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           60                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               60                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          112                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            112                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      7500000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      7500000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          172                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.651163                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.651163                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66964.285714                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66964.285714                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          112                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          112                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      6604000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      6604000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.651163                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.651163                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58964.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58964.285714                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          623                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          254                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          923                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          164                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           65                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          636                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26874400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11567200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4404339                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42845939                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1030                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          418                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          111                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.395146                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.392344                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.585586                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.407954                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66030.466830                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70531.707317                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67759.061538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67367.828616                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          163                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           63                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          633                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23626400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10206800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3837941                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37671141                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.395146                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.389952                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.567568                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.406030                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58050.122850                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62618.404908                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60919.698413                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59512.071090                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15561                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4881                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.188076                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    44.601586                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1080.750773                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1794.803737                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   962.069186                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   213.774719                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010889                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.263855                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.438185                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234880                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.052191                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3000                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           74                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1003                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2308                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.267578                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                28417                       # Number of tag accesses
system.l2cache.tags.data_accesses               28417                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    695224800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           17600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         4032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               49280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3776                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3776                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              406                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              275                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           63                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  770                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            59                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  59                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           37374961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           25315553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5799563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2393470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               70883547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      37374961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          37374961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5431337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5431337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5431337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          37374961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          25315553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5799563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2393470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              76314884                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
