// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Sat Mar  6 18:45:06 2021
// Host        : wmachine1 running 64-bit Debian GNU/Linux bullseye/sid
// Command     : write_verilog -force -mode synth_stub
//               /home/wmespindula/assignment1/assignment1.srcs/sources_1/ip/subtractor8bits/subtractor8bits_stub.v
// Design      : subtractor8bits
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a12ticsg325-1L
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *)
module subtractor8bits(A, B, S)
/* synthesis syn_black_box black_box_pad_pin="A[7:0],B[7:0],S[7:0]" */;
  input [7:0]A;
  input [7:0]B;
  output [7:0]S;
endmodule
