// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_s.h"
#include "pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s.h"
#include "add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s.h"
#include "zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s.h"
#include "conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s.h"
#include "relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s.h"
#include "zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s.h"
#include "conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s.h"
#include "relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s.h"
#include "zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s.h"
#include "conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s.h"
#include "relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s.h"
#include "pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s.h"
#include "add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s.h"
#include "zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s.h"
#include "conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s.h"
#include "relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s.h"
#include "zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s.h"
#include "conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s.h"
#include "relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s.h"
#include "resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s.h"
#include "zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s.h"
#include "conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s.h"
#include "relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s.h"
#include "pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s.h"
#include "add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s.h"
#include "zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s.h"
#include "conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s.h"
#include "relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s.h"
#include "zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s.h"
#include "conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s.h"
#include "relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s.h"
#include "pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s.h"
#include "relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s.h"
#include "fifo_w8_d4096_A.h"
#include "fifo_w8_d4356_A.h"
#include "fifo_w8_d4225_A.h"
#include "fifo_w8_d1024_A.h"
#include "fifo_w8_d1156_A.h"
#include "start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0.h"
#include "start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0.h"
#include "start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml.h"
#include "start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0.h"
#include "start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0.h"
#include "start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm.h"
#include "start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0.h"
#include "start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0.h"
#include "start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom.h"
#include "start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0.h"
#include "start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0.h"
#include "start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0.h"
#include "start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm.h"
#include "start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0.h"
#include "start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0.h"
#include "start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm.h"
#include "start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0.h"
#include "start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0.h"
#include "start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0.h"
#include "start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm.h"
#include "start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0.h"
#include "start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0.h"
#include "start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0.h"
#include "start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm.h"
#include "start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0.h"
#include "start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0.h"
#include "start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn.h"
#include "start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0.h"
#include "start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0.h"
#include "start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0.h"
#include "start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 36
    sc_in< sc_lv<8> > input_images_V_data_0_V_TDATA;
    sc_in< sc_lv<8> > pos_enc_main_V_data_0_V_TDATA;
    sc_in< sc_lv<8> > pos_enc_main_V_data_1_V_TDATA;
    sc_in< sc_lv<8> > pos_enc_main_V_data_2_V_TDATA;
    sc_in< sc_lv<8> > pos_enc_main_V_data_3_V_TDATA;
    sc_in< sc_lv<8> > pos_enc_bottleneck_V_data_0_V_TDATA;
    sc_in< sc_lv<8> > pos_enc_bottleneck_V_data_1_V_TDATA;
    sc_in< sc_lv<8> > pos_enc_bottleneck_V_data_2_V_TDATA;
    sc_in< sc_lv<8> > pos_enc_bottleneck_V_data_3_V_TDATA;
    sc_out< sc_lv<8> > layer48_out_V_data_0_V_TDATA;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > pos_enc_main_V_data_0_V_TVALID;
    sc_out< sc_logic > pos_enc_main_V_data_0_V_TREADY;
    sc_in< sc_logic > pos_enc_main_V_data_1_V_TVALID;
    sc_out< sc_logic > pos_enc_main_V_data_1_V_TREADY;
    sc_in< sc_logic > pos_enc_main_V_data_2_V_TVALID;
    sc_out< sc_logic > pos_enc_main_V_data_2_V_TREADY;
    sc_in< sc_logic > pos_enc_main_V_data_3_V_TVALID;
    sc_out< sc_logic > pos_enc_main_V_data_3_V_TREADY;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > input_images_V_data_0_V_TVALID;
    sc_out< sc_logic > input_images_V_data_0_V_TREADY;
    sc_in< sc_logic > pos_enc_bottleneck_V_data_0_V_TVALID;
    sc_out< sc_logic > pos_enc_bottleneck_V_data_0_V_TREADY;
    sc_in< sc_logic > pos_enc_bottleneck_V_data_1_V_TVALID;
    sc_out< sc_logic > pos_enc_bottleneck_V_data_1_V_TREADY;
    sc_in< sc_logic > pos_enc_bottleneck_V_data_2_V_TVALID;
    sc_out< sc_logic > pos_enc_bottleneck_V_data_2_V_TREADY;
    sc_in< sc_logic > pos_enc_bottleneck_V_data_3_V_TVALID;
    sc_out< sc_logic > pos_enc_bottleneck_V_data_3_V_TREADY;
    sc_out< sc_logic > layer48_out_V_data_0_V_TVALID;
    sc_in< sc_logic > layer48_out_V_data_0_V_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_s* clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s* pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0;
    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s* add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0;
    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s* zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0;
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s* conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s* relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s* zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s* conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s* relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s* zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s* conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s* relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s* pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0;
    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s* add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s* zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s* conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0;
    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s* relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0;
    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s* zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0;
    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s* conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0;
    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s* relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0;
    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s* resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0;
    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s* zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0;
    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s* conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s* relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s* pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0;
    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s* add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s* zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s* conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s* relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s* zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s* conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s* relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s* pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0;
    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s* relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0;
    fifo_w8_d4096_A* layer52_cpy1_V_data_0_V_U;
    fifo_w8_d4096_A* layer52_cpy1_V_data_1_V_U;
    fifo_w8_d4096_A* layer52_cpy1_V_data_2_V_U;
    fifo_w8_d4096_A* layer52_cpy1_V_data_3_V_U;
    fifo_w8_d4096_A* layer52_cpy2_V_data_0_V_U;
    fifo_w8_d4096_A* layer52_cpy2_V_data_1_V_U;
    fifo_w8_d4096_A* layer52_cpy2_V_data_2_V_U;
    fifo_w8_d4096_A* layer52_cpy2_V_data_3_V_U;
    fifo_w8_d4096_A* layer49_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer5_out_V_data_0_V_U;
    fifo_w8_d4356_A* layer53_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer6_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer6_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer6_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer6_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer9_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer9_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer9_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer9_out_V_data_3_V_U;
    fifo_w8_d4356_A* layer54_out_V_data_0_V_U;
    fifo_w8_d4356_A* layer54_out_V_data_1_V_U;
    fifo_w8_d4356_A* layer54_out_V_data_2_V_U;
    fifo_w8_d4356_A* layer54_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer10_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer10_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer10_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer10_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer13_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer13_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer13_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer13_out_V_data_3_V_U;
    fifo_w8_d4225_A* layer55_out_V_data_0_V_U;
    fifo_w8_d4225_A* layer55_out_V_data_1_V_U;
    fifo_w8_d4225_A* layer55_out_V_data_2_V_U;
    fifo_w8_d4225_A* layer55_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer14_out_V_data_0_V_U;
    fifo_w8_d1024_A* layer14_out_V_data_1_V_U;
    fifo_w8_d1024_A* layer14_out_V_data_2_V_U;
    fifo_w8_d1024_A* layer14_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer18_out_V_data_0_V_U;
    fifo_w8_d1024_A* layer18_out_V_data_1_V_U;
    fifo_w8_d1024_A* layer18_out_V_data_2_V_U;
    fifo_w8_d1024_A* layer18_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer50_out_V_data_0_V_U;
    fifo_w8_d1024_A* layer50_out_V_data_1_V_U;
    fifo_w8_d1024_A* layer50_out_V_data_2_V_U;
    fifo_w8_d1024_A* layer50_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer21_out_V_data_0_V_U;
    fifo_w8_d1024_A* layer21_out_V_data_1_V_U;
    fifo_w8_d1024_A* layer21_out_V_data_2_V_U;
    fifo_w8_d1024_A* layer21_out_V_data_3_V_U;
    fifo_w8_d1156_A* layer56_out_V_data_0_V_U;
    fifo_w8_d1156_A* layer56_out_V_data_1_V_U;
    fifo_w8_d1156_A* layer56_out_V_data_2_V_U;
    fifo_w8_d1156_A* layer56_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer22_out_V_data_0_V_U;
    fifo_w8_d1024_A* layer22_out_V_data_1_V_U;
    fifo_w8_d1024_A* layer22_out_V_data_2_V_U;
    fifo_w8_d1024_A* layer22_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer22_out_V_data_4_V_U;
    fifo_w8_d1024_A* layer22_out_V_data_5_V_U;
    fifo_w8_d1024_A* layer22_out_V_data_6_V_U;
    fifo_w8_d1024_A* layer22_out_V_data_7_V_U;
    fifo_w8_d1024_A* layer25_out_V_data_0_V_U;
    fifo_w8_d1024_A* layer25_out_V_data_1_V_U;
    fifo_w8_d1024_A* layer25_out_V_data_2_V_U;
    fifo_w8_d1024_A* layer25_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer25_out_V_data_4_V_U;
    fifo_w8_d1024_A* layer25_out_V_data_5_V_U;
    fifo_w8_d1024_A* layer25_out_V_data_6_V_U;
    fifo_w8_d1024_A* layer25_out_V_data_7_V_U;
    fifo_w8_d1156_A* layer57_out_V_data_0_V_U;
    fifo_w8_d1156_A* layer57_out_V_data_1_V_U;
    fifo_w8_d1156_A* layer57_out_V_data_2_V_U;
    fifo_w8_d1156_A* layer57_out_V_data_3_V_U;
    fifo_w8_d1156_A* layer57_out_V_data_4_V_U;
    fifo_w8_d1156_A* layer57_out_V_data_5_V_U;
    fifo_w8_d1156_A* layer57_out_V_data_6_V_U;
    fifo_w8_d1156_A* layer57_out_V_data_7_V_U;
    fifo_w8_d1024_A* layer26_out_V_data_0_V_U;
    fifo_w8_d1024_A* layer26_out_V_data_1_V_U;
    fifo_w8_d1024_A* layer26_out_V_data_2_V_U;
    fifo_w8_d1024_A* layer26_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer26_out_V_data_4_V_U;
    fifo_w8_d1024_A* layer26_out_V_data_5_V_U;
    fifo_w8_d1024_A* layer26_out_V_data_6_V_U;
    fifo_w8_d1024_A* layer26_out_V_data_7_V_U;
    fifo_w8_d1024_A* layer29_out_V_data_0_V_U;
    fifo_w8_d1024_A* layer29_out_V_data_1_V_U;
    fifo_w8_d1024_A* layer29_out_V_data_2_V_U;
    fifo_w8_d1024_A* layer29_out_V_data_3_V_U;
    fifo_w8_d1024_A* layer29_out_V_data_4_V_U;
    fifo_w8_d1024_A* layer29_out_V_data_5_V_U;
    fifo_w8_d1024_A* layer29_out_V_data_6_V_U;
    fifo_w8_d1024_A* layer29_out_V_data_7_V_U;
    fifo_w8_d4096_A* layer30_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer30_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer30_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer30_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer30_out_V_data_4_V_U;
    fifo_w8_d4096_A* layer30_out_V_data_5_V_U;
    fifo_w8_d4096_A* layer30_out_V_data_6_V_U;
    fifo_w8_d4096_A* layer30_out_V_data_7_V_U;
    fifo_w8_d4356_A* layer58_out_V_data_0_V_U;
    fifo_w8_d4356_A* layer58_out_V_data_1_V_U;
    fifo_w8_d4356_A* layer58_out_V_data_2_V_U;
    fifo_w8_d4356_A* layer58_out_V_data_3_V_U;
    fifo_w8_d4356_A* layer58_out_V_data_4_V_U;
    fifo_w8_d4356_A* layer58_out_V_data_5_V_U;
    fifo_w8_d4356_A* layer58_out_V_data_6_V_U;
    fifo_w8_d4356_A* layer58_out_V_data_7_V_U;
    fifo_w8_d4096_A* layer31_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer31_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer31_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer31_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer34_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer34_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer34_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer34_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer51_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer51_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer51_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer51_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer37_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer37_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer37_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer37_out_V_data_3_V_U;
    fifo_w8_d4356_A* layer59_out_V_data_0_V_U;
    fifo_w8_d4356_A* layer59_out_V_data_1_V_U;
    fifo_w8_d4356_A* layer59_out_V_data_2_V_U;
    fifo_w8_d4356_A* layer59_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer38_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer38_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer38_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer38_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer41_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer41_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer41_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer41_out_V_data_3_V_U;
    fifo_w8_d4356_A* layer60_out_V_data_0_V_U;
    fifo_w8_d4356_A* layer60_out_V_data_1_V_U;
    fifo_w8_d4356_A* layer60_out_V_data_2_V_U;
    fifo_w8_d4356_A* layer60_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer42_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer42_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer42_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer42_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer45_out_V_data_0_V_U;
    fifo_w8_d4096_A* layer45_out_V_data_1_V_U;
    fifo_w8_d4096_A* layer45_out_V_data_2_V_U;
    fifo_w8_d4096_A* layer45_out_V_data_3_V_U;
    fifo_w8_d4096_A* layer61_out_V_data_0_V_U;
    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0* start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_U;
    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0* start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_U;
    start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml* start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml_U;
    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0* start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_U;
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0* start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_U;
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm* start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm_U;
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0* start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_U;
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0* start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_U;
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom* start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom_U;
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0* start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_U;
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0* start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_U;
    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0* start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_U;
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm* start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm_U;
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0* start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_U;
    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0* start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_U;
    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm* start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm_U;
    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0* start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_U;
    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0* start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_U;
    start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0* start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_U;
    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm* start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm_U;
    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0* start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_U;
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0* start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_U;
    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0* start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_U;
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm* start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm_U;
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0* start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_U;
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0* start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_U;
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn* start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn_U;
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0* start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_U;
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0* start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_U;
    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0* start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_U;
    start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0* start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_start;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_full_n;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_done;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_continue;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_idle;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_out;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_0_V_TREADY;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_1_V_TREADY;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_2_V_TREADY;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_3_V_TREADY;
    sc_signal< sc_lv<8> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_din;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_write;
    sc_signal< sc_lv<8> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_din;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_write;
    sc_signal< sc_lv<8> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_din;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_write;
    sc_signal< sc_lv<8> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_din;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_write;
    sc_signal< sc_lv<8> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_din;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_write;
    sc_signal< sc_lv<8> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_din;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_write;
    sc_signal< sc_lv<8> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_din;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_write;
    sc_signal< sc_lv<8> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_din;
    sc_signal< sc_logic > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_write;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_start;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_done;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_continue;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_idle;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_out;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_write;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data1_V_data_V_TREADY;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data2_V_data_V_read;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_start;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_done;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_continue;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_idle;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_ready;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_out;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_data_V_data_V_read;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_data_V_data_V_read;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_start;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_done;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_continue;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_idle;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_ready;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_out;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_start;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_done;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_continue;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_idle;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_ready;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_out;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_out;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_0_V_TREADY;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_1_V_TREADY;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_2_V_TREADY;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_3_V_TREADY;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_start;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_done;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_continue;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_idle;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_ready;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_out;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_write;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_0_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_1_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_2_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_3_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_0_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_1_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_2_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_3_V_read;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_start;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_done;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_continue;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_idle;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_ready;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_out;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_start;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_done;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_continue;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_idle;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_ready;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_out;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_start;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_done;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_continue;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_idle;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_ready;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_out;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_write;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_0_V_read;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_1_V_read;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_2_V_read;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_3_V_read;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_4_V_read;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_5_V_read;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_6_V_read;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_7_V_read;
    sc_signal< sc_lv<8> > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_din;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_write;
    sc_signal< sc_lv<8> > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_din;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_write;
    sc_signal< sc_lv<8> > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_din;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_write;
    sc_signal< sc_lv<8> > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_din;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_write;
    sc_signal< sc_lv<8> > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_din;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_write;
    sc_signal< sc_lv<8> > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_din;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_write;
    sc_signal< sc_lv<8> > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_din;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_write;
    sc_signal< sc_lv<8> > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_din;
    sc_signal< sc_logic > resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_start;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_done;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_continue;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_idle;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_ready;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_out;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_3_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_4_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_5_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_6_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_7_V_read;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_out;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_start;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_done;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_continue;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_idle;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_ready;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_out;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_write;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_0_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_1_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_2_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_3_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_0_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_1_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_2_V_read;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_3_V_read;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_start;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_done;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_continue;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_idle;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_ready;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_out;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_start;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_done;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_continue;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_idle;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_ready;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_out;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_write;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_ready;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_out;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_write;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_out;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_write;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_write;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_din;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_start;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_done;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_continue;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_idle;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_ready;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_out;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_write;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_0_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_1_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_2_V_read;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_3_V_read;
    sc_signal< sc_lv<8> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_din;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_write;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_start;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_continue;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_idle;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_ready;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_data_V_data_V_read;
    sc_signal< sc_lv<8> > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TDATA;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > layer52_cpy1_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer52_cpy1_V_data_0_V_dout;
    sc_signal< sc_logic > layer52_cpy1_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer52_cpy1_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer52_cpy1_V_data_1_V_dout;
    sc_signal< sc_logic > layer52_cpy1_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer52_cpy1_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer52_cpy1_V_data_2_V_dout;
    sc_signal< sc_logic > layer52_cpy1_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer52_cpy1_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer52_cpy1_V_data_3_V_dout;
    sc_signal< sc_logic > layer52_cpy1_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer52_cpy2_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer52_cpy2_V_data_0_V_dout;
    sc_signal< sc_logic > layer52_cpy2_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer52_cpy2_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer52_cpy2_V_data_1_V_dout;
    sc_signal< sc_logic > layer52_cpy2_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer52_cpy2_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer52_cpy2_V_data_2_V_dout;
    sc_signal< sc_logic > layer52_cpy2_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer52_cpy2_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer52_cpy2_V_data_3_V_dout;
    sc_signal< sc_logic > layer52_cpy2_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer49_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer49_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer49_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer5_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer5_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer5_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer53_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer53_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer53_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer6_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer6_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer6_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer6_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer6_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer6_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer6_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer6_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer6_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer9_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer9_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer9_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer9_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer9_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer9_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer9_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer9_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer9_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer9_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer9_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer9_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer54_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer54_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer54_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer54_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer54_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer54_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer54_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer54_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer54_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer54_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer54_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer54_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer10_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer10_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer10_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer13_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer13_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer13_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer13_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer13_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer13_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer55_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer55_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer55_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer55_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer55_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer55_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer55_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer55_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer55_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer55_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer55_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer55_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer14_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer14_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer14_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer14_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer14_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer14_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer14_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer14_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer14_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer14_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer14_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer14_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer18_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer18_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer18_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer18_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer18_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer18_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer50_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer50_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer50_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer50_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer50_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer50_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer50_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer50_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer50_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer50_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer50_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer50_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer21_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer21_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer21_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer21_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer21_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer21_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer56_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer56_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer56_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer56_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer56_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer56_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer56_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer56_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer56_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer56_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer56_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer56_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer22_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer22_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer22_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer22_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer22_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer22_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer22_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer22_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer22_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer22_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer25_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer25_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer25_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer25_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer25_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer25_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer25_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer25_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer25_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer25_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer57_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer57_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer57_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer57_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer57_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer57_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer57_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer57_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer57_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer57_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer57_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer57_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer57_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer57_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer57_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer57_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer57_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer57_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer57_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer57_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer57_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer57_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer57_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer57_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer26_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer26_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer26_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer26_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer26_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer26_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer26_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer26_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer26_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer26_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer29_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer29_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer29_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer29_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer29_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer29_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer29_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer29_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer29_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer29_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer29_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer29_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer29_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer29_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer29_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer29_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer29_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer29_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer29_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer29_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer29_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer29_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer29_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer29_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer30_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer30_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer30_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer30_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer30_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer30_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer30_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer30_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer30_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer30_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer30_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer30_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer30_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer30_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer30_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer30_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer30_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer30_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer30_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer30_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer30_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer30_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer30_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer30_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer58_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer58_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer58_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer58_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer58_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer58_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer58_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer58_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer58_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer58_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer58_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer58_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer58_out_V_data_4_V_full_n;
    sc_signal< sc_lv<8> > layer58_out_V_data_4_V_dout;
    sc_signal< sc_logic > layer58_out_V_data_4_V_empty_n;
    sc_signal< sc_logic > layer58_out_V_data_5_V_full_n;
    sc_signal< sc_lv<8> > layer58_out_V_data_5_V_dout;
    sc_signal< sc_logic > layer58_out_V_data_5_V_empty_n;
    sc_signal< sc_logic > layer58_out_V_data_6_V_full_n;
    sc_signal< sc_lv<8> > layer58_out_V_data_6_V_dout;
    sc_signal< sc_logic > layer58_out_V_data_6_V_empty_n;
    sc_signal< sc_logic > layer58_out_V_data_7_V_full_n;
    sc_signal< sc_lv<8> > layer58_out_V_data_7_V_dout;
    sc_signal< sc_logic > layer58_out_V_data_7_V_empty_n;
    sc_signal< sc_logic > layer31_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer31_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer31_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer31_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer31_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer31_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer31_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer31_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer31_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer31_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer31_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer31_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer34_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer34_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer34_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer34_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer34_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer34_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer34_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer34_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer34_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer34_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer34_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer34_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer51_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer51_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer51_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer51_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer51_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer51_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer51_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer51_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer51_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer51_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer51_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer51_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer37_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer37_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer37_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer37_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer37_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer37_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer37_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer37_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer37_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer37_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer37_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer37_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer59_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer59_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer59_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer59_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer59_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer59_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer59_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer59_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer59_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer59_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer59_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer59_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer38_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer38_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer38_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer38_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer38_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer38_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer38_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer38_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer38_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer38_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer38_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer38_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer41_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer41_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer41_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer41_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer41_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer41_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer41_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer41_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer41_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer41_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer41_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer41_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer60_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer60_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer60_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer60_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer60_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer60_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer60_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer60_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer60_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer60_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer60_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer60_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer42_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer42_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer42_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer42_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer42_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer42_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer42_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer42_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer42_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer42_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer42_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer42_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer45_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer45_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer45_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > layer45_out_V_data_1_V_full_n;
    sc_signal< sc_lv<8> > layer45_out_V_data_1_V_dout;
    sc_signal< sc_logic > layer45_out_V_data_1_V_empty_n;
    sc_signal< sc_logic > layer45_out_V_data_2_V_full_n;
    sc_signal< sc_lv<8> > layer45_out_V_data_2_V_dout;
    sc_signal< sc_logic > layer45_out_V_data_2_V_empty_n;
    sc_signal< sc_logic > layer45_out_V_data_3_V_full_n;
    sc_signal< sc_lv<8> > layer45_out_V_data_3_V_dout;
    sc_signal< sc_logic > layer45_out_V_data_3_V_empty_n;
    sc_signal< sc_logic > layer61_out_V_data_0_V_full_n;
    sc_signal< sc_lv<8> > layer61_out_V_data_0_V_dout;
    sc_signal< sc_logic > layer61_out_V_data_0_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready;
    sc_signal< sc_lv<2> > clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready;
    sc_signal< sc_lv<2> > add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready;
    sc_signal< sc_lv<2> > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_empty_n;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_full_n;
    sc_signal< sc_logic > pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_write;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_din;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_full_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_dout;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_din;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_full_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_dout;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_din;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_full_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_dout;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_empty_n;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_full_n;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_write;
    sc_signal< sc_lv<1> > start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_din;
    sc_signal< sc_logic > start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_full_n;
    sc_signal< sc_lv<1> > start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_dout;
    sc_signal< sc_logic > start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_din;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_full_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_dout;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_din;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_full_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_dout;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_din;
    sc_signal< sc_logic > start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_full_n;
    sc_signal< sc_lv<1> > start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_dout;
    sc_signal< sc_logic > start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_din;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_full_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_dout;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_empty_n;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_full_n;
    sc_signal< sc_logic > relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_write;
    sc_signal< sc_lv<1> > start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_din;
    sc_signal< sc_logic > start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_full_n;
    sc_signal< sc_lv<1> > start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_dout;
    sc_signal< sc_logic > start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_din;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_full_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_dout;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_din;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_full_n;
    sc_signal< sc_lv<1> > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_dout;
    sc_signal< sc_logic > start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_din;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_full_n;
    sc_signal< sc_lv<1> > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_dout;
    sc_signal< sc_logic > start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_din;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_full_n;
    sc_signal< sc_lv<1> > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_dout;
    sc_signal< sc_logic > start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_din;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_full_n;
    sc_signal< sc_lv<1> > start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_dout;
    sc_signal< sc_logic > start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_empty_n;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_full_n;
    sc_signal< sc_logic > relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_write;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_continue();
    void thread_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_start();
    void thread_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_continue();
    void thread_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_start();
    void thread_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_continue();
    void thread_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready();
    void thread_ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready();
    void thread_ap_sync_ready();
    void thread_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_continue();
    void thread_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_start();
    void thread_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_full_n();
    void thread_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_start();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_start();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_start();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_start();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_start();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_start();
    void thread_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_start();
    void thread_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_continue();
    void thread_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_start();
    void thread_input_images_V_data_0_V_TREADY();
    void thread_layer48_out_V_data_0_V_TDATA();
    void thread_layer48_out_V_data_0_V_TVALID();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_continue();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_start();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_full_n();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_write();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_continue();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_start();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_continue();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_start();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_continue();
    void thread_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_start();
    void thread_pos_enc_bottleneck_V_data_0_V_TREADY();
    void thread_pos_enc_bottleneck_V_data_1_V_TREADY();
    void thread_pos_enc_bottleneck_V_data_2_V_TREADY();
    void thread_pos_enc_bottleneck_V_data_3_V_TREADY();
    void thread_pos_enc_main_V_data_0_V_TREADY();
    void thread_pos_enc_main_V_data_1_V_TREADY();
    void thread_pos_enc_main_V_data_2_V_TREADY();
    void thread_pos_enc_main_V_data_3_V_TREADY();
    void thread_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_continue();
    void thread_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_start();
    void thread_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_full_n();
    void thread_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_write();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_continue();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_start();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_continue();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_start();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_full_n();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_write();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_continue();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_start();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_full_n();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_write();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_continue();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_start();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_continue();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_start();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_continue();
    void thread_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_start();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_continue();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_start();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_continue();
    void thread_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_start();
    void thread_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_continue();
    void thread_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_start();
    void thread_start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_din();
    void thread_start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_din();
    void thread_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_din();
    void thread_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_din();
    void thread_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_din();
    void thread_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_din();
    void thread_start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_din();
    void thread_start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_din();
    void thread_start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_din();
    void thread_start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_din();
    void thread_start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_din();
    void thread_start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_din();
    void thread_start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_din();
    void thread_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_din();
    void thread_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_din();
    void thread_start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_din();
    void thread_start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_din();
    void thread_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_din();
    void thread_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_din();
    void thread_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_din();
    void thread_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_din();
    void thread_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_din();
    void thread_start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_din();
    void thread_start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_din();
    void thread_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_continue();
    void thread_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_start();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_continue();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_start();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_continue();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_start();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_continue();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_start();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_continue();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_start();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_continue();
    void thread_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_start();
    void thread_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_continue();
    void thread_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_start();
    void thread_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_continue();
    void thread_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_start();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
