Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'a' [D:/1Learn/24Summer/Lxb/StarryCPU/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:166]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'a' [D:/1Learn/24Summer/Lxb/StarryCPU/mycpu_env/soc_verify/soc_dram/rtl/soc_lite_top.v:198]
WARNING: [VRFC 10-3129] assignment to input 'd' [D:/1Learn/24Summer/Lxb/StarryCPU/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v:58]
WARNING: [VRFC 10-3129] assignment to input 'd' [D:/1Learn/24Summer/Lxb/StarryCPU/mycpu_env/soc_verify/soc_dram/testbench/async_ram.v:83]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
