--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf PIN.ucf

Design file:              mips.ncd
Physical constraint file: mips.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clkclk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkclk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkclk/clkin1
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clkclk/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clkclk/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y2.CLKFBOUT
  Clock network: clkclk/clkfbout
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkclk/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkclk/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkclk/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkclk_clkout0 = PERIOD TIMEGRP "clkclk_clkout0" 
TS_clk_in / 0.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 78535885 paths analyzed, 8639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.176ns.
--------------------------------------------------------------------------------

Paths for end point cpu1/DReg1/Instr1_16 (SLICE_X72Y140.DX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.561ns (Levels of Logic = 2)
  Clock Path Skew:      -0.439ns (1.945 - 2.384)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y70.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y137.A3     net (fanout=1)        1.169   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0>
    SLICE_X53Y137.A      Tilo                  0.259   cpu1/IM1/out<16>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X43Y137.B1     net (fanout=1)        1.379   cpu1/IM1/out<16>
    SLICE_X43Y137.B      Tilo                  0.259   cpu1/DReg1/Instr1_16_4
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X72Y140.DX     net (fanout=14)       2.281   cpu1/Instr<16>
    SLICE_X72Y140.CLK    Tdick                 0.114   cpu1/DReg1/Instr1<16>
                                                       cpu1/DReg1/Instr1_16
    -------------------------------------------------  ---------------------------
    Total                                      7.561ns (2.732ns logic, 4.829ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.539ns (Levels of Logic = 2)
  Clock Path Skew:      -0.440ns (1.945 - 2.385)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y72.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y137.A4     net (fanout=1)        1.147   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<0>
    SLICE_X53Y137.A      Tilo                  0.259   cpu1/IM1/out<16>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X43Y137.B1     net (fanout=1)        1.379   cpu1/IM1/out<16>
    SLICE_X43Y137.B      Tilo                  0.259   cpu1/DReg1/Instr1_16_4
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X72Y140.DX     net (fanout=14)       2.281   cpu1/Instr<16>
    SLICE_X72Y140.CLK    Tdick                 0.114   cpu1/DReg1/Instr1<16>
                                                       cpu1/DReg1/Instr1_16
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (2.732ns logic, 4.807ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.433ns (1.945 - 2.378)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y66.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y137.A6     net (fanout=1)        0.996   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0>
    SLICE_X53Y137.A      Tilo                  0.259   cpu1/IM1/out<16>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X43Y137.B1     net (fanout=1)        1.379   cpu1/IM1/out<16>
    SLICE_X43Y137.B      Tilo                  0.259   cpu1/DReg1/Instr1_16_4
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X72Y140.DX     net (fanout=14)       2.281   cpu1/Instr<16>
    SLICE_X72Y140.CLK    Tdick                 0.114   cpu1/DReg1/Instr1<16>
                                                       cpu1/DReg1/Instr1_16
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (2.732ns logic, 4.656ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/DReg1/Instr1_16_12 (SLICE_X45Y130.DX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (1.972 - 2.384)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y70.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y137.A3     net (fanout=1)        1.169   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0>
    SLICE_X53Y137.A      Tilo                  0.259   cpu1/IM1/out<16>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X43Y137.B1     net (fanout=1)        1.379   cpu1/IM1/out<16>
    SLICE_X43Y137.B      Tilo                  0.259   cpu1/DReg1/Instr1_16_4
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X45Y130.DX     net (fanout=14)       2.085   cpu1/Instr<16>
    SLICE_X45Y130.CLK    Tdick                 0.114   cpu1/DReg1/Instr1_16_12
                                                       cpu1/DReg1/Instr1_16_12
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (2.732ns logic, 4.633ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.343ns (Levels of Logic = 2)
  Clock Path Skew:      -0.413ns (1.972 - 2.385)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y72.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y137.A4     net (fanout=1)        1.147   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<0>
    SLICE_X53Y137.A      Tilo                  0.259   cpu1/IM1/out<16>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X43Y137.B1     net (fanout=1)        1.379   cpu1/IM1/out<16>
    SLICE_X43Y137.B      Tilo                  0.259   cpu1/DReg1/Instr1_16_4
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X45Y130.DX     net (fanout=14)       2.085   cpu1/Instr<16>
    SLICE_X45Y130.CLK    Tdick                 0.114   cpu1/DReg1/Instr1_16_12
                                                       cpu1/DReg1/Instr1_16_12
    -------------------------------------------------  ---------------------------
    Total                                      7.343ns (2.732ns logic, 4.611ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_16_12 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.192ns (Levels of Logic = 2)
  Clock Path Skew:      -0.406ns (1.972 - 2.378)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_16_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y66.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X53Y137.A6     net (fanout=1)        0.996   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0>
    SLICE_X53Y137.A      Tilo                  0.259   cpu1/IM1/out<16>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81
    SLICE_X43Y137.B1     net (fanout=1)        1.379   cpu1/IM1/out<16>
    SLICE_X43Y137.B      Tilo                  0.259   cpu1/DReg1/Instr1_16_4
                                                       cpu1/IM1/Mmux_Instr81
    SLICE_X45Y130.DX     net (fanout=14)       2.085   cpu1/Instr<16>
    SLICE_X45Y130.CLK    Tdick                 0.114   cpu1/DReg1/Instr1_16_12
                                                       cpu1/DReg1/Instr1_16_12
    -------------------------------------------------  ---------------------------
    Total                                      7.192ns (2.732ns logic, 4.460ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/DReg1/Instr1_24_3 (SLICE_X46Y144.CX), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_24_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.287ns (Levels of Logic = 2)
  Clock Path Skew:      -0.398ns (1.975 - 2.373)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_24_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y74.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X66Y140.A1     net (fanout=1)        1.836   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<0>
    SLICE_X66Y140.A      Tilo                  0.254   cpu1/IM1/out<24>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux171
    SLICE_X47Y143.D5     net (fanout=1)        1.666   cpu1/IM1/out<24>
    SLICE_X47Y143.D      Tilo                  0.259   cpu1/DReg1/Instr1<24>
                                                       cpu1/IM1/Mmux_Instr171
    SLICE_X46Y144.CX     net (fanout=3)        1.058   cpu1/Instr<24>
    SLICE_X46Y144.CLK    Tdick                 0.114   cpu1/DReg1/Instr1_24_3
                                                       cpu1/DReg1/Instr1_24_3
    -------------------------------------------------  ---------------------------
    Total                                      7.287ns (2.727ns logic, 4.560ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_24_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.395ns (1.975 - 2.370)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_24_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y68.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X66Y140.A5     net (fanout=1)        1.278   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<0>
    SLICE_X66Y140.A      Tilo                  0.254   cpu1/IM1/out<24>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux171
    SLICE_X47Y143.D5     net (fanout=1)        1.666   cpu1/IM1/out<24>
    SLICE_X47Y143.D      Tilo                  0.259   cpu1/DReg1/Instr1<24>
                                                       cpu1/IM1/Mmux_Instr171
    SLICE_X46Y144.CX     net (fanout=3)        1.058   cpu1/Instr<24>
    SLICE_X46Y144.CLK    Tdick                 0.114   cpu1/DReg1/Instr1_24_3
                                                       cpu1/DReg1/Instr1_24_3
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (2.727ns logic, 4.002ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          cpu1/DReg1/Instr1_24_3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.398ns (1.975 - 2.373)
  Source Clock:         clk2 rising at 50.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to cpu1/DReg1/Instr1_24_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X4Y66.DOA0    Trcko_DOA             2.100   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    SLICE_X66Y140.A6     net (fanout=1)        1.273   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<0>
    SLICE_X66Y140.A      Tilo                  0.254   cpu1/IM1/out<24>
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux171
    SLICE_X47Y143.D5     net (fanout=1)        1.666   cpu1/IM1/out<24>
    SLICE_X47Y143.D      Tilo                  0.259   cpu1/DReg1/Instr1<24>
                                                       cpu1/IM1/Mmux_Instr171
    SLICE_X46Y144.CX     net (fanout=3)        1.058   cpu1/Instr<24>
    SLICE_X46Y144.CLK    Tdick                 0.114   cpu1/DReg1/Instr1_24_3
                                                       cpu1/DReg1/Instr1_24_3
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (2.727ns logic, 3.997ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkclk_clkout0 = PERIOD TIMEGRP "clkclk_clkout0" TS_clk_in / 0.4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu1/WReg1/DMoutW_1 (SLICE_X27Y156.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu1/WReg1/DMoutW_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.180ns (0.970 - 0.790)
  Source Clock:         clk2 rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu1/WReg1/DMoutW_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y159.DQ     Tcko                  0.198   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X27Y156.B6     net (fanout=32)       0.306   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X27Y156.CLK    Tah         (-Th)    -0.215   cpu1/WReg1/DMoutW<3>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux121
                                                       cpu1/WReg1/DMoutW_1
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.413ns logic, 0.306ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/WReg1/DMoutW_7 (SLICE_X28Y156.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cpu1/WReg1/DMoutW_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.184ns (0.974 - 0.790)
  Source Clock:         clk2 rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cpu1/WReg1/DMoutW_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y159.DQ     Tcko                  0.198   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X28Y156.D6     net (fanout=32)       0.335   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X28Y156.CLK    Tah         (-Th)    -0.197   cpu1/WReg1/DMoutW<7>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301
                                                       cpu1/WReg1/DMoutW_7
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.395ns logic, 0.335ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/WReg1/DMoutW_2 (SLICE_X27Y156.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          cpu1/WReg1/DMoutW_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.180ns (0.970 - 0.790)
  Source Clock:         clk2 rising at 100.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to cpu1/WReg1/DMoutW_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y159.CQ     Tcko                  0.198   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X27Y156.C5     net (fanout=32)       0.340   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X27Y156.CLK    Tah         (-Th)    -0.215   cpu1/WReg1/DMoutW<3>
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux231
                                                       cpu1/WReg1/DMoutW_2
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.413ns logic, 0.340ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkclk_clkout0 = PERIOD TIMEGRP "clkclk_clkout0" TS_clk_in / 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 97.334ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkclk/clkout1_buf/I0
  Logical resource: clkclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clkclk/clkout0
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cpu1/WReg1/pcW<3>/CLK
  Logical resource: cpu1/WReg1/Mshreg_pcW_1/CLK
  Location pin: SLICE_X32Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 98.601ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: cpu1/WReg1/pcW<3>/CLK
  Logical resource: cpu1/WReg1/Mshreg_pcW_0/CLK
  Location pin: SLICE_X32Y152.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkclk_clkout1 = PERIOD TIMEGRP "clkclk_clkout1" 
TS_clk_in / 0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7431 paths analyzed, 518 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.103ns.
--------------------------------------------------------------------------------

Paths for end point cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y74.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     36.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/GetNpc/PC_2 (FF)
  Destination:          cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      12.353ns (Levels of Logic = 0)
  Clock Path Skew:      -0.400ns (1.946 - 2.346)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/GetNpc/PC_2 to cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y150.CQ     Tcko                  0.430   cpu1/GetNpc/PC<3>
                                                       cpu1/GetNpc/PC_2
    RAMB16_X4Y74.ADDRA3  net (fanout=19)      11.523   cpu1/GetNpc/PC<2>
    RAMB16_X4Y74.CLKA    Trcck_ADDRA           0.400   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     12.353ns (0.830ns logic, 11.523ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y88.DIA1), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/WReg1/WriteRegW_3 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      10.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.449ns (1.951 - 2.400)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/WReg1/WriteRegW_3 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y143.DQ     Tcko                  0.430   cpu1/WReg1/WriteRegW<3>
                                                       cpu1/WReg1/WriteRegW_3
    SLICE_X28Y153.C3     net (fanout=20)       2.253   cpu1/WReg1/WriteRegW<3>
    SLICE_X28Y153.C      Tilo                  0.255   Timer0/mem_4
                                                       cpu1/forward5/GND_161_o_GND_161_o_AND_223_o11
    SLICE_X28Y153.B3     net (fanout=1)        0.690   cpu1/forward5/GND_161_o_GND_161_o_AND_223_o1
    SLICE_X28Y153.B      Tilo                  0.254   Timer0/mem_4
                                                       cpu1/forward5/GND_161_o_GND_161_o_AND_223_o4
    SLICE_X42Y165.A4     net (fanout=60)       3.032   cpu1/forward5/GND_161_o_GND_161_o_AND_223_o4
    SLICE_X42Y165.A      Tilo                  0.235   _i000008/mem_172
                                                       cpu1/mux3244/Mmux_out91
    RAMB16_X4Y88.DIA1    net (fanout=4)        2.712   PrWD<17>
    RAMB16_X4Y88.CLKA    Trdck_DIA             0.300   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.161ns (1.474ns logic, 8.687ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/WReg1/WriteRegW_3 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      9.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.449ns (1.951 - 2.400)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/WReg1/WriteRegW_3 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y143.DQ     Tcko                  0.430   cpu1/WReg1/WriteRegW<3>
                                                       cpu1/WReg1/WriteRegW_3
    SLICE_X28Y153.C3     net (fanout=20)       2.253   cpu1/WReg1/WriteRegW<3>
    SLICE_X28Y153.CMUX   Tilo                  0.326   Timer0/mem_4
                                                       cpu1/forward5/GND_161_o_GND_161_o_AND_223_o3
    SLICE_X28Y153.B5     net (fanout=1)        0.440   cpu1/forward5/GND_161_o_GND_161_o_AND_223_o3
    SLICE_X28Y153.B      Tilo                  0.254   Timer0/mem_4
                                                       cpu1/forward5/GND_161_o_GND_161_o_AND_223_o4
    SLICE_X42Y165.A4     net (fanout=60)       3.032   cpu1/forward5/GND_161_o_GND_161_o_AND_223_o4
    SLICE_X42Y165.A      Tilo                  0.235   _i000008/mem_172
                                                       cpu1/mux3244/Mmux_out91
    RAMB16_X4Y88.DIA1    net (fanout=4)        2.712   PrWD<17>
    RAMB16_X4Y88.CLKA    Trdck_DIA             0.300   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.982ns (1.545ns logic, 8.437ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/WReg1/WriteRegW_0 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      9.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.449ns (1.951 - 2.400)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/WReg1/WriteRegW_0 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y143.AQ     Tcko                  0.430   cpu1/WReg1/WriteRegW<3>
                                                       cpu1/WReg1/WriteRegW_0
    SLICE_X32Y153.D3     net (fanout=23)       1.802   cpu1/WReg1/WriteRegW<0>
    SLICE_X32Y153.D      Tilo                  0.254   cpu1/WReg1/ALUoutW_0_1
                                                       cpu1/forward5/GND_161_o_GND_161_o_AND_223_o1
    SLICE_X28Y153.B4     net (fanout=1)        0.957   cpu1/forward5/GND_161_o_GND_161_o_AND_223_o
    SLICE_X28Y153.B      Tilo                  0.254   Timer0/mem_4
                                                       cpu1/forward5/GND_161_o_GND_161_o_AND_223_o4
    SLICE_X42Y165.A4     net (fanout=60)       3.032   cpu1/forward5/GND_161_o_GND_161_o_AND_223_o4
    SLICE_X42Y165.A      Tilo                  0.235   _i000008/mem_172
                                                       cpu1/mux3244/Mmux_out91
    RAMB16_X4Y88.DIA1    net (fanout=4)        2.712   PrWD<17>
    RAMB16_X4Y88.CLKA    Trdck_DIA             0.300   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.976ns (1.473ns logic, 8.503ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y88.DIA0), 47 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/WReg1/pcW_3 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      10.000ns (Levels of Logic = 7)
  Clock Path Skew:      -0.482ns (1.951 - 2.433)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/WReg1/pcW_3 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y152.DQ     Tcko                  0.525   cpu1/WReg1/pcW<3>
                                                       cpu1/WReg1/pcW_3
    SLICE_X48Y156.A3     net (fanout=1)        1.685   cpu1/WReg1/pcW<3>
    SLICE_X48Y156.COUT   Topcya                0.474   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<6>
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_lut<3>_INV_0
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<6>
    SLICE_X48Y157.CIN    net (fanout=1)        0.003   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<6>
    SLICE_X48Y157.COUT   Tbyp                  0.093   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<10>
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<10>
    SLICE_X48Y158.CIN    net (fanout=1)        0.003   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<10>
    SLICE_X48Y158.COUT   Tbyp                  0.093   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<14>
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<14>
    SLICE_X48Y159.CIN    net (fanout=1)        0.003   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<14>
    SLICE_X48Y159.BMUX   Tcinb                 0.310   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<18>
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<18>
    SLICE_X41Y164.A3     net (fanout=1)        1.246   cpu1/pcW[31]_GND_6_o_add_109_OUT<16>
    SLICE_X41Y164.A      Tilo                  0.259   cpu1/Mmux_ResultW16
                                                       cpu1/Mmux_ResultW162
    SLICE_X44Y157.B4     net (fanout=3)        1.156   cpu1/Mmux_ResultW161
    SLICE_X44Y157.B      Tilo                  0.254   _i000008/mem_162
                                                       cpu1/Mmux_ResultW163
    SLICE_X44Y157.C4     net (fanout=35)       0.354   cpu1/ResultW<16>
    SLICE_X44Y157.C      Tilo                  0.255   _i000008/mem_162
                                                       cpu1/mux3244/Mmux_out81
    RAMB16_X4Y88.DIA0    net (fanout=4)        2.987   PrWD<16>
    RAMB16_X4Y88.CLKA    Trdck_DIA             0.300   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     10.000ns (2.563ns logic, 7.437ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/WReg1/WriteRegW_3 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 3)
  Clock Path Skew:      -0.449ns (1.951 - 2.400)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/WReg1/WriteRegW_3 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y143.DQ     Tcko                  0.430   cpu1/WReg1/WriteRegW<3>
                                                       cpu1/WReg1/WriteRegW_3
    SLICE_X28Y153.C3     net (fanout=20)       2.253   cpu1/WReg1/WriteRegW<3>
    SLICE_X28Y153.C      Tilo                  0.255   Timer0/mem_4
                                                       cpu1/forward5/GND_161_o_GND_161_o_AND_223_o11
    SLICE_X28Y153.B3     net (fanout=1)        0.690   cpu1/forward5/GND_161_o_GND_161_o_AND_223_o1
    SLICE_X28Y153.B      Tilo                  0.254   Timer0/mem_4
                                                       cpu1/forward5/GND_161_o_GND_161_o_AND_223_o4
    SLICE_X44Y157.C1     net (fanout=60)       2.315   cpu1/forward5/GND_161_o_GND_161_o_AND_223_o4
    SLICE_X44Y157.C      Tilo                  0.255   _i000008/mem_162
                                                       cpu1/mux3244/Mmux_out81
    RAMB16_X4Y88.DIA0    net (fanout=4)        2.987   PrWD<16>
    RAMB16_X4Y88.CLKA    Trdck_DIA             0.300   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (1.494ns logic, 8.245ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu1/WReg1/pcW_4 (FF)
  Destination:          cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          50.000ns
  Data Path Delay:      9.607ns (Levels of Logic = 7)
  Clock Path Skew:      -0.422ns (1.951 - 2.373)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 50.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: cpu1/WReg1/pcW_4 to cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y155.AQ     Tcko                  0.525   cpu1/WReg1/pcW<7>
                                                       cpu1/WReg1/pcW_4
    SLICE_X48Y156.B3     net (fanout=1)        1.283   cpu1/WReg1/pcW<4>
    SLICE_X48Y156.COUT   Topcyb                0.483   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<6>
                                                       cpu1/WReg1/pcW<4>_rt
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<6>
    SLICE_X48Y157.CIN    net (fanout=1)        0.003   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<6>
    SLICE_X48Y157.COUT   Tbyp                  0.093   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<10>
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<10>
    SLICE_X48Y158.CIN    net (fanout=1)        0.003   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<10>
    SLICE_X48Y158.COUT   Tbyp                  0.093   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<14>
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<14>
    SLICE_X48Y159.CIN    net (fanout=1)        0.003   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<14>
    SLICE_X48Y159.BMUX   Tcinb                 0.310   cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<18>
                                                       cpu1/Madd_pcW[31]_GND_6_o_add_109_OUT_cy<18>
    SLICE_X41Y164.A3     net (fanout=1)        1.246   cpu1/pcW[31]_GND_6_o_add_109_OUT<16>
    SLICE_X41Y164.A      Tilo                  0.259   cpu1/Mmux_ResultW16
                                                       cpu1/Mmux_ResultW162
    SLICE_X44Y157.B4     net (fanout=3)        1.156   cpu1/Mmux_ResultW161
    SLICE_X44Y157.B      Tilo                  0.254   _i000008/mem_162
                                                       cpu1/Mmux_ResultW163
    SLICE_X44Y157.C4     net (fanout=35)       0.354   cpu1/ResultW<16>
    SLICE_X44Y157.C      Tilo                  0.255   _i000008/mem_162
                                                       cpu1/mux3244/Mmux_out81
    RAMB16_X4Y88.DIA0    net (fanout=4)        2.987   PrWD<16>
    RAMB16_X4Y88.CLKA    Trdck_DIA             0.300   cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/DM1/IP_DM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.607ns (2.572ns logic, 7.035ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkclk_clkout1 = PERIOD TIMEGRP "clkclk_clkout1" TS_clk_in / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y74.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/GetNpc/PC_5 (FF)
  Destination:          cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.917 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/GetNpc/PC_5 to cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y150.BQ     Tcko                  0.198   cpu1/GetNpc/PC<7>
                                                       cpu1/GetNpc/PC_5
    RAMB16_X4Y74.ADDRA6  net (fanout=19)       0.428   cpu1/GetNpc/PC<5>
    RAMB16_X4Y74.CLKA    Trckc_ADDRA (-Th)     0.066   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.132ns logic, 0.428ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y72.ADDRA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/GetNpc/PC_2 (FF)
  Destination:          cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 0)
  Clock Path Skew:      0.223ns (0.924 - 0.701)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/GetNpc/PC_2 to cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y150.CQ     Tcko                  0.198   cpu1/GetNpc/PC<3>
                                                       cpu1/GetNpc/PC_2
    RAMB16_X4Y72.ADDRA3  net (fanout=19)       0.453   cpu1/GetNpc/PC<2>
    RAMB16_X4Y72.CLKA    Trckc_ADDRA (-Th)     0.066   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.132ns logic, 0.453ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y72.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu1/GetNpc/PC_7 (FF)
  Destination:          cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.924 - 0.708)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk2 rising at 0.000ns
  Clock Uncertainty:    0.350ns

  Clock Uncertainty:          0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.453ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: cpu1/GetNpc/PC_7 to cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y150.DQ     Tcko                  0.198   cpu1/GetNpc/PC<7>
                                                       cpu1/GetNpc/PC_7
    RAMB16_X4Y72.ADDRA8  net (fanout=19)       0.448   cpu1/GetNpc/PC<7>
    RAMB16_X4Y72.CLKA    Trckc_ADDRA (-Th)     0.066   cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.132ns logic, 0.448ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkclk_clkout1 = PERIOD TIMEGRP "clkclk_clkout1" TS_clk_in / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y72.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X5Y76.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------
Slack: 46.430ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cpu1/IM1/IP_IM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y72.CLKA
  Clock network: clk2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     40.000ns|     10.000ns|     10.482ns|            0|            0|            0|     78543316|
| TS_clkclk_clkout0             |    100.000ns|     22.176ns|          N/A|            0|            0|     78535885|            0|
| TS_clkclk_clkout1             |     50.000ns|     13.103ns|          N/A|            0|            0|         7431|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   22.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 78543316 paths, 0 nets, and 20488 connections

Design statistics:
   Minimum period:  22.176ns{1}   (Maximum frequency:  45.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 22 12:51:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4772 MB



