// Seed: 2338794570
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
macromodule module_1 #(
    parameter id_15 = 32'd96
) (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input uwire id_10,
    output tri1 id_11,
    input uwire id_12,
    output uwire id_13,
    input uwire id_14,
    input supply1 _id_15,
    input wire id_16,
    output supply1 id_17,
    input wire id_18
);
  wand id_20;
  assign id_7 = -1;
  logic id_21;
  module_0 modCall_1 (id_21);
  tri1 id_22;
  ;
  assign id_20 = (-1);
  always @(negedge -1) release id_22;
  generate
    logic [id_15 : 1] id_23;
    ;
  endgenerate
  assign id_22 = 1;
endmodule
