# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Merge.srcs/sources_1/imports/new/MUX_2_to_4.vhd" \
"../../../../Merge.srcs/sources_1/imports/new/TristateBuff.vhd" \
"../../../../Merge.srcs/sim_1/new/M_Test.vhd" \

# Do not sort compile order
nosort
