 II 
整合化學置換與無電鍍鎳應用於積體電路製程研究 
計畫編號： NSC 97－2221－E－035－091－ 
執行期限：97 年 08 月 01 日至 98 年 07 月 31 日 
主持人：楊文祿 教授 / 逢甲大學電子工程
Abstract 
In this study, the back-end manufacturing 
process related high reliability low-k film 
process and self-formed diffusion barrier 
had been research. The first part, a novel 
deposition method for ultralow k dielectric 
films has been investigated. In the 
preparation of porous film of the sol-gel by 
adding acetonylacetone, not only to reduce 
the heat shrinkable coefficient of sol-gel 
film but also improved to avoid the crack 
issue during post heat treatment. On the 
other hand, the capacity of adsorbed water, 
leakage current and mechanical strength of 
the porous low-K film can be reduce by 
using plasma treatment. The second part was 
using chemical displacement to self-formed 
MnSixOx compound diffusion barrier. The 
low temperature process and step-coverage 
was better than PVD process, and the low 
cost and selective deposition was an 
excellence than CVD process. Selective 
deposition can be deposited in the interface 
to formed diffusion barrier, so can be reduce 
the vertical wire resistance in series. Hence, 
the problem of the RC delay can be avoid.  
 
Keywords: acetonylacetone、ultralow K、 
porous silica、plasma treatment、self-formed 
barrier 
 
一、中文摘要 
本研究針對半導體後段金屬連線製程
部份共提出兩個相關研究，第一研究部份
為高可靠度的極低介電常數薄膜之製作與
研究，第二研究部份為利用化學置換法自
我形成 ( self-formed )銅錳合金，再藉由退
火製程自我形成錳矽氧化合物阻障層。在
第一部份的研究中，研發出一種新穎的極
低介電常數薄膜沉積方法，在製備多孔薄
膜之溶凝膠內加入丙酮基丙酮溶劑，不僅
有助於極低介電常數多孔薄膜之溶凝膠降
低熱收縮係數，使多孔薄膜表面在經過熱
處理後不會在有龜裂的情形發生，以提高
薄膜表面的可靠度與製程之成功率；另一
方面，則利用電將處理的方式來降低奈米
孔洞低介電常數薄膜吸附水氣的能力，並
且發現電漿處理亦能改善其薄膜漏電流與
機械強度。第二研究部份的研究中，利用
化學置換法自我形成 ( self-formed ) 銅錳
合金，再藉由退火製程自我形成錳矽氧化
合物阻障層，這樣的方式有較低的製程溫
度、比 PVD 更好的階梯覆蓋性，比 CVD
有更低的製作成本，與選擇性沈積。選擇
性沈積可以只在介電層的界面才形成擴散
阻障層，進而減少垂直導線的串聯阻值，
如此一來，可以減少後段金屬連線的 RC 
delay。 
 
關鍵詞：丙酮基丙酮、極低介電常數、多
孔矽化物、電漿處理、自我形成阻障層 
 
 IV 
80依一定比例調配成溶凝膠溶液，旋塗在
不同之矽基板上，然後，將樣品放入烤箱
以溫度60℃烘拷6小時，接著，將樣品放入
爐管去做30分鐘450℃的熱處理步驟，最
後，利用蒸鍍機分別蒸鍍上、下電極完成
元件的製作，另外準備未加入丙酮基丙酮
溶劑的樣品做比較。之後，將樣品放入爐
管去做不同的熱處理步驟，探討其熱穩定
度。 
(b) 奈米孔洞低介電常數薄膜之電漿處理
過程 
將溶液以表 1 的莫爾質量比例方式去
做調配，接著將調配好之溶凝膠，旋塗在
不同之矽基板上。旋塗轉速分為兩階段以
求樣品塗布之均勻性，初速為 500 rpm 旋
轉 10 秒鐘，再以高速 2500 rpm 旋轉 20 秒
鐘。然後，將樣品放入烤箱以溫度 60℃烘
拷 1 小時。接著，進爐管做熱處理步驟，
而爐管之加熱程序步驟如圖 1 所示。之
後，使用 HDPCVD 以電漿功率 200 W，
製程壓力 20 mTorr，做氨電漿處理低介電
常數多孔薄膜。最後，將樣品利用蒸鍍機
蒸鍍上、下電極完成元件的製作，另外準
備未經氨電漿處理的樣品做比較。 
第二研究部份：利用化學置換法自我形成 
( self-formed )銅錳合金 
    在矽基板上沉積氧化層，再沉積上
100nm的非晶矽，接著在SOI結構上用表2
的配方進行銅錳導線的置換，條件是鍍液
酸鹼值為2.5，鍍液溫度40℃，置換時間為
60秒。然後在烘烤薄膜之後，在薄膜上疊
上含氧的介電層，再進行400℃退火30分
鐘，以觀察有無銅錳合金自我形成。 
以上薄膜的電容特性，以 Keithley 
Model 82 C-V analyzer 在頻率 1MHz 的交
流 偏 壓 量 測 高 頻 電 容 - 電 壓
(capacitance-voltage) 曲線，並以 SEM 量
測薄膜截面的厚度，藉以求出薄膜的介電
常數值。由 Keithely 4200  I-V analyzer 來
量測薄膜的電流-電壓特徵曲線進而得知
薄膜漏電流的特性。 
 
四、結果與討論 
第一研究部份：高可靠度的極低介電常數
薄膜之製作與研究 
(a) 高可靠度的極低介電常數薄膜之製作 
在未加入丙酮基丙酮溶劑的樣品中，
經加熱後會造成薄膜發生嚴重龜裂(如圖 2
所示)，而完全無法應用；反觀，加入丙酮
基丙酮溶劑的樣品中，有助於極低介電常
數多孔薄膜之溶凝膠降低熱收縮係數，並
明顯抑制薄膜在經受熱處理後有龜裂的現
象發生(如圖 3 所示)，並且能獲得較佳品
質的薄膜，以提升其薄膜可靠度。除此之
外，我們進一步的調變丙酮基丙酮/TEOS
的莫爾質量比，當丙酮基丙酮/TEOS 的莫
爾質量比由 0.33 增加到 1.66 時，介電常數
k 值會由 1.27 增加到 3.01，介電常數值的
計算是利用 C-V 量測和 SEM 量測薄膜截
面的厚度(如圖 4 所示)相互驗證，其中丙
酮基丙酮/TEOS 的莫爾質量比為 1 時，多
孔矽化物薄膜有平滑的表面，其 k 值為
1.82 是可被接受的。由此，可以知道能藉
由添加適量的丙酮基丙酮之容濟，能得到
一較佳品質與可靠度之薄膜。 
另外，薄膜經由不同溫度的熱處理
下，發現 300℃的溫度即可使溶凝膠進行
完整的縮合反應(如圖 5 所示)（Tf 為有添
加丙酮基丙酮之薄膜厚度，Td 為未添加丙
酮基丙酮之薄膜厚度），並且在不同的熱
處理溫度下電容值不會有太大變化(如圖 6
所示)（Cf 為有添加丙酮基丙酮之電容值，
Cd 為未添加丙酮基丙酮之電容值 (47 
pF)）。若當溫度少於 300℃時，熱處理溫
度則不足夠完成脫水反應(如圖 7 所示)
（Kf 為有添加丙酮基丙酮之介電常數
 VI 
在置換成導線的實驗結果中可以發現(如
圖18~23所示)，化學置換法有很好的選擇
性，可以只把矽置換成銅錳合金，置換之
後的薄膜厚度增加1.5~2倍。然而，置換時
間30秒的厚度卻與60秒的相同，除了薄膜
顆粒有點差異之外、兩者的薄膜厚度或是
薄膜與二氧化矽的界面，都出現極度類似
的情況。表示有兩種可能的原因所導致，
第一：100nm的非晶矽可以在30秒以內被
置換掉，以至於兩種置換時間所置換岀的
薄膜厚度大致相同。第二：先前的置換是
在矽上直接置換，置換的總體積很大，但
是微影之後可以置換的總體積大幅縮小，
除此之外，導線也露出五個面可以參與反
應。才會出現30秒與60秒的置換時間會有
相似的結果。可從圖24與圖25中發現，所置
換出來的薄膜有錳的成分，但部分的錳卻已
經氧化，才會出現氧化錳的晶相。使用煮沸
與通入氬氣的除氧結果在XRD的分析上卻
發現，這兩種除氧方式會抑制置換反應，猜
測是因為金屬氧化是可以提供還原電位
的，讓還原反應更容易進行，如果避免金屬
氧化，置換反應會比較弱，因此以這兩種除
氧方式對本實驗不是一個有效的處理方
法。經由XRD與AES的對照，確定薄膜成
分，圖26中得知錳的比例是最少的，氧的成
分都比錳還多，更加確定多數的錳以氧化，
而錳的比例大約在0.1~0.7%之間 (如圖27所
示)，這也許是因為還原電位不足所導致。
化學置換法有很好的選擇性，可以只把矽置
換成銅錳合金，置換之後的薄膜厚度增加
1.5~2倍。 
此化學置換銅錳導線除了將鍍液酸鹼
值與鍍液溫度控制在pH: 2.5與40℃之外，
置換時間可以根據面積與表面積的需求而
設定在30至60秒之間，相對的，過長的置
換時間會導致導線剝落。如果要對應未來
導線的需求，低的電阻係數是基本的條，
可是受限於化學置換法的銅錳合金薄膜氧
化問題，以目前的狀況還不能有效的解，
這也是未來相關研究所必須改善的部份。 
五、結論 
   就極低介電常數多孔薄膜一般而言，經
過熱處理後，因表面之容凝膠的熱收縮係
數相對於二氧化矽介電層來說是較高的。
因此在多孔薄膜受熱處理後，表面極易產
生龜裂的現象。因此本實驗室研發出在製
備多孔薄膜之溶凝膠內加入丙酮基丙酮溶
劑，不僅有助於極低介電常數多孔薄膜之
溶凝膠降低熱收縮係數，使多孔薄膜表面
在經過熱處理後不會在有龜裂的情形發
生，以提高薄膜表面的可靠度與製程之成
功率；另一方面，則利用電將處理的方式
來降低奈米孔洞低介電常數薄膜吸附水氣
的能力，並且發現電漿處理亦能改善其薄
膜漏電流與機械強度。 
而化學置換銅錳導線部份，除了將鍍
液酸鹼值與鍍液溫度控制在 pH: 2.5 與
40℃之外，置換時間可以根據面積與表面
積的需求而設定在 30 至 60 秒之間，相對
的，過長的置換時間會導致導線剝落。如
果要對應未來導線的需求，低的電阻係數
是基本的條，可是受限於化學置換法的銅
錳合金薄膜氧化問題，以目前的狀況還不
能有效的解，這也是未來相關研究所必須
改善的部份。 
 
六、參考文獻 
[1] International Technology Roadmap for 
Semiconductors, 2007 edition. 
[2] Y.N. Su et al. IEDM 2005. 
[3] M. Gallitre, et al, in materials for 
Advanced Metallization Conf., Dresden, 
Germany,2008. 
[4] Yoneda, K. et al, Interconnect 
Technology Conference of IEEE, 
pp.220-222, 2005. 
 VIII 
 
表 1 溶凝膠中各溶劑之莫爾質量比 
 
 
NH4F CuSO4 MnSO4 (NH4)2SO4 Total 
0.22M 0.02M 0.6M 1.0M 100ml 
表2 化學置換鍍液成分(莫爾濃度比) 
 
 
 
圖 1 樣品熱處理之加熱曲線圖 
 
 
圖 2在 OM 下，未添加丙酮基丙酮之樣品
表面圖 
 
圖 3 在 OM 下，添加丙酮基丙酮之樣品表
面圖 
 
圖 4 在 SEM 下，添加丙酮基丙酮之薄膜
剖面圖 
 
 
圖 5 在不同熱處理溫度下，薄膜厚度變化
的絕對比值 
 
 X 
 
圖 12 氨電漿處理低介電常數多孔薄膜之
XPS 譜圖 
 
 
 
圖 13 未電漿處理與氨電漿處理低介電常
數多孔薄膜氮之 Auger 分析比較 
 
 
圖 14 不同時間氫電漿處理低介電常數多
孔薄膜下，漏電流密度-電場關係曲線圖 
 
圖 15 不同時間氮電漿處理低介電常數多
孔薄膜下，漏電流密度-電場關係曲線圖 
 
 
圖 16 不同時間氨電漿處理低介電常數多
孔薄膜下，漏電流密度-電場關係曲線圖 
 
 
 
圖 17 不同時間與不同電漿處理低介電常
數多孔薄膜之硬度比較 
 
 
 
 XII 
 
圖 23 非晶矽線置換成銅錳合金 60 秒(放
大) 
 
 
圖 24不同鍍液酸鹼值所置換薄膜晶相 
 
 
圖 25 除氧處理過的鍍液所置換薄膜晶相
(pH:2.5) 
 
 
圖26鍍液酸鹼值2所置換薄膜的成分比例
(銅、錳、矽、氧) 
 
 
圖27鍍液酸鹼值2所置換薄膜的成分比例
(錳、氧) 
Dr. Sridhar Balakrishnan 
Mgr.; BEOL Integration for Future Tech., INTEL CORP., Santa Clara, California 
 
Session B: Keynote panel 
 
“3D IC Realization & Integration for the 22 nm Technology Node & Beyond” 
  
J. Jay McMahon, SEMATECH – Moderator 
Steve Koester, IBM 
Jerry Bautista, INTEL 
Robert Patti, TEZZARON SEMI 
David Mountain, EXCEPTIONAL COMPUTING 
Peter Ramm, FRAUNHOFER 
Shinobu Fujita, TOSHIBA 
 
Session C : Evening Panel Session 
 
”IC Interconnect Technology and Design: A Summary of the First 25 Years and 
a Projection of the Future” 
 
ORGANIZER/MODERATOR 
Dr. Ronald Gutmann 
RENSSELAER POLYTECHNIC  INST. 
 
Session D : Luncheon  Presentation 
 
”Optimized Curing and CMP of Nanostructured Ultra-Low-k Films” 
by 
Dr. Reinhold Dauskardt 
Assoc. Chair, Dept. of Material Science & Engr., STANFORD UNIVERSITY, 
Stanford, California 
 
 
二、參與會議心得：  
本人所發表之論文： 
A Highly Reliable Ultralow Dielectric Constant Porous Silica Film with 
Acetonylacetone Incorporation 
??? 出?????????報??發??論?
2
“Interconnect by Step and Flash Imprint Lithography” 
C. G. Willson; UNIVERSITY Of TEXAS; Austin, TX. 
 
“Recent Advances in Silicon-Based Devices for Optical Interconnects” 
L. Vivien, D. Marris-Morini, E. Cassan, G. Rasigade, J. Osmond, S. Laval; 
UNIVERSITY OF PARIS; Orsay, FRANCE;  J-M Fedeli; CEA-LETI, Grenoble, 
FRANCE. 
(Invited Paper) 
 
“Technology Options for Post-Copper, On-Chip Electrical Interconnects” 
B. Geer; STATE UNIV Of NEW YORK; Albany, N.Y. 
(Invited Paper) 
 
“Can Integrated Photonics Solve the MPSoC Interconnect Issues?” 
I. O’Connor, F. Mieryeville, F.Gaffiot; LYONS INST. Of NANOTECH; Lyon, 
FRANCE; A. Scandurra; ST MICROELECTRONICS; Catania, ITALY; and G. 
Nicolescu; POLYTECHNIC UNIV.; Montreal, CANADA. 
(Invited Paper) 
 
“Elimination of Back End Interconnect Processing by Applying Inverse Design 
and Volumetric Controlled Manufacturing Methods” 
J. St. Ville, A. Sidhwa and S. D.Rajan; ARMOR DESIGN; Phoenix, AZ. 
 
“Electrical Modeling & Characterization of Through-Silicon Vias (TSVs) for 3-D 
Integrated Circuits” 
I. Savidis; UNIV. Of ROCHESTER; Rochester, N.Y.; S.M. Alam; EVERSPIN TECH; 
Austin, TX; A. Jain, S. Pozder and R.E. Jones; FREESCALE SEMI; Austin, TX; R. 
Chatterjee; GEORGIA INST. Of TECH; Atlanta, GA. 
 
“Test Results for a Fabricated 3 Tier 3-D FDSOI SRAM” 
J. F. McDonald, R.P. Kraft, P. Belemjian, O. Erdogan, P. Jacobs, A. Zia, A. Gutin; 
RENSSELAER POLYTECH. INST.; Troy, N.Y. 
 
“Architecture Implications of 3-D Integration” 
M. Ignatowski; IBM WATSON RES. CTR.; Yorktown Heights, N.Y. 
 
“3-D Integration Technology for Realizing Super Chip” 
T. Tanaka, T. Fukushima, M. Koyanagi; TOHOKU UNIV.; Sendai, JAPAN. 
??? 出?????????報??發??論?
4
CA. 
(Invited Paper) 
 
“Design Aware RIE Process Optimization for Via/Contact Pattern Transfer” 
V. Sukharev, A. Markosian, V. Kudryavtsev, L.Manukyan, N. Khachatryan, A. 
Kteyan, H. Lazaryan, H.  Hovsepyan, J-H. Choy; MENTOR GRAPHICS; San Jose, 
CA. 
(Invited Paper) 
 
“Atomic Layer Deposition for Nanoscale Contact Applications” 
H.B.R. Lee and H. Kim; POHANG UNIV.; Gyungbuk, KOREA 
(Invited Paper) 
 
“VCM-Based Design of Key Components for Plasma Deposition Chambers to 
Eliminate Induced Defects During Processing” 
A. Sidhwa, J. St. Ville and S. Rajan; ARMOR DESIGN; Phoenix, AZ. 
 
 
三、建議：  
本人非常感謝國科會此次補助參與2008 VLSI/ULSI Multilevel Interconnection 
Conference (VMIC)並發表論文，其中的 Keynote addresses presentations 使
我受益良多，對於未來的研究領域有了新的想法以及方向。最後，再次感謝國科
會。 
 
四、攜回資料名稱及內容：  
參與本次大會攜回之主要資料為  
(1) 2008 ICICDT 論文集，紙本 
(2) 會議議程手冊 
 
五、其他： 
??? 出?????????報??發??論?
6
 
(本人與會場櫃台合照) 
 
 
??? 出?????????報??發??論?
8
EXPERIMENTAL 
The fabricated device structure is shown 
in Fig. 1.  A 370 nm porous dielectric layer 
was spin-coated on a Si substrate.  The coating 
solution consisted of Acetonylacetone, TEOS, 
HCl, Tween 80, ethanol, and deionized (DI) 
water mixed at room temperature for 30 min.  
After the coating, samples were dried at 60oC 
for 6 hours.  Then the samples were annealed 
in a furnace at 450oC for 30 min.  After Cu 
deposition, the patterns were defined on top of 
the porous dielectric film by photolithography.  
As compared to the conventional method, a 
highly reliable ultralow K dielectric film was 
obtained without any post surface treatment by 
adding acetonylacetone into the coating 
solution.  For measuring capacitance, a 
Keithley model 82 meter was used.  The 
frequency and oscillation level were 1 MHz 
and 100 mV, respectively.  The dielectric 
constant was calculated from the measured 
capacitance, the film thickness, and the area of 
the electrode.  The leakage current density of 
the films was determined from the I-V 
characteristics measured by a HP-4156 
semiconductor parameter analyzer.  The film 
thickness was measured from a cross section 
by SEM. 
RESULTS AND DISCUSSION 
Different molar ratio of Acetonylacetone / 
TEOS: 
The samples failed to electrical analyses 
(due to serious surface crack after heat 
treatments, as shown in Fig. 2) in case the 
coating solution without incorporation of 
acetonylacetone.  By adding acetonylacetone 
into the coating solution, the highly reliable 
ultralow K porous silica film (the surface is as 
shown in Fig. 3) can be easily fabricated by 
SOD.  While there is a side effect as 
acetonylacetone incorporated into the coating 
solution.  Fig. 4 depicts the C-V plots for the 
fabricated porous dielectric films with different 
molar ratio of acetonylacetone / TEOS.  It is 
seen that the accumulation capacitance of the 
device increases as the molar ratio of 
acetonylacetone / TEOS increased.  To 
compile statistics from Fig. 4, it also can be 
seen from Fig. 5 that the statistics capacitances 
increase with increasing the ratio of 
acetonylacetone / TEOS.  The dielectric 
constant of the fabricated sample were 
calculated by film capacitance (from C-V 
measurement) and film thickness (from cross 
sectional SEM measurement as seen in Fig. 6).  
As can be seen from Fig. 7, K value of porous 
silica film increases from 1.27 to 3.01 as the 
acetonylacetone / TEOS ratio increases from 
0.33 to 1.66.  It can be inferred that the 
samples will be failed due to surface crack in 
case without acetonylacetone incorporation 
and without additional surface treatments.  On 
the other hand, if the molar ratio of 
acetonylacetone is too high the K value of the 
porous silica film will be increased drastically. 
The leakage current densities of the films 
prepared with different amounts of 
acetonylacetone are shown in Fig. 8.  
Regardless of the acetonylacetone molar ratio 
used, the leakage current densities did not 
change significantly with an increase in the 
molar ratio of acetonylacetone / TEOS.  It 
indicates that I-V characteristics of the porous 
silica film will not affect by incorporating 
acetonylacetone within the coating solution. 
Besides, by incorporating acetonylacetone 
within the coating solution, the porous silica 
films yielded excellent reliability.   Figs. 9~10 
show that the C-V plots and box chart, the 
capacitances are not more deviation after 
putting difference time in air. It implied that 
the porous films are not bonded O-H bond in 
air, and keeping the K value still is low. And 
the I-V characteristics of the porous silica 
films remained stable for a long while in air, as 
shown in Fig. 11.  
As discussed previously, the samples 
failed to measure in case without 
acetonylacetone incorporation and K value of 
  
 
 
Fig. 1: Scheme by SOD process for capacitors 
 
Fig. 2: SEM image of the fabricated porous 
dielectric films without acetonylacetone in the 
coating solution 
 
Fig. 3: SEM image of the fabricated porous 
dielectric films with an addition of 
acetonylacetone in the coating solution 
 
 
Fig. 4: C-V plot for the fabricated porous 
dielectric films with different molar ratio of 
acetonylacetone / TEOS  
 
 
Fig. 5: Capacitance of the fabricated porous 
dielectric films with different molar ratio of 
acetonylacetone / TEOS  
 
Si substrate 
Low-k 
Cu pad 
Al 
TEOS / Tween 80 / ethanol / DI water / HCL 
= 3.8:2:8.3:1.8:0.5 
Acetonylacetony / TEOS
(Molar ratio) K value 
0.33 
0.66 
1 
1.33 
1.66 
2 
1.27 
1.50 
1.82 
2.64 
3.01 
4.37 
Table Ⅰ : Comparison of K value with 
different molar ratio of acetonylacetone / 
TEOS, the solution was coating on the Si 
wafer. The baking temperature was 60oC for 6 
hrs then annealing temperature was 450oC for 
30 min 
Table Ⅱ : Comparison of capacitance with 
different lying time, the solution was coating 
on the Si wafer. The baking temperature was 
60oC for 6 hrs then annealing temperature was 
450oC for 30 min 
 
 
 
 
 
Acetonylacetone / TEOS / Tween 80 / ethanol 
/ DI water / HCL = 3.8:3.8:2:8.3:1.8:0.5 
Time (hrs) Capacitance (F) 
0 hr 
12 hrs 
24 hrs 
36 hrs 
43.0p 
50.1p 
50.0p 
45.4p 
Dr. Sridhar Balakrishnan 
Mgr.; BEOL Integration for Future Tech., INTEL CORP., Santa Clara, California 
 
Session B: Keynote panel 
 
“3D IC Realization & Integration for the 22 nm Technology Node & Beyond” 
  
J. Jay McMahon, SEMATECH – Moderator 
Steve Koester, IBM 
Jerry Bautista, INTEL 
Robert Patti, TEZZARON SEMI 
David Mountain, EXCEPTIONAL COMPUTING 
Peter Ramm, FRAUNHOFER 
Shinobu Fujita, TOSHIBA 
 
Session C : Evening Panel Session 
 
”IC Interconnect Technology and Design: A Summary of the First 25 Years and 
a Projection of the Future” 
 
ORGANIZER/MODERATOR 
Dr. Ronald Gutmann 
RENSSELAER POLYTECHNIC  INST. 
 
Session D : Luncheon  Presentation 
 
”Optimized Curing and CMP of Nanostructured Ultra-Low-k Films” 
by 
Dr. Reinhold Dauskardt 
Assoc. Chair, Dept. of Material Science & Engr., STANFORD UNIVERSITY, 
Stanford, California 
 
 
二、參與會議心得：  
本人所發表之論文： 
A Highly Reliable Ultralow Dielectric Constant Porous Silica Film with 
Acetonylacetone Incorporation 
??? 出?????????報??發??論?
2
“Interconnect by Step and Flash Imprint Lithography” 
C. G. Willson; UNIVERSITY Of TEXAS; Austin, TX. 
 
“Recent Advances in Silicon-Based Devices for Optical Interconnects” 
L. Vivien, D. Marris-Morini, E. Cassan, G. Rasigade, J. Osmond, S. Laval; 
UNIVERSITY OF PARIS; Orsay, FRANCE;  J-M Fedeli; CEA-LETI, Grenoble, 
FRANCE. 
(Invited Paper) 
 
“Technology Options for Post-Copper, On-Chip Electrical Interconnects” 
B. Geer; STATE UNIV Of NEW YORK; Albany, N.Y. 
(Invited Paper) 
 
“Can Integrated Photonics Solve the MPSoC Interconnect Issues?” 
I. O’Connor, F. Mieryeville, F.Gaffiot; LYONS INST. Of NANOTECH; Lyon, 
FRANCE; A. Scandurra; ST MICROELECTRONICS; Catania, ITALY; and G. 
Nicolescu; POLYTECHNIC UNIV.; Montreal, CANADA. 
(Invited Paper) 
 
“Elimination of Back End Interconnect Processing by Applying Inverse Design 
and Volumetric Controlled Manufacturing Methods” 
J. St. Ville, A. Sidhwa and S. D.Rajan; ARMOR DESIGN; Phoenix, AZ. 
 
“Electrical Modeling & Characterization of Through-Silicon Vias (TSVs) for 3-D 
Integrated Circuits” 
I. Savidis; UNIV. Of ROCHESTER; Rochester, N.Y.; S.M. Alam; EVERSPIN TECH; 
Austin, TX; A. Jain, S. Pozder and R.E. Jones; FREESCALE SEMI; Austin, TX; R. 
Chatterjee; GEORGIA INST. Of TECH; Atlanta, GA. 
 
“Test Results for a Fabricated 3 Tier 3-D FDSOI SRAM” 
J. F. McDonald, R.P. Kraft, P. Belemjian, O. Erdogan, P. Jacobs, A. Zia, A. Gutin; 
RENSSELAER POLYTECH. INST.; Troy, N.Y. 
 
“Architecture Implications of 3-D Integration” 
M. Ignatowski; IBM WATSON RES. CTR.; Yorktown Heights, N.Y. 
 
“3-D Integration Technology for Realizing Super Chip” 
T. Tanaka, T. Fukushima, M. Koyanagi; TOHOKU UNIV.; Sendai, JAPAN. 
??? 出?????????報??發??論?
4
CA. 
(Invited Paper) 
 
“Design Aware RIE Process Optimization for Via/Contact Pattern Transfer” 
V. Sukharev, A. Markosian, V. Kudryavtsev, L.Manukyan, N. Khachatryan, A. 
Kteyan, H. Lazaryan, H.  Hovsepyan, J-H. Choy; MENTOR GRAPHICS; San Jose, 
CA. 
(Invited Paper) 
 
“Atomic Layer Deposition for Nanoscale Contact Applications” 
H.B.R. Lee and H. Kim; POHANG UNIV.; Gyungbuk, KOREA 
(Invited Paper) 
 
“VCM-Based Design of Key Components for Plasma Deposition Chambers to 
Eliminate Induced Defects During Processing” 
A. Sidhwa, J. St. Ville and S. Rajan; ARMOR DESIGN; Phoenix, AZ. 
 
 
三、建議：  
本人非常感謝國科會此次補助參與2008 VLSI/ULSI Multilevel Interconnection 
Conference (VMIC)並發表論文，其中的 Keynote addresses presentations 使
我受益良多，對於未來的研究領域有了新的想法以及方向。最後，再次感謝國科
會。 
 
四、攜回資料名稱及內容：  
參與本次大會攜回之主要資料為  
(1) 2008 ICICDT 論文集，紙本 
(2) 會議議程手冊 
 
五、其他： 
??? 出?????????報??發??論?
6
 
(本人與會場櫃台合照) 
 
 
??? 出?????????報??發??論?
8
EXPERIMENTAL 
The fabricated device structure is shown 
in Fig. 1.  A 370 nm porous dielectric layer 
was spin-coated on a Si substrate.  The coating 
solution consisted of Acetonylacetone, TEOS, 
HCl, Tween 80, ethanol, and deionized (DI) 
water mixed at room temperature for 30 min.  
After the coating, samples were dried at 60oC 
for 6 hours.  Then the samples were annealed 
in a furnace at 450oC for 30 min.  After Cu 
deposition, the patterns were defined on top of 
the porous dielectric film by photolithography.  
As compared to the conventional method, a 
highly reliable ultralow K dielectric film was 
obtained without any post surface treatment by 
adding acetonylacetone into the coating 
solution.  For measuring capacitance, a 
Keithley model 82 meter was used.  The 
frequency and oscillation level were 1 MHz 
and 100 mV, respectively.  The dielectric 
constant was calculated from the measured 
capacitance, the film thickness, and the area of 
the electrode.  The leakage current density of 
the films was determined from the I-V 
characteristics measured by a HP-4156 
semiconductor parameter analyzer.  The film 
thickness was measured from a cross section 
by SEM. 
RESULTS AND DISCUSSION 
Different molar ratio of Acetonylacetone / 
TEOS: 
The samples failed to electrical analyses 
(due to serious surface crack after heat 
treatments, as shown in Fig. 2) in case the 
coating solution without incorporation of 
acetonylacetone.  By adding acetonylacetone 
into the coating solution, the highly reliable 
ultralow K porous silica film (the surface is as 
shown in Fig. 3) can be easily fabricated by 
SOD.  While there is a side effect as 
acetonylacetone incorporated into the coating 
solution.  Fig. 4 depicts the C-V plots for the 
fabricated porous dielectric films with different 
molar ratio of acetonylacetone / TEOS.  It is 
seen that the accumulation capacitance of the 
device increases as the molar ratio of 
acetonylacetone / TEOS increased.  To 
compile statistics from Fig. 4, it also can be 
seen from Fig. 5 that the statistics capacitances 
increase with increasing the ratio of 
acetonylacetone / TEOS.  The dielectric 
constant of the fabricated sample were 
calculated by film capacitance (from C-V 
measurement) and film thickness (from cross 
sectional SEM measurement as seen in Fig. 6).  
As can be seen from Fig. 7, K value of porous 
silica film increases from 1.27 to 3.01 as the 
acetonylacetone / TEOS ratio increases from 
0.33 to 1.66.  It can be inferred that the 
samples will be failed due to surface crack in 
case without acetonylacetone incorporation 
and without additional surface treatments.  On 
the other hand, if the molar ratio of 
acetonylacetone is too high the K value of the 
porous silica film will be increased drastically. 
The leakage current densities of the films 
prepared with different amounts of 
acetonylacetone are shown in Fig. 8.  
Regardless of the acetonylacetone molar ratio 
used, the leakage current densities did not 
change significantly with an increase in the 
molar ratio of acetonylacetone / TEOS.  It 
indicates that I-V characteristics of the porous 
silica film will not affect by incorporating 
acetonylacetone within the coating solution. 
Besides, by incorporating acetonylacetone 
within the coating solution, the porous silica 
films yielded excellent reliability.   Figs. 9~10 
show that the C-V plots and box chart, the 
capacitances are not more deviation after 
putting difference time in air. It implied that 
the porous films are not bonded O-H bond in 
air, and keeping the K value still is low. And 
the I-V characteristics of the porous silica 
films remained stable for a long while in air, as 
shown in Fig. 11.  
As discussed previously, the samples 
failed to measure in case without 
acetonylacetone incorporation and K value of 
  
 
 
Fig. 1: Scheme by SOD process for capacitors 
 
Fig. 2: SEM image of the fabricated porous 
dielectric films without acetonylacetone in the 
coating solution 
 
Fig. 3: SEM image of the fabricated porous 
dielectric films with an addition of 
acetonylacetone in the coating solution 
 
 
Fig. 4: C-V plot for the fabricated porous 
dielectric films with different molar ratio of 
acetonylacetone / TEOS  
 
 
Fig. 5: Capacitance of the fabricated porous 
dielectric films with different molar ratio of 
acetonylacetone / TEOS  
 
Si substrate 
Low-k 
Cu pad 
Al 
