Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: MIPSmulti_with_BRAMs.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPSmulti_with_BRAMs.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPSmulti_with_BRAMs"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : MIPSmulti_with_BRAMs
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vboxsrv/data/t6laborg/memory.vhd" in Library work.
Entity <program_memory> compiled.
Entity <program_memory> (Architecture <a1>) compiled.
Entity <data_memory> compiled.
Entity <data_memory> (Architecture <a1>) compiled.
Compiling vhdl file "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd" in Library work.
Package <p_MIPSmulti> compiled.
Entity <regnbit> compiled.
Entity <regnbit> (Architecture <regn>) compiled.
Entity <reg_bank> compiled.
Entity <reg_bank> (Architecture <reg_bank>) compiled.
Entity <alu> compiled.
Entity <alu> (Architecture <alu>) compiled.
Entity <mult_serial> compiled.
Entity <mult_serial> (Architecture <mult_serial>) compiled.
Entity <div_serial> compiled.
Entity <div_serial> (Architecture <div_serial>) compiled.
Entity <datapath> compiled.
Entity <datapath> (Architecture <datapath>) compiled.
Entity <control_unit> compiled.
Entity <control_unit> (Architecture <control_unit>) compiled.
Entity <MIPSmulti> compiled.
Entity <MIPSmulti> (Architecture <MIPSmulti>) compiled.
Entity <MIPSmulti_with_BRAMs> compiled.
Entity <MIPSmulti_with_BRAMs> (Architecture <MIPSmulti_with_BRAMs>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MIPSmulti_with_BRAMs> in library <work> (architecture <MIPSmulti_with_BRAMs>).

Analyzing hierarchy for entity <MIPSmulti> in library <work> (architecture <MIPSmulti>).

Analyzing hierarchy for entity <program_memory> in library <work> (architecture <a1>).

Analyzing hierarchy for entity <data_memory> in library <work> (architecture <a1>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <datapath>).

Analyzing hierarchy for entity <control_unit> in library <work> (architecture <control_unit>).

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <reg_bank> in library <work> (architecture <reg_bank>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <alu>).

Analyzing hierarchy for entity <mult_serial> in library <work> (architecture <mult_serial>).

Analyzing hierarchy for entity <div_serial> in library <work> (architecture <div_serial>) with generics.
	size = 32

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000010000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <regnbit> in library <work> (architecture <regn>) with generics.
	INIT_VALUE = "00000000000000000000000000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MIPSmulti_with_BRAMs> in library <work> (Architecture <MIPSmulti_with_BRAMs>).
Entity <MIPSmulti_with_BRAMs> analyzed. Unit <MIPSmulti_with_BRAMs> generated.

Analyzing Entity <MIPSmulti> in library <work> (Architecture <MIPSmulti>).
Entity <MIPSmulti> analyzed. Unit <MIPSmulti> generated.

Analyzing Entity <datapath> in library <work> (Architecture <datapath>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing generic Entity <regnbit.1> in library <work> (Architecture <regn>).
	INIT_VALUE = "00000000000000000000000000000000"
Entity <regnbit.1> analyzed. Unit <regnbit.1> generated.

Analyzing Entity <reg_bank> in library <work> (Architecture <reg_bank>).
Entity <reg_bank> analyzed. Unit <reg_bank> generated.

Analyzing Entity <alu> in library <work> (Architecture <alu>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <mult_serial> in library <work> (Architecture <mult_serial>).
Entity <mult_serial> analyzed. Unit <mult_serial> generated.

Analyzing generic Entity <div_serial> in library <work> (Architecture <div_serial>).
	size = 32
Entity <div_serial> analyzed. Unit <div_serial> generated.

Analyzing generic Entity <regnbit.2> in library <work> (Architecture <regn>).
	INIT_VALUE = "00000000010000000000000000000000"
Entity <regnbit.2> analyzed. Unit <regnbit.2> generated.

Analyzing Entity <control_unit> in library <work> (Architecture <control_unit>).
WARNING:Xst:1748 - "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd" line 635: VHDL Assertion Statement with non constant condition is ignored.
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <program_memory> in library <work> (Architecture <a1>).
    Set user-defined property "INIT =  000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_00 =  342B00843C011001342A00003C011001342900583C0110013428002C3C011001" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_01 =  2529000425080004AD4C0000018D60218D2D00008D0C0000196000098D6B0000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_02 =  000000000000000000000000000000000810001308100009256BFFFF254A0004" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "SRVAL =  000000000" for instance <programa> in unit <program_memory>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <programa> in unit <program_memory>.
Entity <program_memory> analyzed. Unit <program_memory> generated.

Analyzing Entity <data_memory> in library <work> (Architecture <a1>).
    Set user-defined property "INIT =  000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_00 =  00000000000000000002AB00000000000000000001CC00000000000000000003" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000021" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "SRVAL =  000" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <mem_3> in unit <data_memory>.
    Set user-defined property "INIT =  000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "SRVAL =  000" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <mem_2> in unit <data_memory>.
    Set user-defined property "INIT =  000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_00 =  0000000000080000000000000000000008000000000000000000001000000100" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "SRVAL =  000" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <mem_1> in unit <data_memory>.
    Set user-defined property "INIT =  000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_00 =  1605106231781403F402021605106231781403FF11222C0A20C462F02806F313" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000B20" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "SRVAL =  000" for instance <mem_0> in unit <data_memory>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <mem_0> in unit <data_memory>.
Entity <data_memory> analyzed. Unit <data_memory> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_unit>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 16                                             |
    | Outputs            | 10                                             |
    | Clock              | ck                        (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sidle                                          |
    | Power Up State     | sidle                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <control_unit> synthesized.


Synthesizing Unit <regnbit_1>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <regnbit_1> synthesized.


Synthesizing Unit <alu>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
    Found 32-bit comparator less for signal <menorS$cmp_lt0000> created at line 159.
    Found 32-bit comparator less for signal <menorU$cmp_lt0000> created at line 157.
    Found 32-bit addsub for signal <outalu$addsub0000>.
    Found 32-bit shifter logical left for signal <outalu$shift0006> created at line 161.
    Found 32-bit shifter arithmetic right for signal <outalu$shift0008> created at line 161.
    Found 32-bit shifter logical right for signal <outalu$shift0010> created at line 161.
    Found 32-bit shifter logical left for signal <outalu$shift0012> created at line 161.
    Found 32-bit shifter arithmetic right for signal <outalu$shift0013> created at line 161.
    Found 32-bit shifter logical right for signal <outalu$shift0014> created at line 161.
    Found 32-bit xor2 for signal <outalu$xor0000> created at line 161.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   6 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <mult_serial>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
WARNING:Xst:1780 - Signal <B> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clock                     (rising_edge)        |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <end_mul>.
    Found 32-bit register for signal <A_Lo_int>.
    Found 5-bit register for signal <cont>.
    Found 5-bit subtractor for signal <cont$addsub0000> created at line 258.
    Found 33-bit register for signal <P_Hi_int>.
    Found 33-bit adder for signal <P_Hi_int$addsub0000> created at line 242.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  71 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <mult_serial> synthesized.


Synthesizing Unit <div_serial>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
    Found finite state machine <FSM_2> for signal <EA>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | inicio                                         |
    | Power Up State     | inicio                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit up counter for signal <cont>.
    Found 33-bit register for signal <regB>.
    Found 65-bit register for signal <regs_PA>.
    Found 33-bit addsub for signal <soma_sub>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  98 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <div_serial> synthesized.


Synthesizing Unit <regnbit_2>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
    Found 32-bit register for signal <Q>.
Unit <regnbit_2> synthesized.


Synthesizing Unit <program_memory>.
    Related source file is "//vboxsrv/data/t6laborg/memory.vhd".
Unit <program_memory> synthesized.


Synthesizing Unit <data_memory>.
    Related source file is "//vboxsrv/data/t6laborg/memory.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <we2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <we0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <data_memory> synthesized.


Synthesizing Unit <reg_bank>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
WARNING:Xst:646 - Signal <address2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <address1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 32-to-1 multiplexer for signal <R1>.
    Found 32-bit 32-to-1 multiplexer for signal <R2>.
    Summary:
	inferred  64 Multiplexer(s).
Unit <reg_bank> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
WARNING:Xst:647 - Input <uins.rw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <uins.ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <uins.bw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <inst_grupoI> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 4-to-1 multiplexer for signal <cte_im>.
    Found 32-bit adder for signal <incpc>.
    Found 32-bit comparator equal for signal <salta$cmp_eq0000> created at line 528.
    Found 33-bit comparator greatequal for signal <salta$cmp_ge0000> created at line 528.
    Found 33-bit comparator lessequal for signal <salta$cmp_le0000> created at line 528.
    Found 32-bit comparator not equal for signal <salta$cmp_ne0000> created at line 528.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <datapath> synthesized.


Synthesizing Unit <MIPSmulti>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
Unit <MIPSmulti> synthesized.


Synthesizing Unit <MIPSmulti_with_BRAMs>.
    Related source file is "//vboxsrv/data/t6laborg/MIPSmulti_com_BRAMS.vhd".
WARNING:Xst:1780 - Signal <uins.wreg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.wpc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.wmdr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.walu> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.rw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.init_mul> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.init_div> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.bw> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.CY2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <uins.CY1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_address<31:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_address<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addressRAM<31:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addressRAM<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MIPSmulti_with_BRAMs> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 33-bit adder                                          : 1
 33-bit addsub                                         : 1
 5-bit subtractor                                      : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 112
 1-bit register                                        : 66
 32-bit register                                       : 43
 33-bit register                                       : 2
 5-bit register                                        : 1
# Comparators                                          : 6
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 6
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <MIPS_multi/dp/inst_div/EA/FSM> on signal <EA[1:6]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 inicio   | 000001
 desloca  | 000010
 subtrai  | 000100
 esc_quoc | 001000
 restaura | 010000
 fim      | 100000
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <MIPS_multi/dp/inst_mult/PS/FSM> on signal <PS[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 init     | 00
 sum      | 01
 displace | 10
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <MIPS_multi/ct/PS/FSM> on signal <PS[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 sidle  | 000
 sfetch | 001
 sreg   | 010
 salu   | 011
 swbk   | 100
 sld    | 101
 sst    | 110
 ssalta | 111
--------------------
WARNING:Xst:1710 - FF/Latch <regB_32> (without init value) has a constant value of 0 in block <inst_div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_31> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_30> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_29> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_28> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_27> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_26> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_25> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_24> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_23> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_22> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_21> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_20> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_19> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_18> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_17> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_16> (without init value) has a constant value of 0 in block <l1[0].rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <regB<32:32>> (without init value) have a constant value of 0 in block <div_serial>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 33-bit adder                                          : 1
 33-bit addsub                                         : 1
 5-bit subtractor                                      : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1512
 Flip-Flops                                            : 1512
# Comparators                                          : 6
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 6
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: outalu_shift0009<31>.

Optimizing unit <MIPSmulti_with_BRAMs> ...

Optimizing unit <control_unit> ...

Optimizing unit <regnbit_1> ...

Optimizing unit <alu> ...

Optimizing unit <mult_serial> ...

Optimizing unit <div_serial> ...

Optimizing unit <reg_bank> ...

Optimizing unit <datapath> ...
WARNING:Xst:1710 - FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_0> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_1> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_2> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_3> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_4> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_5> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_6> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_7> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_8> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_9> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_10> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_11> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_12> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_13> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_14> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_15> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_16> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_17> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_18> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_19> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_20> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_21> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_22> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_23> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_24> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_25> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_26> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_27> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_28> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_29> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_30> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS_multi/dp/REGS/l1[0].rx/Q_31> (without init value) has a constant value of 0 in block <MIPSmulti_with_BRAMs>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <MIPS_multi/dp/REG_IM/Q_28> in Unit <MIPSmulti_with_BRAMs> is equivalent to the following 3 FFs/Latches, which will be removed : <MIPS_multi/dp/REG_IM/Q_29> <MIPS_multi/dp/REG_IM/Q_30> <MIPS_multi/dp/REG_IM/Q_31> 
Found area constraint ratio of 100 (+ 5) on block MIPSmulti_with_BRAMs, actual ratio is 218.
Optimizing block <MIPSmulti_with_BRAMs> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <MIPSmulti_with_BRAMs>, final ratio is 217.
FlipFlop MIPS_multi/dp/RIR/Q_1 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_16 has been replicated 2 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_17 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_18 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_19 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_20 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_21 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_26 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_27 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_28 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_29 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_31 has been replicated 1 time(s)
FlipFlop MIPS_multi/dp/RIR/Q_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1534
 Flip-Flops                                            : 1534

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPSmulti_with_BRAMs.ngr
Top Level Output File Name         : MIPSmulti_with_BRAMs
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 134

Cell Usage :
# BELS                             : 4854
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 60
#      LUT2                        : 155
#      LUT2_D                      : 3
#      LUT2_L                      : 4
#      LUT3                        : 1738
#      LUT3_D                      : 95
#      LUT3_L                      : 45
#      LUT4                        : 965
#      LUT4_D                      : 68
#      LUT4_L                      : 141
#      MUXCY                       : 251
#      MUXF5                       : 717
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 1534
#      FD                          : 37
#      FDC                         : 8
#      FDCE_1                      : 1322
#      FDE                         : 32
#      FDP                         : 1
#      FDPE_1                      : 1
#      FDRE                        : 32
#      FDS                         : 101
# RAMS                             : 5
#      RAMB16_S36                  : 1
#      RAMB16_S9                   : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 112
#      IBUF                        : 13
#      OBUF                        : 99
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                     2128  out of    960   221% (*) 
 Number of Slice Flip Flops:           1534  out of   1920    79%  
 Number of 4 input LUTs:               3276  out of   1920   170% (*) 
 Number of IOs:                         134
 Number of bonded IOBs:                 113  out of    108   104% (*) 
 Number of BRAMs:                         5  out of      4   125% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 1539  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------------------+-------+
Control Signal                     | Buffer(FF name)                       | Load  |
-----------------------------------+---------------------------------------+-------+
resetCPU_OBUF(rst_cpu1:O)          | NONE(MIPS_multi/ct/PS_FSM_FFd1)       | 445   |
rst_cpu1_2(rst_cpu1_2:O)           | NONE(MIPS_multi/dp/REGS/l1[17].rx/Q_3)| 444   |
rst_cpu1_1(rst_cpu1_1:O)           | NONE(MIPS_multi/dp/REGS/l1[2].rx/Q_26)| 443   |
-----------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 29.642ns (Maximum Frequency: 33.736MHz)
   Minimum input arrival time before clock: 4.061ns
   Maximum output required time after clock: 6.519ns
   Maximum combinational path delay: 7.665ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 29.642ns (frequency: 33.736MHz)
  Total number of paths / destination ports: 70288851 / 3143
-------------------------------------------------------------------------
Delay:               14.821ns (Levels of Logic = 9)
  Source:            MIPS_multi/dp/RIR/Q_30 (FF)
  Destination:       MIPS_multi/dp/inst_mult/A_Lo_int_0 (FF)
  Source Clock:      clock falling
  Destination Clock: clock rising

  Data Path: MIPS_multi/dp/RIR/Q_30 to MIPS_multi/dp/inst_mult/A_Lo_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q          19   0.591   1.164  MIPS_multi/dp/RIR/Q_30 (MIPS_multi/dp/RIR/Q_30)
     LUT2_D:I1->LO         1   0.704   0.104  MIPS_multi/ct/i<1>252 (N1406)
     LUT4:I3->O            8   0.704   0.761  MIPS_multi/ct/i_cmp_eq000011 (MIPS_multi/ct/i_cmp_eq0003)
     LUT4:I3->O            7   0.704   0.712  MIPS_multi/ct/i<0>51 (MIPS_multi/ct/N431)
     LUT4:I3->O           12   0.704   0.996  MIPS_multi/ct/i_or00061 (MIPS_multi/ct/i_or0006)
     LUT3:I2->O            2   0.704   0.482  MIPS_multi/ct/i<5>90_1 (MIPS_multi/ct/i<5>90)
     LUT4:I2->O            1   0.704   0.455  MIPS_multi/ct/i<3>170_SW0 (N1174)
     LUT4:I2->O            4   0.704   0.591  MIPS_multi/ct/uins_init_div_and0000_SW0_SW0 (N1146)
     LUT4:I3->O           34   0.704   1.263  MIPS_multi/ct/uins_init_mul_and0000_1 (MIPS_multi/ct/uins_init_mul_and0000)
     MUXF5:S->O            1   0.739   0.420  MIPS_multi/dp/inst_mult/A_Lo_int_mux0000<8>_SW0 (N513)
     FDS:S                     0.911          MIPS_multi/dp/inst_mult/A_Lo_int_8
    ----------------------------------------
    Total                     14.821ns (7.873ns logic, 6.948ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 88 / 44
-------------------------------------------------------------------------
Offset:              4.061ns (Levels of Logic = 2)
  Source:            selCPU (PAD)
  Destination:       D_mem/mem_0 (RAM)
  Destination Clock: clock rising

  Data Path: selCPU to D_mem/mem_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.175  selCPU_IBUF (selCPU_IBUF)
     LUT3:I0->O            4   0.704   0.587  addressRAM<9>1 (addressRAM<9>)
     RAMB16_S9:ADDR7           0.377          D_mem/mem_0
    ----------------------------------------
    Total                      4.061ns (2.299ns logic, 1.762ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 102 / 98
-------------------------------------------------------------------------
Offset:              6.519ns (Levels of Logic = 1)
  Source:            D_mem/mem_3 (RAM)
  Destination:       data_outRAM<31> (PAD)
  Source Clock:      clock rising

  Data Path: D_mem/mem_3 to data_outRAM<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO7    2   2.800   0.447  D_mem/mem_3 (data_outRAM_31_OBUF)
     OBUF:I->O                 3.272          data_outRAM_31_OBUF (data_outRAM<31>)
    ----------------------------------------
    Total                      6.519ns (6.072ns logic, 0.447ns route)
                                       (93.1% logic, 6.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.665ns (Levels of Logic = 3)
  Source:            selCPU (PAD)
  Destination:       resetCPU (PAD)

  Data Path: selCPU to resetCPU
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.079  selCPU_IBUF (selCPU_IBUF)
     LUT2:I1->O          444   0.704   1.392  rst_cpu1_1 (rst_cpu1_1)
     OBUF:I->O                 3.272          resetCPU_OBUF (resetCPU)
    ----------------------------------------
    Total                      7.665ns (5.194ns logic, 2.471ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 40.03 secs
 
--> 

Total memory usage is 360936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   98 (   0 filtered)
Number of infos    :    2 (   0 filtered)

