//  ----------------------------------------------------------------------
//  File Name   : GenCFold/wdt_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __WDT_REGFILE_H__
#define __WDT_REGFILE_H__

#include <stdint.h>

#define WDT_IDREV_OFFSET                            0x000
#define WDT_IDREV_ID_Pos                            12
#define WDT_IDREV_ID_Msk                            0xfffff000
#define WDT_IDREV_REVMAJOR_Pos                      4
#define WDT_IDREV_REVMAJOR_Msk                      0xff0
#define WDT_IDREV_REVMINOR_Pos                      0
#define WDT_IDREV_REVMINOR_Msk                      0xf

#define WDT_CTRL_OFFSET                             0x010
#define WDT_CTRL_RSTTIME_Pos                        8
#define WDT_CTRL_RSTTIME_Msk                        0x700
#define WDT_CTRL_INTTIME_Pos                        4
#define WDT_CTRL_INTTIME_Msk                        0xf0
#define WDT_CTRL_RSTEN_Pos                          3
#define WDT_CTRL_RSTEN_Msk                          0x8
#define WDT_CTRL_INTEN_Pos                          2
#define WDT_CTRL_INTEN_Msk                          0x4
#define WDT_CTRL_CLKSEL_Pos                         1
#define WDT_CTRL_CLKSEL_Msk                         0x2
#define WDT_CTRL_EN_Pos                             0
#define WDT_CTRL_EN_Msk                             0x1

#define WDT_RESTART_OFFSET                          0x014
#define WDT_RESTART_RESTART_Pos                     0
#define WDT_RESTART_RESTART_Msk                     0xffff

#define WDT_WREN_OFFSET                             0x018
#define WDT_WREN_WEN_Pos                            0
#define WDT_WREN_WEN_Msk                            0xffff

#define WDT_ST_OFFSET                               0x01C
#define WDT_ST_INTEXPIRED_Pos                       0
#define WDT_ST_INTEXPIRED_Msk                       0x1

struct WDT_REG_IDREV_BITS
{
    volatile uint32_t REVMINOR                      : 4; // bit 0~3
    volatile uint32_t REVMAJOR                      : 8; // bit 4~11
    volatile uint32_t ID                            : 20; // bit 12~31
};

union WDT_REG_IDREV {
    volatile uint32_t                               all;
    struct WDT_REG_IDREV_BITS                       bit;
};

struct WDT_REG_CTRL_BITS
{
    volatile uint32_t EN                            : 1; // bit 0~0
    volatile uint32_t CLKSEL                        : 1; // bit 1~1
    volatile uint32_t INTEN                         : 1; // bit 2~2
    volatile uint32_t RSTEN                         : 1; // bit 3~3
    volatile uint32_t INTTIME                       : 4; // bit 4~7
    volatile uint32_t RSTTIME                       : 3; // bit 8~10
    volatile uint32_t RESV_11_31                    : 21; // bit 11~31
};

union WDT_REG_CTRL {
    volatile uint32_t                               all;
    struct WDT_REG_CTRL_BITS                        bit;
};

struct WDT_REG_RESTART_BITS
{
    volatile uint32_t RESTART                       : 16; // bit 0~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union WDT_REG_RESTART {
    volatile uint32_t                               all;
    struct WDT_REG_RESTART_BITS                     bit;
};

struct WDT_REG_WREN_BITS
{
    volatile uint32_t WEN                           : 16; // bit 0~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union WDT_REG_WREN {
    volatile uint32_t                               all;
    struct WDT_REG_WREN_BITS                        bit;
};

struct WDT_REG_ST_BITS
{
    volatile uint32_t INTEXPIRED                    : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union WDT_REG_ST {
    volatile uint32_t                               all;
    struct WDT_REG_ST_BITS                          bit;
};

typedef struct
{
    union WDT_REG_IDREV                             REG_IDREV;   // 0x000
    volatile uint32_t                               REG_RESV_0X4_0XC[3];
    union WDT_REG_CTRL                              REG_CTRL;    // 0x010
    union WDT_REG_RESTART                           REG_RESTART; // 0x014
    union WDT_REG_WREN                              REG_WREN;    // 0x018
    union WDT_REG_ST                                REG_ST;      // 0x01C
} WDT_RegDef;


#endif // __WDT_REGFILE_H__

