`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 31.05.2021 21:38:00
// Design Name: 
// Module Name: tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module TOP_test ();
    reg clk, BTN;
    reg [7:0] sw;
    wire [7:0] led;
    wire [2:0] AN;
    wire [3:0] D;
    
    initial begin
        clk <= 0; sw <= 8'hff;
        #2 sw[7] <= 0; sw[5:0] <= 6'b100001;
        #80 $finish;
    end
    integer count=0;
    always begin 
        #1 clk <= ~clk;
        count = count+1;
        if(count == 27)
        count = 0;
    end

    TOP TOP (
        .clk(clk), .BTN(BTN),
        .sw(sw),
        .led(led),
        .AN(AN),
        .D(D)
    );
endmodule

module CPU_test();
    reg clk, rst;
    
    //IO_BUS
    wire [7:0] io_addr;      //ledéœå®»egé¨å‹«æ¹´é”Ÿï¿????????
    wire [31:0] io_dout;     //æˆæ’³åš­ledéœå®»egé¨å‹¬æšŸé”Ÿï¿????????
    wire io_we;            //æˆæ’³åš­ledéœå®»egéç‰ˆåµéƒå‰æ®‘æµ£èƒ¯å…˜æ·‡â€³å½¿
    reg [31:0] io_din;        //é‰ãƒ¨åšœswé¨å‹®ç·­éãƒ¦æšŸé”Ÿï¿½?????
    
    //Debug_BUS
    reg [7:0] m_rf_addr;   //ç€›æ¨ºåé”Ÿï¿????????(MEM)éŽ´æ §ç˜Žï¿½?ï¿½æ¨ºæ«’é”Ÿï¿????????(RF)é¨å‹®çšŸç’‡æ›¡î‡°é™ï½…æ¹´é”Ÿï¿????????
    wire [31:0] rf_data;    //æµ å¶³Fç’‡è¯²å½‡é¨å‹¬æšŸé”Ÿï¿½?????
    wire [31:0] m_data;    //æµ å¶®EMç’‡è¯²å½‡é¨å‹¬æšŸé”Ÿï¿½?????

    //PC/IF/ID å¨´ä½¹æŒ‰å¨ˆé›ç˜Žç€›æ¨ºï¿???
    wire [31:0] pc;
    wire [31:0] pcd;
    wire [31:0] ir;
    wire [31:0] pcin;

    //ID/EX å¨´ä½¹æŒ‰å¨ˆé›ç˜Žç€›æ¨ºï¿???
    wire [31:0] pce;
    wire [31:0] a;
    wire [31:0] b;
    wire [31:0] imm;
    wire [4:0] rd;
    wire [31:0] ctrl;

    //EX/MEM å¨´ä½¹æŒ‰å¨ˆé›ç˜Žç€›æ¨ºï¿???
    wire [31:0] y;
    wire [31:0] bm;
    wire [4:0] rdm;
    wire [31:0] ctrlm;

    //MEM/WB å¨´ä½¹æŒ‰å¨ˆé›ç˜Žç€›æ¨ºï¿???
    wire [31:0] yw;
    wire [31:0] mdr;
    wire [4:0] rdw;
    wire [31:0] ctrlw;
    
    initial begin
        clk <= 0; rst <= 1; m_rf_addr <= 1; io_din = 3;
        #2 rst <= 0;
        #60 $finish;
    end
    integer count=0;
    always begin 
        #1 clk <= ~clk;
        count = count+1;
        if(count == 27)
        count = 0;
    end

    CPU CPU(
        .clk(clk), 
        .rst(rst),
    
    //IO_BUS
        .io_addr(io_addr),      //ledå’Œsegçš„åœ°ï¿?????????
        .io_dout(io_dout),     //è¾“å‡ºledå’Œsegçš„æ•°ï¿?????????
        .io_we(io_we),                 //è¾“å‡ºledå’Œsegæ•°æ®æ—¶çš„ä½¿èƒ½ä¿¡å·
        .io_din(io_din),        //æ¥è‡ªswçš„è¾“å…¥æ•°ï¿?????????
    
    //Debug_BUS
        .m_rf_addr(m_rf_addr),   //å­˜å‚¨ï¿?????????(MEM)æˆ–å¯„å­˜å™¨ï¿?????????(RF)çš„è°ƒè¯•è¯»å£åœ°ï¿?????????
        .rf_data(rf_data),    //ä»ŽRFè¯»å–çš„æ•°ï¿?????????
        .m_data(m_data),    //ä»ŽMEMè¯»å–çš„æ•°ï¿?????????

    //PC/IF/ID æµæ°´æ®µå¯„å­˜å™¨
        .pc(pc),
        .pcd(pcd),
        .ir(ir),
        .pcin(pcin),

    //ID/EX æµæ°´æ®µå¯„å­˜å™¨
        .pce(pce),
        .a(a),
        .b(b),
        .imm(imm),
        .rd(rd),
        .ctrl(ctrl),

    //EX/MEM æµæ°´æ®µå¯„å­˜å™¨
        .y(y),
        .bm(bm),
        .rdm(rdm),
        .ctrlm(ctrlm),

    //MEM/WB æµæ°´æ®µå¯„å­˜å™¨
        .yw(yw),
        .mdr(mdr),
        .rdw(rdw),
        .ctrlw(ctrlw)
    );
endmodule
