    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; NEOMOTE_1_Clock_1
NEOMOTE_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
NEOMOTE_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
NEOMOTE_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
NEOMOTE_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
NEOMOTE_1_Clock_1__INDEX EQU 0x01
NEOMOTE_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
NEOMOTE_1_Clock_1__PM_ACT_MSK EQU 0x02
NEOMOTE_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
NEOMOTE_1_Clock_1__PM_STBY_MSK EQU 0x02

; NEOMOTE_1_DELAY_COUNTER_CounterHW
NEOMOTE_1_DELAY_COUNTER_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
NEOMOTE_1_DELAY_COUNTER_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
NEOMOTE_1_DELAY_COUNTER_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
NEOMOTE_1_DELAY_COUNTER_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
NEOMOTE_1_DELAY_COUNTER_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
NEOMOTE_1_DELAY_COUNTER_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
NEOMOTE_1_DELAY_COUNTER_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
NEOMOTE_1_DELAY_COUNTER_CounterHW__PER0 EQU CYREG_TMR0_PER0
NEOMOTE_1_DELAY_COUNTER_CounterHW__PER1 EQU CYREG_TMR0_PER1
NEOMOTE_1_DELAY_COUNTER_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
NEOMOTE_1_DELAY_COUNTER_CounterHW__PM_ACT_MSK EQU 0x01
NEOMOTE_1_DELAY_COUNTER_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
NEOMOTE_1_DELAY_COUNTER_CounterHW__PM_STBY_MSK EQU 0x01
NEOMOTE_1_DELAY_COUNTER_CounterHW__RT0 EQU CYREG_TMR0_RT0
NEOMOTE_1_DELAY_COUNTER_CounterHW__RT1 EQU CYREG_TMR0_RT1
NEOMOTE_1_DELAY_COUNTER_CounterHW__SR0 EQU CYREG_TMR0_SR0

; NEOMOTE_1_External_VRef
NEOMOTE_1_External_VRef__0__MASK EQU 0x20
NEOMOTE_1_External_VRef__0__PC EQU CYREG_PRT3_PC5
NEOMOTE_1_External_VRef__0__PORT EQU 3
NEOMOTE_1_External_VRef__0__SHIFT EQU 5
NEOMOTE_1_External_VRef__AG EQU CYREG_PRT3_AG
NEOMOTE_1_External_VRef__AMUX EQU CYREG_PRT3_AMUX
NEOMOTE_1_External_VRef__BIE EQU CYREG_PRT3_BIE
NEOMOTE_1_External_VRef__BIT_MASK EQU CYREG_PRT3_BIT_MASK
NEOMOTE_1_External_VRef__BYP EQU CYREG_PRT3_BYP
NEOMOTE_1_External_VRef__CTL EQU CYREG_PRT3_CTL
NEOMOTE_1_External_VRef__DM0 EQU CYREG_PRT3_DM0
NEOMOTE_1_External_VRef__DM1 EQU CYREG_PRT3_DM1
NEOMOTE_1_External_VRef__DM2 EQU CYREG_PRT3_DM2
NEOMOTE_1_External_VRef__DR EQU CYREG_PRT3_DR
NEOMOTE_1_External_VRef__INP_DIS EQU CYREG_PRT3_INP_DIS
NEOMOTE_1_External_VRef__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
NEOMOTE_1_External_VRef__LCD_EN EQU CYREG_PRT3_LCD_EN
NEOMOTE_1_External_VRef__MASK EQU 0x20
NEOMOTE_1_External_VRef__PORT EQU 3
NEOMOTE_1_External_VRef__PRT EQU CYREG_PRT3_PRT
NEOMOTE_1_External_VRef__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
NEOMOTE_1_External_VRef__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
NEOMOTE_1_External_VRef__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
NEOMOTE_1_External_VRef__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
NEOMOTE_1_External_VRef__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
NEOMOTE_1_External_VRef__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
NEOMOTE_1_External_VRef__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
NEOMOTE_1_External_VRef__PS EQU CYREG_PRT3_PS
NEOMOTE_1_External_VRef__SHIFT EQU 5
NEOMOTE_1_External_VRef__SLW EQU CYREG_PRT3_SLW

; NEOMOTE_1_I2C_0_I2C_FF
NEOMOTE_1_I2C_0_I2C_FF__ADR EQU CYREG_I2C_ADR
NEOMOTE_1_I2C_0_I2C_FF__CFG EQU CYREG_I2C_CFG
NEOMOTE_1_I2C_0_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
NEOMOTE_1_I2C_0_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
NEOMOTE_1_I2C_0_I2C_FF__CSR EQU CYREG_I2C_CSR
NEOMOTE_1_I2C_0_I2C_FF__D EQU CYREG_I2C_D
NEOMOTE_1_I2C_0_I2C_FF__MCSR EQU CYREG_I2C_MCSR
NEOMOTE_1_I2C_0_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
NEOMOTE_1_I2C_0_I2C_FF__PM_ACT_MSK EQU 0x04
NEOMOTE_1_I2C_0_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
NEOMOTE_1_I2C_0_I2C_FF__PM_STBY_MSK EQU 0x04
NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
NEOMOTE_1_I2C_0_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
NEOMOTE_1_I2C_0_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; NEOMOTE_1_I2C_0_I2C_IRQ
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_MASK EQU 0x8000
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_NUMBER EQU 15
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_I2C_0_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_I2C_0_SCL
NEOMOTE_1_I2C_0_SCL__0__MASK EQU 0x10
NEOMOTE_1_I2C_0_SCL__0__PC EQU CYREG_PRT12_PC4
NEOMOTE_1_I2C_0_SCL__0__PORT EQU 12
NEOMOTE_1_I2C_0_SCL__0__SHIFT EQU 4
NEOMOTE_1_I2C_0_SCL__AG EQU CYREG_PRT12_AG
NEOMOTE_1_I2C_0_SCL__BIE EQU CYREG_PRT12_BIE
NEOMOTE_1_I2C_0_SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
NEOMOTE_1_I2C_0_SCL__BYP EQU CYREG_PRT12_BYP
NEOMOTE_1_I2C_0_SCL__DM0 EQU CYREG_PRT12_DM0
NEOMOTE_1_I2C_0_SCL__DM1 EQU CYREG_PRT12_DM1
NEOMOTE_1_I2C_0_SCL__DM2 EQU CYREG_PRT12_DM2
NEOMOTE_1_I2C_0_SCL__DR EQU CYREG_PRT12_DR
NEOMOTE_1_I2C_0_SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
NEOMOTE_1_I2C_0_SCL__MASK EQU 0x10
NEOMOTE_1_I2C_0_SCL__PORT EQU 12
NEOMOTE_1_I2C_0_SCL__PRT EQU CYREG_PRT12_PRT
NEOMOTE_1_I2C_0_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
NEOMOTE_1_I2C_0_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
NEOMOTE_1_I2C_0_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
NEOMOTE_1_I2C_0_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
NEOMOTE_1_I2C_0_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
NEOMOTE_1_I2C_0_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
NEOMOTE_1_I2C_0_SCL__PS EQU CYREG_PRT12_PS
NEOMOTE_1_I2C_0_SCL__SHIFT EQU 4
NEOMOTE_1_I2C_0_SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
NEOMOTE_1_I2C_0_SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
NEOMOTE_1_I2C_0_SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
NEOMOTE_1_I2C_0_SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
NEOMOTE_1_I2C_0_SCL__SLW EQU CYREG_PRT12_SLW

; NEOMOTE_1_I2C_0_SDA
NEOMOTE_1_I2C_0_SDA__0__MASK EQU 0x20
NEOMOTE_1_I2C_0_SDA__0__PC EQU CYREG_PRT12_PC5
NEOMOTE_1_I2C_0_SDA__0__PORT EQU 12
NEOMOTE_1_I2C_0_SDA__0__SHIFT EQU 5
NEOMOTE_1_I2C_0_SDA__AG EQU CYREG_PRT12_AG
NEOMOTE_1_I2C_0_SDA__BIE EQU CYREG_PRT12_BIE
NEOMOTE_1_I2C_0_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
NEOMOTE_1_I2C_0_SDA__BYP EQU CYREG_PRT12_BYP
NEOMOTE_1_I2C_0_SDA__DM0 EQU CYREG_PRT12_DM0
NEOMOTE_1_I2C_0_SDA__DM1 EQU CYREG_PRT12_DM1
NEOMOTE_1_I2C_0_SDA__DM2 EQU CYREG_PRT12_DM2
NEOMOTE_1_I2C_0_SDA__DR EQU CYREG_PRT12_DR
NEOMOTE_1_I2C_0_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
NEOMOTE_1_I2C_0_SDA__MASK EQU 0x20
NEOMOTE_1_I2C_0_SDA__PORT EQU 12
NEOMOTE_1_I2C_0_SDA__PRT EQU CYREG_PRT12_PRT
NEOMOTE_1_I2C_0_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
NEOMOTE_1_I2C_0_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
NEOMOTE_1_I2C_0_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
NEOMOTE_1_I2C_0_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
NEOMOTE_1_I2C_0_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
NEOMOTE_1_I2C_0_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
NEOMOTE_1_I2C_0_SDA__PS EQU CYREG_PRT12_PS
NEOMOTE_1_I2C_0_SDA__SHIFT EQU 5
NEOMOTE_1_I2C_0_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
NEOMOTE_1_I2C_0_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
NEOMOTE_1_I2C_0_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
NEOMOTE_1_I2C_0_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
NEOMOTE_1_I2C_0_SDA__SLW EQU CYREG_PRT12_SLW

; NEOMOTE_1_isr_packet_delay
NEOMOTE_1_isr_packet_delay__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_isr_packet_delay__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_isr_packet_delay__INTC_MASK EQU 0x20000
NEOMOTE_1_isr_packet_delay__INTC_NUMBER EQU 17
NEOMOTE_1_isr_packet_delay__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_isr_packet_delay__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
NEOMOTE_1_isr_packet_delay__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_isr_packet_delay__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_isr_rtc_int1
NEOMOTE_1_isr_rtc_int1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_isr_rtc_int1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_isr_rtc_int1__INTC_MASK EQU 0x20
NEOMOTE_1_isr_rtc_int1__INTC_NUMBER EQU 5
NEOMOTE_1_isr_rtc_int1__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_isr_rtc_int1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
NEOMOTE_1_isr_rtc_int1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_isr_rtc_int1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_isr_RX
NEOMOTE_1_isr_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_isr_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_isr_RX__INTC_MASK EQU 0x01
NEOMOTE_1_isr_RX__INTC_NUMBER EQU 0
NEOMOTE_1_isr_RX__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_isr_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
NEOMOTE_1_isr_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_isr_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_isr_RX_RTSn
NEOMOTE_1_isr_RX_RTSn__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NEOMOTE_1_isr_RX_RTSn__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NEOMOTE_1_isr_RX_RTSn__INTC_MASK EQU 0x40
NEOMOTE_1_isr_RX_RTSn__INTC_NUMBER EQU 6
NEOMOTE_1_isr_RX_RTSn__INTC_PRIOR_NUM EQU 7
NEOMOTE_1_isr_RX_RTSn__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
NEOMOTE_1_isr_RX_RTSn__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NEOMOTE_1_isr_RX_RTSn__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NEOMOTE_1_NEO_RTC_INT1
NEOMOTE_1_NEO_RTC_INT1__0__MASK EQU 0x40
NEOMOTE_1_NEO_RTC_INT1__0__PC EQU CYREG_PRT1_PC6
NEOMOTE_1_NEO_RTC_INT1__0__PORT EQU 1
NEOMOTE_1_NEO_RTC_INT1__0__SHIFT EQU 6
NEOMOTE_1_NEO_RTC_INT1__AG EQU CYREG_PRT1_AG
NEOMOTE_1_NEO_RTC_INT1__AMUX EQU CYREG_PRT1_AMUX
NEOMOTE_1_NEO_RTC_INT1__BIE EQU CYREG_PRT1_BIE
NEOMOTE_1_NEO_RTC_INT1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
NEOMOTE_1_NEO_RTC_INT1__BYP EQU CYREG_PRT1_BYP
NEOMOTE_1_NEO_RTC_INT1__CTL EQU CYREG_PRT1_CTL
NEOMOTE_1_NEO_RTC_INT1__DM0 EQU CYREG_PRT1_DM0
NEOMOTE_1_NEO_RTC_INT1__DM1 EQU CYREG_PRT1_DM1
NEOMOTE_1_NEO_RTC_INT1__DM2 EQU CYREG_PRT1_DM2
NEOMOTE_1_NEO_RTC_INT1__DR EQU CYREG_PRT1_DR
NEOMOTE_1_NEO_RTC_INT1__INP_DIS EQU CYREG_PRT1_INP_DIS
NEOMOTE_1_NEO_RTC_INT1__INTSTAT EQU CYREG_PICU1_INTSTAT
NEOMOTE_1_NEO_RTC_INT1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
NEOMOTE_1_NEO_RTC_INT1__LCD_EN EQU CYREG_PRT1_LCD_EN
NEOMOTE_1_NEO_RTC_INT1__MASK EQU 0x40
NEOMOTE_1_NEO_RTC_INT1__PORT EQU 1
NEOMOTE_1_NEO_RTC_INT1__PRT EQU CYREG_PRT1_PRT
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
NEOMOTE_1_NEO_RTC_INT1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
NEOMOTE_1_NEO_RTC_INT1__PS EQU CYREG_PRT1_PS
NEOMOTE_1_NEO_RTC_INT1__SHIFT EQU 6
NEOMOTE_1_NEO_RTC_INT1__SLW EQU CYREG_PRT1_SLW
NEOMOTE_1_NEO_RTC_INT1__SNAP EQU CYREG_PICU1_SNAP

; NEOMOTE_1_RX_CTS_n
NEOMOTE_1_RX_CTS_n__0__MASK EQU 0x04
NEOMOTE_1_RX_CTS_n__0__PC EQU CYREG_PRT2_PC2
NEOMOTE_1_RX_CTS_n__0__PORT EQU 2
NEOMOTE_1_RX_CTS_n__0__SHIFT EQU 2
NEOMOTE_1_RX_CTS_n__AG EQU CYREG_PRT2_AG
NEOMOTE_1_RX_CTS_n__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_RX_CTS_n__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_RX_CTS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_RX_CTS_n__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_RX_CTS_n__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_RX_CTS_n__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_RX_CTS_n__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_RX_CTS_n__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_RX_CTS_n__DR EQU CYREG_PRT2_DR
NEOMOTE_1_RX_CTS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_RX_CTS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_RX_CTS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_RX_CTS_n__MASK EQU 0x04
NEOMOTE_1_RX_CTS_n__PORT EQU 2
NEOMOTE_1_RX_CTS_n__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_RX_CTS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_RX_CTS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_RX_CTS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_RX_CTS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_RX_CTS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_RX_CTS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_RX_CTS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_RX_CTS_n__PS EQU CYREG_PRT2_PS
NEOMOTE_1_RX_CTS_n__SHIFT EQU 2
NEOMOTE_1_RX_CTS_n__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_RX_Pin
NEOMOTE_1_RX_Pin__0__MASK EQU 0x02
NEOMOTE_1_RX_Pin__0__PC EQU CYREG_PRT2_PC1
NEOMOTE_1_RX_Pin__0__PORT EQU 2
NEOMOTE_1_RX_Pin__0__SHIFT EQU 1
NEOMOTE_1_RX_Pin__AG EQU CYREG_PRT2_AG
NEOMOTE_1_RX_Pin__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_RX_Pin__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_RX_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_RX_Pin__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_RX_Pin__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_RX_Pin__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_RX_Pin__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_RX_Pin__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_RX_Pin__DR EQU CYREG_PRT2_DR
NEOMOTE_1_RX_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_RX_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_RX_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_RX_Pin__MASK EQU 0x02
NEOMOTE_1_RX_Pin__PORT EQU 2
NEOMOTE_1_RX_Pin__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_RX_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_RX_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_RX_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_RX_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_RX_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_RX_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_RX_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_RX_Pin__PS EQU CYREG_PRT2_PS
NEOMOTE_1_RX_Pin__SHIFT EQU 1
NEOMOTE_1_RX_Pin__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_RX_RTS_n
NEOMOTE_1_RX_RTS_n__0__MASK EQU 0x08
NEOMOTE_1_RX_RTS_n__0__PC EQU CYREG_PRT2_PC3
NEOMOTE_1_RX_RTS_n__0__PORT EQU 2
NEOMOTE_1_RX_RTS_n__0__SHIFT EQU 3
NEOMOTE_1_RX_RTS_n__AG EQU CYREG_PRT2_AG
NEOMOTE_1_RX_RTS_n__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_RX_RTS_n__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_RX_RTS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_RX_RTS_n__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_RX_RTS_n__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_RX_RTS_n__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_RX_RTS_n__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_RX_RTS_n__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_RX_RTS_n__DR EQU CYREG_PRT2_DR
NEOMOTE_1_RX_RTS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_RX_RTS_n__INTSTAT EQU CYREG_PICU2_INTSTAT
NEOMOTE_1_RX_RTS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_RX_RTS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_RX_RTS_n__MASK EQU 0x08
NEOMOTE_1_RX_RTS_n__PORT EQU 2
NEOMOTE_1_RX_RTS_n__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_RX_RTS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_RX_RTS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_RX_RTS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_RX_RTS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_RX_RTS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_RX_RTS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_RX_RTS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_RX_RTS_n__PS EQU CYREG_PRT2_PS
NEOMOTE_1_RX_RTS_n__SHIFT EQU 3
NEOMOTE_1_RX_RTS_n__SLW EQU CYREG_PRT2_SLW
NEOMOTE_1_RX_RTS_n__SNAP EQU CYREG_PICU2_SNAP

; NEOMOTE_1_SD_Card_Power
NEOMOTE_1_SD_Card_Power__0__MASK EQU 0x01
NEOMOTE_1_SD_Card_Power__0__PC EQU CYREG_PRT2_PC0
NEOMOTE_1_SD_Card_Power__0__PORT EQU 2
NEOMOTE_1_SD_Card_Power__0__SHIFT EQU 0
NEOMOTE_1_SD_Card_Power__AG EQU CYREG_PRT2_AG
NEOMOTE_1_SD_Card_Power__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_SD_Card_Power__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_SD_Card_Power__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_SD_Card_Power__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_SD_Card_Power__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_SD_Card_Power__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_SD_Card_Power__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_SD_Card_Power__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_SD_Card_Power__DR EQU CYREG_PRT2_DR
NEOMOTE_1_SD_Card_Power__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_SD_Card_Power__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_SD_Card_Power__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_SD_Card_Power__MASK EQU 0x01
NEOMOTE_1_SD_Card_Power__PORT EQU 2
NEOMOTE_1_SD_Card_Power__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_SD_Card_Power__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_SD_Card_Power__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_SD_Card_Power__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_SD_Card_Power__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_SD_Card_Power__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_SD_Card_Power__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_SD_Card_Power__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_SD_Card_Power__PS EQU CYREG_PRT2_PS
NEOMOTE_1_SD_Card_Power__SHIFT EQU 0
NEOMOTE_1_SD_Card_Power__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_TimeN
NEOMOTE_1_TimeN__0__MASK EQU 0x80
NEOMOTE_1_TimeN__0__PC EQU CYREG_PRT2_PC7
NEOMOTE_1_TimeN__0__PORT EQU 2
NEOMOTE_1_TimeN__0__SHIFT EQU 7
NEOMOTE_1_TimeN__AG EQU CYREG_PRT2_AG
NEOMOTE_1_TimeN__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_TimeN__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_TimeN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_TimeN__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_TimeN__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_TimeN__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_TimeN__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_TimeN__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_TimeN__DR EQU CYREG_PRT2_DR
NEOMOTE_1_TimeN__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_TimeN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_TimeN__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_TimeN__MASK EQU 0x80
NEOMOTE_1_TimeN__PORT EQU 2
NEOMOTE_1_TimeN__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_TimeN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_TimeN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_TimeN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_TimeN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_TimeN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_TimeN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_TimeN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_TimeN__PS EQU CYREG_PRT2_PS
NEOMOTE_1_TimeN__SHIFT EQU 7
NEOMOTE_1_TimeN__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_TX_CTS_n
NEOMOTE_1_TX_CTS_n__0__MASK EQU 0x20
NEOMOTE_1_TX_CTS_n__0__PC EQU CYREG_PRT2_PC5
NEOMOTE_1_TX_CTS_n__0__PORT EQU 2
NEOMOTE_1_TX_CTS_n__0__SHIFT EQU 5
NEOMOTE_1_TX_CTS_n__AG EQU CYREG_PRT2_AG
NEOMOTE_1_TX_CTS_n__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_TX_CTS_n__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_TX_CTS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_TX_CTS_n__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_TX_CTS_n__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_TX_CTS_n__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_TX_CTS_n__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_TX_CTS_n__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_TX_CTS_n__DR EQU CYREG_PRT2_DR
NEOMOTE_1_TX_CTS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_TX_CTS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_TX_CTS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_TX_CTS_n__MASK EQU 0x20
NEOMOTE_1_TX_CTS_n__PORT EQU 2
NEOMOTE_1_TX_CTS_n__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_TX_CTS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_TX_CTS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_TX_CTS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_TX_CTS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_TX_CTS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_TX_CTS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_TX_CTS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_TX_CTS_n__PS EQU CYREG_PRT2_PS
NEOMOTE_1_TX_CTS_n__SHIFT EQU 5
NEOMOTE_1_TX_CTS_n__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_TX_Pin
NEOMOTE_1_TX_Pin__0__MASK EQU 0x10
NEOMOTE_1_TX_Pin__0__PC EQU CYREG_PRT2_PC4
NEOMOTE_1_TX_Pin__0__PORT EQU 2
NEOMOTE_1_TX_Pin__0__SHIFT EQU 4
NEOMOTE_1_TX_Pin__AG EQU CYREG_PRT2_AG
NEOMOTE_1_TX_Pin__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_TX_Pin__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_TX_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_TX_Pin__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_TX_Pin__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_TX_Pin__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_TX_Pin__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_TX_Pin__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_TX_Pin__DR EQU CYREG_PRT2_DR
NEOMOTE_1_TX_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_TX_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_TX_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_TX_Pin__MASK EQU 0x10
NEOMOTE_1_TX_Pin__PORT EQU 2
NEOMOTE_1_TX_Pin__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_TX_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_TX_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_TX_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_TX_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_TX_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_TX_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_TX_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_TX_Pin__PS EQU CYREG_PRT2_PS
NEOMOTE_1_TX_Pin__SHIFT EQU 4
NEOMOTE_1_TX_Pin__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_TX_RTS_n
NEOMOTE_1_TX_RTS_n__0__MASK EQU 0x40
NEOMOTE_1_TX_RTS_n__0__PC EQU CYREG_PRT2_PC6
NEOMOTE_1_TX_RTS_n__0__PORT EQU 2
NEOMOTE_1_TX_RTS_n__0__SHIFT EQU 6
NEOMOTE_1_TX_RTS_n__AG EQU CYREG_PRT2_AG
NEOMOTE_1_TX_RTS_n__AMUX EQU CYREG_PRT2_AMUX
NEOMOTE_1_TX_RTS_n__BIE EQU CYREG_PRT2_BIE
NEOMOTE_1_TX_RTS_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NEOMOTE_1_TX_RTS_n__BYP EQU CYREG_PRT2_BYP
NEOMOTE_1_TX_RTS_n__CTL EQU CYREG_PRT2_CTL
NEOMOTE_1_TX_RTS_n__DM0 EQU CYREG_PRT2_DM0
NEOMOTE_1_TX_RTS_n__DM1 EQU CYREG_PRT2_DM1
NEOMOTE_1_TX_RTS_n__DM2 EQU CYREG_PRT2_DM2
NEOMOTE_1_TX_RTS_n__DR EQU CYREG_PRT2_DR
NEOMOTE_1_TX_RTS_n__INP_DIS EQU CYREG_PRT2_INP_DIS
NEOMOTE_1_TX_RTS_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NEOMOTE_1_TX_RTS_n__LCD_EN EQU CYREG_PRT2_LCD_EN
NEOMOTE_1_TX_RTS_n__MASK EQU 0x40
NEOMOTE_1_TX_RTS_n__PORT EQU 2
NEOMOTE_1_TX_RTS_n__PRT EQU CYREG_PRT2_PRT
NEOMOTE_1_TX_RTS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NEOMOTE_1_TX_RTS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NEOMOTE_1_TX_RTS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NEOMOTE_1_TX_RTS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NEOMOTE_1_TX_RTS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NEOMOTE_1_TX_RTS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NEOMOTE_1_TX_RTS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NEOMOTE_1_TX_RTS_n__PS EQU CYREG_PRT2_PS
NEOMOTE_1_TX_RTS_n__SHIFT EQU 6
NEOMOTE_1_TX_RTS_n__SLW EQU CYREG_PRT2_SLW

; NEOMOTE_1_UART_MOTE_BUART
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__3__MASK EQU 0x08
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__3__POS EQU 3
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__4__MASK EQU 0x10
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__4__POS EQU 4
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__5__MASK EQU 0x20
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__5__POS EQU 5
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__MASK EQU 0x38
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__0__MASK EQU 0x01
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__0__POS EQU 0
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__1__MASK EQU 0x02
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__1__POS EQU 1
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__2__MASK EQU 0x04
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__2__POS EQU 2
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__3__MASK EQU 0x08
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__3__POS EQU 3
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__MASK EQU 0x0F
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST

; NEOMOTE_1_UART_MOTE_IntClock
NEOMOTE_1_UART_MOTE_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
NEOMOTE_1_UART_MOTE_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
NEOMOTE_1_UART_MOTE_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
NEOMOTE_1_UART_MOTE_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
NEOMOTE_1_UART_MOTE_IntClock__INDEX EQU 0x00
NEOMOTE_1_UART_MOTE_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
NEOMOTE_1_UART_MOTE_IntClock__PM_ACT_MSK EQU 0x01
NEOMOTE_1_UART_MOTE_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
NEOMOTE_1_UART_MOTE_IntClock__PM_STBY_MSK EQU 0x01

; Decagon_Sensor_Power
Decagon_Sensor_Power__0__MASK EQU 0x01
Decagon_Sensor_Power__0__PC EQU CYREG_PRT0_PC0
Decagon_Sensor_Power__0__PORT EQU 0
Decagon_Sensor_Power__0__SHIFT EQU 0
Decagon_Sensor_Power__AG EQU CYREG_PRT0_AG
Decagon_Sensor_Power__AMUX EQU CYREG_PRT0_AMUX
Decagon_Sensor_Power__BIE EQU CYREG_PRT0_BIE
Decagon_Sensor_Power__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Decagon_Sensor_Power__BYP EQU CYREG_PRT0_BYP
Decagon_Sensor_Power__CTL EQU CYREG_PRT0_CTL
Decagon_Sensor_Power__DM0 EQU CYREG_PRT0_DM0
Decagon_Sensor_Power__DM1 EQU CYREG_PRT0_DM1
Decagon_Sensor_Power__DM2 EQU CYREG_PRT0_DM2
Decagon_Sensor_Power__DR EQU CYREG_PRT0_DR
Decagon_Sensor_Power__INP_DIS EQU CYREG_PRT0_INP_DIS
Decagon_Sensor_Power__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Decagon_Sensor_Power__LCD_EN EQU CYREG_PRT0_LCD_EN
Decagon_Sensor_Power__MASK EQU 0x01
Decagon_Sensor_Power__PORT EQU 0
Decagon_Sensor_Power__PRT EQU CYREG_PRT0_PRT
Decagon_Sensor_Power__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Decagon_Sensor_Power__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Decagon_Sensor_Power__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Decagon_Sensor_Power__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Decagon_Sensor_Power__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Decagon_Sensor_Power__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Decagon_Sensor_Power__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Decagon_Sensor_Power__PS EQU CYREG_PRT0_PS
Decagon_Sensor_Power__SHIFT EQU 0
Decagon_Sensor_Power__SLW EQU CYREG_PRT0_SLW

; Rx_SoilMoisture_Decagon
Rx_SoilMoisture_Decagon__0__MASK EQU 0x02
Rx_SoilMoisture_Decagon__0__PC EQU CYREG_PRT4_PC1
Rx_SoilMoisture_Decagon__0__PORT EQU 4
Rx_SoilMoisture_Decagon__0__SHIFT EQU 1
Rx_SoilMoisture_Decagon__AG EQU CYREG_PRT4_AG
Rx_SoilMoisture_Decagon__AMUX EQU CYREG_PRT4_AMUX
Rx_SoilMoisture_Decagon__BIE EQU CYREG_PRT4_BIE
Rx_SoilMoisture_Decagon__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rx_SoilMoisture_Decagon__BYP EQU CYREG_PRT4_BYP
Rx_SoilMoisture_Decagon__CTL EQU CYREG_PRT4_CTL
Rx_SoilMoisture_Decagon__DM0 EQU CYREG_PRT4_DM0
Rx_SoilMoisture_Decagon__DM1 EQU CYREG_PRT4_DM1
Rx_SoilMoisture_Decagon__DM2 EQU CYREG_PRT4_DM2
Rx_SoilMoisture_Decagon__DR EQU CYREG_PRT4_DR
Rx_SoilMoisture_Decagon__INP_DIS EQU CYREG_PRT4_INP_DIS
Rx_SoilMoisture_Decagon__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rx_SoilMoisture_Decagon__LCD_EN EQU CYREG_PRT4_LCD_EN
Rx_SoilMoisture_Decagon__MASK EQU 0x02
Rx_SoilMoisture_Decagon__PORT EQU 4
Rx_SoilMoisture_Decagon__PRT EQU CYREG_PRT4_PRT
Rx_SoilMoisture_Decagon__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rx_SoilMoisture_Decagon__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rx_SoilMoisture_Decagon__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rx_SoilMoisture_Decagon__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rx_SoilMoisture_Decagon__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rx_SoilMoisture_Decagon__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rx_SoilMoisture_Decagon__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rx_SoilMoisture_Decagon__PS EQU CYREG_PRT4_PS
Rx_SoilMoisture_Decagon__SHIFT EQU 1
Rx_SoilMoisture_Decagon__SLW EQU CYREG_PRT4_SLW

; isr_SoilMoisture_Decagon
isr_SoilMoisture_Decagon__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SoilMoisture_Decagon__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SoilMoisture_Decagon__INTC_MASK EQU 0x02
isr_SoilMoisture_Decagon__INTC_NUMBER EQU 1
isr_SoilMoisture_Decagon__INTC_PRIOR_NUM EQU 7
isr_SoilMoisture_Decagon__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_SoilMoisture_Decagon__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SoilMoisture_Decagon__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_SoilMoisture_Decagon_BUART
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
UART_SoilMoisture_Decagon_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_SoilMoisture_Decagon_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__3__POS EQU 3
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__4__POS EQU 4
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__5__POS EQU 5
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__MASK EQU 0x38
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_SoilMoisture_Decagon_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB02_ST

; UART_SoilMoisture_Decagon_IntClock
UART_SoilMoisture_Decagon_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_SoilMoisture_Decagon_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_SoilMoisture_Decagon_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_SoilMoisture_Decagon_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_SoilMoisture_Decagon_IntClock__INDEX EQU 0x02
UART_SoilMoisture_Decagon_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_SoilMoisture_Decagon_IntClock__PM_ACT_MSK EQU 0x04
UART_SoilMoisture_Decagon_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_SoilMoisture_Decagon_IntClock__PM_STBY_MSK EQU 0x04

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008023
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
