#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x11b60dc00 .scope module, "cpuTB" "cpuTB" 2 3;
 .timescale -9 -12;
v0x600000e193b0_0 .var "clk", 0 0;
v0x600000e19440_0 .var "reset", 0 0;
S_0x11b608b10 .scope module, "riscv" "cpu" 2 8, 3 19 0, S_0x11b60dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x600000e1fcc0_0 .net "alu", 31 0, v0x600000e0ca20_0;  1 drivers
v0x600000e1fd50_0 .net "alu1mux", 31 0, v0x600000e0c3f0_0;  1 drivers
v0x600000e1fde0_0 .net "alu2mux", 31 0, v0x600000e0c630_0;  1 drivers
v0x600000e1fe70_0 .net "c_alu1sel", 0 0, v0x600000e0e760_0;  1 drivers
v0x600000e1ff00_0 .net "c_alu2sel", 0 0, v0x600000e0e7f0_0;  1 drivers
v0x600000e18000_0 .net "c_funct3", 2 0, v0x600000e0f2a0_0;  1 drivers
v0x600000e18090_0 .net "c_funct7", 6 0, v0x600000e0f330_0;  1 drivers
v0x600000e18120_0 .net "c_imm", 31 0, v0x600000e0e9a0_0;  1 drivers
v0x600000e181b0_0 .net "c_memarea", 1 0, v0x600000e0ff00_0;  1 drivers
v0x600000e18240_0 .net "c_memsel", 1 0, v0x600000e1c000_0;  1 drivers
v0x600000e182d0_0 .net "c_memwrite", 0 0, v0x600000e1c090_0;  1 drivers
v0x600000e18360_0 .net "c_opcode", 6 0, v0x600000e0f690_0;  1 drivers
v0x600000e183f0_0 .net "c_rd", 4 0, v0x600000e1cbd0_0;  1 drivers
v0x600000e18480_0 .net "c_regwrite", 0 0, v0x600000e1cc60_0;  1 drivers
v0x600000e18510_0 .net "c_rs1", 4 0, v0x600000e0ee20_0;  1 drivers
v0x600000e185a0_0 .net "c_rs2", 4 0, v0x600000e0eeb0_0;  1 drivers
v0x600000e18630_0 .net "clk", 0 0, v0x600000e193b0_0;  1 drivers
v0x600000e186c0_0 .net "dbuff", 31 0, v0x600000e0d5f0_0;  1 drivers
v0x600000e18750_0 .net "dmem", 31 0, L_0x600000d088c0;  1 drivers
v0x600000e187e0_0 .net "ebuff1", 31 0, L_0x60000171fcd0;  1 drivers
v0x600000e18870_0 .net "ebuff2", 31 0, L_0x60000171fd40;  1 drivers
v0x600000e18900_0 .net "ebuff3", 31 0, L_0x60000171fdb0;  1 drivers
v0x600000e18990_0 .net "ebuff4", 31 0, L_0x60000171fe20;  1 drivers
v0x600000e18a20_0 .net "imem", 31 0, L_0x60000171faa0;  1 drivers
v0x600000e18ab0_0 .net "incr", 31 0, L_0x600000d081e0;  1 drivers
v0x600000e18b40_0 .net "ir1", 31 0, L_0x60000171fb80;  1 drivers
v0x600000e18bd0_0 .net "ir2", 31 0, L_0x60000171fe90;  1 drivers
v0x600000e18c60_0 .net "ir3", 31 0, L_0x600001714070;  1 drivers
v0x600000e18cf0_0 .net "ir4", 31 0, L_0x600001714150;  1 drivers
v0x600000e18d80_0 .net "mbuff1", 31 0, v0x600000e1d200_0;  1 drivers
v0x600000e18e10_0 .net "mbuff2", 31 0, L_0x60000171ff70;  1 drivers
v0x600000e18ea0_0 .net "mbuff3", 31 0, L_0x600001714000;  1 drivers
v0x600000e18f30_0 .net "memmux", 31 0, v0x600000e1d0e0_0;  1 drivers
v0x600000e18fc0_0 .net "pc", 31 0, v0x600000e1def0_0;  1 drivers
v0x600000e19050_0 .net "pcmux", 31 0, v0x600000e1db90_0;  1 drivers
v0x600000e190e0_0 .net "reset", 0 0, v0x600000e19440_0;  1 drivers
v0x600000e19170_0 .net "rs1", 31 0, L_0x60000171fbf0;  1 drivers
v0x600000e19200_0 .net "rs2", 31 0, L_0x60000171fc60;  1 drivers
v0x600000e19290_0 .net "wbuff", 31 0, L_0x6000017140e0;  1 drivers
v0x600000e19320_0 .net "zero", 0 0, v0x600000e0cab0_0;  1 drivers
S_0x11b6084c0 .scope module, "alu1MultiplexerModule" "multiplexer2to1" 3 86, 4 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
v0x600000e0c2d0_0 .net "in1", 31 0, L_0x60000171fbf0;  alias, 1 drivers
v0x600000e0c360_0 .net "in2", 31 0, v0x600000e0d5f0_0;  alias, 1 drivers
v0x600000e0c3f0_0 .var "out", 31 0;
v0x600000e0c480_0 .net "sel", 0 0, v0x600000e0e760_0;  alias, 1 drivers
E_0x6000032102d0 .event edge, v0x600000e0c480_0, v0x600000e0c2d0_0, v0x600000e0c360_0;
S_0x11b608630 .scope module, "alu2MultiplexerModule" "multiplexer2to1" 3 93, 4 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
v0x600000e0c510_0 .net "in1", 31 0, L_0x60000171fc60;  alias, 1 drivers
v0x600000e0c5a0_0 .net "in2", 31 0, v0x600000e0e9a0_0;  alias, 1 drivers
v0x600000e0c630_0 .var "out", 31 0;
v0x600000e0c6c0_0 .net "sel", 0 0, v0x600000e0e7f0_0;  alias, 1 drivers
E_0x6000032101e0 .event edge, v0x600000e0c6c0_0, v0x600000e0c510_0, v0x600000e0c5a0_0;
S_0x11b607fe0 .scope module, "aluModule" "alu" 3 142, 5 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /INPUT 32 "in1";
    .port_info 4 /INPUT 32 "in2";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 32 "out";
v0x600000e0c750_0 .net "funct3", 2 0, v0x600000e0f2a0_0;  alias, 1 drivers
v0x600000e0c7e0_0 .net "funct7", 6 0, v0x600000e0f330_0;  alias, 1 drivers
v0x600000e0c870_0 .net "in1", 31 0, L_0x60000171fcd0;  alias, 1 drivers
v0x600000e0c900_0 .net "in2", 31 0, L_0x60000171fd40;  alias, 1 drivers
v0x600000e0c990_0 .net "opcode", 6 0, v0x600000e0f690_0;  alias, 1 drivers
v0x600000e0ca20_0 .var "out", 31 0;
v0x600000e0cab0_0 .var "zero", 0 0;
E_0x600003210090/0 .event edge, v0x600000e0c990_0, v0x600000e0c750_0, v0x600000e0c7e0_0, v0x600000e0c870_0;
E_0x600003210090/1 .event edge, v0x600000e0c900_0;
E_0x600003210090 .event/or E_0x600003210090/0, E_0x600003210090/1;
S_0x11b608150 .scope module, "dataMemoryModule" "dataMemory" 3 187, 6 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 2 "area";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "datain";
    .port_info 5 /OUTPUT 32 "dataout";
v0x600000e0cbd0_0 .net *"_ivl_0", 31 0, L_0x600000d08500;  1 drivers
v0x600000e0cc60_0 .net *"_ivl_10", 31 0, L_0x600000d08640;  1 drivers
v0x600000e0ccf0_0 .net/s *"_ivl_13", 31 0, L_0x600000d086e0;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000e0cd80_0 .net/2s *"_ivl_14", 31 0, L_0x128040208;  1 drivers
v0x600000e0ce10_0 .net/s *"_ivl_16", 31 0, L_0x600000d08780;  1 drivers
v0x600000e0cea0_0 .net *"_ivl_19", 0 0, L_0x600000d08820;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600000e0cf30_0 .net/2s *"_ivl_2", 31 0, L_0x128040130;  1 drivers
L_0x128040250 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e0cfc0_0 .net *"_ivl_23", 30 0, L_0x128040250;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600000e0d050_0 .net/2u *"_ivl_4", 31 0, L_0x128040178;  1 drivers
v0x600000e0d0e0_0 .net *"_ivl_6", 31 0, L_0x600000d085a0;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e0d170_0 .net *"_ivl_9", 29 0, L_0x1280401c0;  1 drivers
v0x600000e0d200_0 .net "address", 31 0, v0x600000e1d200_0;  alias, 1 drivers
v0x600000e0d290_0 .net "area", 1 0, v0x600000e0ff00_0;  alias, 1 drivers
v0x600000e0d320_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0d3b0_0 .net "datain", 31 0, L_0x60000171ff70;  alias, 1 drivers
v0x600000e0d440_0 .net "dataout", 31 0, L_0x600000d088c0;  alias, 1 drivers
v0x600000e0d4d0 .array "dmem", 1023 0, 31 0;
v0x600000e0d560_0 .net "write", 0 0, v0x600000e1c090_0;  alias, 1 drivers
E_0x6000032104b0 .event posedge, v0x600000e0d320_0;
L_0x600000d08500 .array/port v0x600000e0d4d0, v0x600000e1d200_0;
L_0x600000d085a0 .concat [ 2 30 0 0], v0x600000e0ff00_0, L_0x1280401c0;
L_0x600000d08640 .arith/sum 32, L_0x128040178, L_0x600000d085a0;
L_0x600000d086e0 .arith/pow 32, L_0x128040130, L_0x600000d08640;
L_0x600000d08780 .arith/sub 32, L_0x600000d086e0, L_0x128040208;
L_0x600000d08820 .part/v.s L_0x600000d08500, L_0x600000d08780, 1;
L_0x600000d088c0 .concat [ 1 31 0 0], L_0x600000d08820, L_0x128040250;
S_0x11b607b00 .scope module, "decodeBufferMoudle" "buffer" 3 49, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0x600000e0d5f0_0 .var "buffer", 31 0;
v0x600000e0d680_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0d710_0 .net "in", 31 0, v0x600000e1def0_0;  alias, 1 drivers
v0x600000e0d7a0_0 .net "out", 31 0, v0x600000e0d5f0_0;  alias, 1 drivers
S_0x11b607c70 .scope module, "executeBuffer1Module" "buffer" 3 102, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x60000171fcd0 .functor BUFZ 32, v0x600000e0d830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e0d830_0 .var "buffer", 31 0;
v0x600000e0d8c0_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0d950_0 .net "in", 31 0, v0x600000e0c3f0_0;  alias, 1 drivers
v0x600000e0d9e0_0 .net "out", 31 0, L_0x60000171fcd0;  alias, 1 drivers
S_0x11b607260 .scope module, "executeBuffer2Module" "buffer" 3 108, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x60000171fd40 .functor BUFZ 32, v0x600000e0da70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e0da70_0 .var "buffer", 31 0;
v0x600000e0db00_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0db90_0 .net "in", 31 0, v0x600000e0c630_0;  alias, 1 drivers
v0x600000e0dc20_0 .net "out", 31 0, L_0x60000171fd40;  alias, 1 drivers
S_0x11b6073d0 .scope module, "executeBuffer3Module" "buffer" 3 114, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x60000171fdb0 .functor BUFZ 32, v0x600000e0dcb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e0dcb0_0 .var "buffer", 31 0;
v0x600000e0dd40_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0ddd0_0 .net "in", 31 0, L_0x60000171fc60;  alias, 1 drivers
v0x600000e0de60_0 .net "out", 31 0, L_0x60000171fdb0;  alias, 1 drivers
S_0x11b606ba0 .scope module, "executeBuffer4Module" "buffer" 3 120, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x60000171fe20 .functor BUFZ 32, v0x600000e0def0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e0def0_0 .var "buffer", 31 0;
v0x600000e0df80_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0e010_0 .net "in", 31 0, L_0x600000d081e0;  alias, 1 drivers
v0x600000e0e0a0_0 .net "out", 31 0, L_0x60000171fe20;  alias, 1 drivers
S_0x11b606d10 .scope module, "instructionMemoryModule" "instructionMemory" 3 29, 8 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x60000171faa0 .functor BUFZ 32, L_0x600000d080a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e0e130_0 .net *"_ivl_0", 31 0, L_0x600000d080a0;  1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000e0e1c0_0 .net/2u *"_ivl_2", 31 0, L_0x128040010;  1 drivers
v0x600000e0e250_0 .net *"_ivl_4", 31 0, L_0x600000d08140;  1 drivers
v0x600000e0e2e0_0 .net "address", 31 0, v0x600000e1def0_0;  alias, 1 drivers
v0x600000e0e370_0 .var/i "i", 31 0;
v0x600000e0e400 .array "imem", 2047 0, 31 0;
v0x600000e0e490_0 .net "instruction", 31 0, L_0x60000171faa0;  alias, 1 drivers
E_0x600003210510 .event edge, v0x600000e0e490_0;
L_0x600000d080a0 .array/port v0x600000e0e400, L_0x600000d08140;
L_0x600000d08140 .arith/div 32, v0x600000e1def0_0, L_0x128040010;
S_0x11b604080 .scope module, "ir1BufferModule" "buffer" 3 55, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x60000171fb80 .functor BUFZ 32, v0x600000e0e520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e0e520_0 .var "buffer", 31 0;
v0x600000e0e5b0_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0e640_0 .net "in", 31 0, L_0x60000171faa0;  alias, 1 drivers
v0x600000e0e6d0_0 .net "out", 31 0, L_0x60000171fb80;  alias, 1 drivers
S_0x11b6041f0 .scope module, "ir1ControlModule" "control" 3 65, 9 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 1 "alu1sel";
    .port_info 2 /OUTPUT 1 "alu2sel";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 32 "imm";
    .port_info 6 /OUTPUT 7 "opcode";
    .port_info 7 /OUTPUT 3 "funct3";
    .port_info 8 /OUTPUT 7 "funct7";
    .port_info 9 /OUTPUT 1 "memwrite";
    .port_info 10 /OUTPUT 2 "memarea";
    .port_info 11 /OUTPUT 2 "memsel";
    .port_info 12 /OUTPUT 1 "regwrite";
    .port_info 13 /OUTPUT 5 "rd";
v0x600000e0e760_0 .var "alu1sel", 0 0;
v0x600000e0e7f0_0 .var "alu2sel", 0 0;
v0x600000e0e880_0 .var "funct3", 2 0;
v0x600000e0e910_0 .var "funct7", 6 0;
v0x600000e0e9a0_0 .var "imm", 31 0;
v0x600000e0ea30_0 .net "ins", 31 0, L_0x60000171fb80;  alias, 1 drivers
v0x600000e0eac0_0 .var "memarea", 1 0;
v0x600000e0eb50_0 .var "memsel", 1 0;
v0x600000e0ebe0_0 .var "memwrite", 0 0;
v0x600000e0ec70_0 .var "opcode", 6 0;
v0x600000e0ed00_0 .var "rd", 4 0;
v0x600000e0ed90_0 .var "regwrite", 0 0;
v0x600000e0ee20_0 .var "rs1", 4 0;
v0x600000e0eeb0_0 .var "rs2", 4 0;
E_0x600003210570 .event edge, v0x600000e0e6d0_0, v0x600000e0ec70_0, v0x600000e0e880_0;
S_0x11b60d6f0 .scope module, "ir2BufferModule" "buffer" 3 126, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x60000171fe90 .functor BUFZ 32, v0x600000e0ef40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e0ef40_0 .var "buffer", 31 0;
v0x600000e0efd0_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0f060_0 .net "in", 31 0, L_0x60000171fb80;  alias, 1 drivers
v0x600000e0f0f0_0 .net "out", 31 0, L_0x60000171fe90;  alias, 1 drivers
S_0x11b60d860 .scope module, "ir2ControlModule" "control" 3 134, 9 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 1 "alu1sel";
    .port_info 2 /OUTPUT 1 "alu2sel";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 32 "imm";
    .port_info 6 /OUTPUT 7 "opcode";
    .port_info 7 /OUTPUT 3 "funct3";
    .port_info 8 /OUTPUT 7 "funct7";
    .port_info 9 /OUTPUT 1 "memwrite";
    .port_info 10 /OUTPUT 2 "memarea";
    .port_info 11 /OUTPUT 2 "memsel";
    .port_info 12 /OUTPUT 1 "regwrite";
    .port_info 13 /OUTPUT 5 "rd";
v0x600000e0f180_0 .var "alu1sel", 0 0;
v0x600000e0f210_0 .var "alu2sel", 0 0;
v0x600000e0f2a0_0 .var "funct3", 2 0;
v0x600000e0f330_0 .var "funct7", 6 0;
v0x600000e0f3c0_0 .var "imm", 31 0;
v0x600000e0f450_0 .net "ins", 31 0, L_0x60000171fe90;  alias, 1 drivers
v0x600000e0f4e0_0 .var "memarea", 1 0;
v0x600000e0f570_0 .var "memsel", 1 0;
v0x600000e0f600_0 .var "memwrite", 0 0;
v0x600000e0f690_0 .var "opcode", 6 0;
v0x600000e0f720_0 .var "rd", 4 0;
v0x600000e0f7b0_0 .var "regwrite", 0 0;
v0x600000e0f840_0 .var "rs1", 4 0;
v0x600000e0f8d0_0 .var "rs2", 4 0;
E_0x6000032105a0 .event edge, v0x600000e0f0f0_0, v0x600000e0c990_0, v0x600000e0c750_0;
S_0x11b609240 .scope module, "ir3BufferModule" "buffer" 3 172, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x600001714070 .functor BUFZ 32, v0x600000e0f960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e0f960_0 .var "buffer", 31 0;
v0x600000e0f9f0_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e0fa80_0 .net "in", 31 0, L_0x60000171fe90;  alias, 1 drivers
v0x600000e0fb10_0 .net "out", 31 0, L_0x600001714070;  alias, 1 drivers
S_0x11b6093b0 .scope module, "ir3ControlModule" "control" 3 180, 9 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 1 "alu1sel";
    .port_info 2 /OUTPUT 1 "alu2sel";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 32 "imm";
    .port_info 6 /OUTPUT 7 "opcode";
    .port_info 7 /OUTPUT 3 "funct3";
    .port_info 8 /OUTPUT 7 "funct7";
    .port_info 9 /OUTPUT 1 "memwrite";
    .port_info 10 /OUTPUT 2 "memarea";
    .port_info 11 /OUTPUT 2 "memsel";
    .port_info 12 /OUTPUT 1 "regwrite";
    .port_info 13 /OUTPUT 5 "rd";
v0x600000e0fba0_0 .var "alu1sel", 0 0;
v0x600000e0fc30_0 .var "alu2sel", 0 0;
v0x600000e0fcc0_0 .var "funct3", 2 0;
v0x600000e0fd50_0 .var "funct7", 6 0;
v0x600000e0fde0_0 .var "imm", 31 0;
v0x600000e0fe70_0 .net "ins", 31 0, L_0x600001714070;  alias, 1 drivers
v0x600000e0ff00_0 .var "memarea", 1 0;
v0x600000e1c000_0 .var "memsel", 1 0;
v0x600000e1c090_0 .var "memwrite", 0 0;
v0x600000e1c120_0 .var "opcode", 6 0;
v0x600000e1c1b0_0 .var "rd", 4 0;
v0x600000e1c240_0 .var "regwrite", 0 0;
v0x600000e1c2d0_0 .var "rs1", 4 0;
v0x600000e1c360_0 .var "rs2", 4 0;
E_0x600003210540 .event edge, v0x600000e0fb10_0, v0x600000e1c120_0, v0x600000e0fcc0_0;
S_0x11b609670 .scope module, "ir4BufferModule" "buffer" 3 212, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x600001714150 .functor BUFZ 32, v0x600000e1c3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e1c3f0_0 .var "buffer", 31 0;
v0x600000e1c480_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e1c510_0 .net "in", 31 0, L_0x600001714070;  alias, 1 drivers
v0x600000e1c5a0_0 .net "out", 31 0, L_0x600001714150;  alias, 1 drivers
S_0x11b606000 .scope module, "ir4ControlModule" "control" 3 219, 9 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 1 "alu1sel";
    .port_info 2 /OUTPUT 1 "alu2sel";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 32 "imm";
    .port_info 6 /OUTPUT 7 "opcode";
    .port_info 7 /OUTPUT 3 "funct3";
    .port_info 8 /OUTPUT 7 "funct7";
    .port_info 9 /OUTPUT 1 "memwrite";
    .port_info 10 /OUTPUT 2 "memarea";
    .port_info 11 /OUTPUT 2 "memsel";
    .port_info 12 /OUTPUT 1 "regwrite";
    .port_info 13 /OUTPUT 5 "rd";
v0x600000e1c630_0 .var "alu1sel", 0 0;
v0x600000e1c6c0_0 .var "alu2sel", 0 0;
v0x600000e1c750_0 .var "funct3", 2 0;
v0x600000e1c7e0_0 .var "funct7", 6 0;
v0x600000e1c870_0 .var "imm", 31 0;
v0x600000e1c900_0 .net "ins", 31 0, L_0x600001714150;  alias, 1 drivers
v0x600000e1c990_0 .var "memarea", 1 0;
v0x600000e1ca20_0 .var "memsel", 1 0;
v0x600000e1cab0_0 .var "memwrite", 0 0;
v0x600000e1cb40_0 .var "opcode", 6 0;
v0x600000e1cbd0_0 .var "rd", 4 0;
v0x600000e1cc60_0 .var "regwrite", 0 0;
v0x600000e1ccf0_0 .var "rs1", 4 0;
v0x600000e1cd80_0 .var "rs2", 4 0;
E_0x6000032105d0 .event edge, v0x600000e1c5a0_0, v0x600000e1cb40_0, v0x600000e1c750_0;
S_0x11b6062c0 .scope module, "memMultiplexerModule" "multiplexer4to1" 3 196, 10 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /OUTPUT 32 "out";
v0x600000e1cea0_0 .net "in1", 31 0, L_0x600001714000;  alias, 1 drivers
v0x600000e1cf30_0 .net "in2", 31 0, L_0x600000d088c0;  alias, 1 drivers
v0x600000e1cfc0_0 .net "in3", 31 0, v0x600000e1d200_0;  alias, 1 drivers
o0x12800a680 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600000e1d050_0 .net "in4", 31 0, o0x12800a680;  0 drivers
v0x600000e1d0e0_0 .var "out", 31 0;
v0x600000e1d170_0 .net "sel", 1 0, v0x600000e1c000_0;  alias, 1 drivers
E_0x600003210630/0 .event edge, v0x600000e1c000_0, v0x600000e1cea0_0, v0x600000e0d440_0, v0x600000e0d200_0;
E_0x600003210630/1 .event edge, v0x600000e1d050_0;
E_0x600003210630 .event/or E_0x600003210630/0, E_0x600003210630/1;
S_0x11b606430 .scope module, "memoryBuffer1Module" "buffer" 3 154, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0x600000e1d200_0 .var "buffer", 31 0;
v0x600000e1d290_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e1d320_0 .net "in", 31 0, v0x600000e0ca20_0;  alias, 1 drivers
v0x600000e1d3b0_0 .net "out", 31 0, v0x600000e1d200_0;  alias, 1 drivers
S_0x11b604560 .scope module, "memoryBuffer2Module" "buffer" 3 160, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x60000171ff70 .functor BUFZ 32, v0x600000e1d440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e1d440_0 .var "buffer", 31 0;
v0x600000e1d4d0_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e1d560_0 .net "in", 31 0, L_0x60000171fdb0;  alias, 1 drivers
v0x600000e1d5f0_0 .net "out", 31 0, L_0x60000171ff70;  alias, 1 drivers
S_0x11b6046d0 .scope module, "memoryBuffer3Module" "buffer" 3 166, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x600001714000 .functor BUFZ 32, v0x600000e1d680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e1d680_0 .var "buffer", 31 0;
v0x600000e1d710_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e1d7a0_0 .net "in", 31 0, L_0x60000171fe20;  alias, 1 drivers
v0x600000e1d830_0 .net "out", 31 0, L_0x600001714000;  alias, 1 drivers
S_0x11b604840 .scope module, "pcIncrementModule" "adder" 3 34, 11 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000e1d8c0_0 .net "in1", 31 0, L_0x128040058;  1 drivers
v0x600000e1d950_0 .net "in2", 31 0, v0x600000e0d5f0_0;  alias, 1 drivers
v0x600000e1d9e0_0 .net "out", 31 0, L_0x600000d081e0;  alias, 1 drivers
L_0x600000d081e0 .arith/sum 32, L_0x128040058, v0x600000e0d5f0_0;
S_0x11b6049b0 .scope module, "pcMultiplexerModule" "multiplexer2to1" 3 40, 4 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
v0x600000e1da70_0 .net "in1", 31 0, L_0x600000d081e0;  alias, 1 drivers
v0x600000e1db00_0 .net "in2", 31 0, v0x600000e0ca20_0;  alias, 1 drivers
v0x600000e1db90_0 .var "out", 31 0;
v0x600000e1dc20_0 .net "sel", 0 0, v0x600000e0cab0_0;  alias, 1 drivers
E_0x600003210600 .event edge, v0x600000e0cab0_0, v0x600000e0e010_0, v0x600000e0ca20_0;
S_0x11b60eb60 .scope module, "pcRegisterModule" "pcRegister" 3 23, 12 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x600000e1dcb0_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e1dd40_0 .var/i "i", 31 0;
v0x600000e1ddd0_0 .net "in", 31 0, v0x600000e1db90_0;  alias, 1 drivers
v0x600000e1de60_0 .net "out", 31 0, v0x600000e1def0_0;  alias, 1 drivers
v0x600000e1def0_0 .var "pc", 31 0;
o0x12800ac50 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000e1df80_0 .net "reset", 0 0, o0x12800ac50;  0 drivers
S_0x11b60ecd0 .scope module, "registerBankModule" "registerBank" 3 75, 13 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regwrite";
    .port_info 2 /INPUT 5 "rdaddr";
    .port_info 3 /INPUT 32 "rddata";
    .port_info 4 /INPUT 5 "rs1addr";
    .port_info 5 /INPUT 5 "rs2addr";
    .port_info 6 /OUTPUT 32 "rs1";
    .port_info 7 /OUTPUT 32 "rs2";
L_0x60000171fbf0 .functor BUFZ 32, L_0x600000d08280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000171fc60 .functor BUFZ 32, L_0x600000d083c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e1e010_0 .net *"_ivl_0", 31 0, L_0x600000d08280;  1 drivers
v0x600000e1e0a0_0 .net *"_ivl_10", 6 0, L_0x600000d08460;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e1e130_0 .net *"_ivl_13", 1 0, L_0x1280400e8;  1 drivers
v0x600000e1e1c0_0 .net *"_ivl_2", 6 0, L_0x600000d08320;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e1e250_0 .net *"_ivl_5", 1 0, L_0x1280400a0;  1 drivers
v0x600000e1e2e0_0 .net *"_ivl_8", 31 0, L_0x600000d083c0;  1 drivers
v0x600000e1e370_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e1e400_0 .net "rdaddr", 4 0, v0x600000e1cbd0_0;  alias, 1 drivers
v0x600000e1e490_0 .net "rddata", 31 0, L_0x6000017140e0;  alias, 1 drivers
v0x600000e1e520_0 .var "reg0", 31 0;
v0x600000e1e5b0_0 .var "reg1", 31 0;
v0x600000e1e640_0 .var "reg10", 31 0;
v0x600000e1e6d0_0 .var "reg11", 31 0;
v0x600000e1e760_0 .var "reg12", 31 0;
v0x600000e1e7f0_0 .var "reg13", 31 0;
v0x600000e1e880_0 .var "reg14", 31 0;
v0x600000e1e910_0 .var "reg15", 31 0;
v0x600000e1e9a0_0 .var "reg16", 31 0;
v0x600000e1ea30_0 .var "reg17", 31 0;
v0x600000e1eac0_0 .var "reg18", 31 0;
v0x600000e1eb50_0 .var "reg19", 31 0;
v0x600000e1ebe0_0 .var "reg2", 31 0;
v0x600000e1ec70_0 .var "reg20", 31 0;
v0x600000e1ed00_0 .var "reg21", 31 0;
v0x600000e1ed90_0 .var "reg22", 31 0;
v0x600000e1ee20_0 .var "reg23", 31 0;
v0x600000e1eeb0_0 .var "reg24", 31 0;
v0x600000e1ef40_0 .var "reg25", 31 0;
v0x600000e1efd0_0 .var "reg26", 31 0;
v0x600000e1f060_0 .var "reg27", 31 0;
v0x600000e1f0f0_0 .var "reg28", 31 0;
v0x600000e1f180_0 .var "reg29", 31 0;
v0x600000e1f210_0 .var "reg3", 31 0;
v0x600000e1f2a0_0 .var "reg30", 31 0;
v0x600000e1f330_0 .var "reg31", 31 0;
v0x600000e1f3c0_0 .var "reg4", 31 0;
v0x600000e1f450_0 .var "reg5", 31 0;
v0x600000e1f4e0_0 .var "reg6", 31 0;
v0x600000e1f570_0 .var "reg7", 31 0;
v0x600000e1f600_0 .var "reg8", 31 0;
v0x600000e1f690_0 .var "reg9", 31 0;
v0x600000e1f720 .array "regs", 31 0, 31 0;
v0x600000e1f7b0_0 .net "regwrite", 0 0, v0x600000e1cc60_0;  alias, 1 drivers
v0x600000e1f840_0 .net "rs1", 31 0, L_0x60000171fbf0;  alias, 1 drivers
v0x600000e1f8d0_0 .net "rs1addr", 4 0, v0x600000e0ee20_0;  alias, 1 drivers
v0x600000e1f960_0 .net "rs2", 31 0, L_0x60000171fc60;  alias, 1 drivers
v0x600000e1f9f0_0 .net "rs2addr", 4 0, v0x600000e0eeb0_0;  alias, 1 drivers
v0x600000e1f720_0 .array/port v0x600000e1f720, 0;
v0x600000e1f720_1 .array/port v0x600000e1f720, 1;
v0x600000e1f720_2 .array/port v0x600000e1f720, 2;
v0x600000e1f720_3 .array/port v0x600000e1f720, 3;
E_0x6000032106c0/0 .event edge, v0x600000e1f720_0, v0x600000e1f720_1, v0x600000e1f720_2, v0x600000e1f720_3;
v0x600000e1f720_4 .array/port v0x600000e1f720, 4;
v0x600000e1f720_5 .array/port v0x600000e1f720, 5;
v0x600000e1f720_6 .array/port v0x600000e1f720, 6;
v0x600000e1f720_7 .array/port v0x600000e1f720, 7;
E_0x6000032106c0/1 .event edge, v0x600000e1f720_4, v0x600000e1f720_5, v0x600000e1f720_6, v0x600000e1f720_7;
v0x600000e1f720_8 .array/port v0x600000e1f720, 8;
v0x600000e1f720_9 .array/port v0x600000e1f720, 9;
v0x600000e1f720_10 .array/port v0x600000e1f720, 10;
v0x600000e1f720_11 .array/port v0x600000e1f720, 11;
E_0x6000032106c0/2 .event edge, v0x600000e1f720_8, v0x600000e1f720_9, v0x600000e1f720_10, v0x600000e1f720_11;
v0x600000e1f720_12 .array/port v0x600000e1f720, 12;
v0x600000e1f720_13 .array/port v0x600000e1f720, 13;
v0x600000e1f720_14 .array/port v0x600000e1f720, 14;
v0x600000e1f720_15 .array/port v0x600000e1f720, 15;
E_0x6000032106c0/3 .event edge, v0x600000e1f720_12, v0x600000e1f720_13, v0x600000e1f720_14, v0x600000e1f720_15;
v0x600000e1f720_16 .array/port v0x600000e1f720, 16;
v0x600000e1f720_17 .array/port v0x600000e1f720, 17;
v0x600000e1f720_18 .array/port v0x600000e1f720, 18;
v0x600000e1f720_19 .array/port v0x600000e1f720, 19;
E_0x6000032106c0/4 .event edge, v0x600000e1f720_16, v0x600000e1f720_17, v0x600000e1f720_18, v0x600000e1f720_19;
v0x600000e1f720_20 .array/port v0x600000e1f720, 20;
v0x600000e1f720_21 .array/port v0x600000e1f720, 21;
v0x600000e1f720_22 .array/port v0x600000e1f720, 22;
v0x600000e1f720_23 .array/port v0x600000e1f720, 23;
E_0x6000032106c0/5 .event edge, v0x600000e1f720_20, v0x600000e1f720_21, v0x600000e1f720_22, v0x600000e1f720_23;
v0x600000e1f720_24 .array/port v0x600000e1f720, 24;
v0x600000e1f720_25 .array/port v0x600000e1f720, 25;
v0x600000e1f720_26 .array/port v0x600000e1f720, 26;
v0x600000e1f720_27 .array/port v0x600000e1f720, 27;
E_0x6000032106c0/6 .event edge, v0x600000e1f720_24, v0x600000e1f720_25, v0x600000e1f720_26, v0x600000e1f720_27;
v0x600000e1f720_28 .array/port v0x600000e1f720, 28;
v0x600000e1f720_29 .array/port v0x600000e1f720, 29;
v0x600000e1f720_30 .array/port v0x600000e1f720, 30;
v0x600000e1f720_31 .array/port v0x600000e1f720, 31;
E_0x6000032106c0/7 .event edge, v0x600000e1f720_28, v0x600000e1f720_29, v0x600000e1f720_30, v0x600000e1f720_31;
E_0x6000032106c0 .event/or E_0x6000032106c0/0, E_0x6000032106c0/1, E_0x6000032106c0/2, E_0x6000032106c0/3, E_0x6000032106c0/4, E_0x6000032106c0/5, E_0x6000032106c0/6, E_0x6000032106c0/7;
L_0x600000d08280 .array/port v0x600000e1f720, L_0x600000d08320;
L_0x600000d08320 .concat [ 5 2 0 0], v0x600000e0ee20_0, L_0x1280400a0;
L_0x600000d083c0 .array/port v0x600000e1f720, L_0x600000d08460;
L_0x600000d08460 .concat [ 5 2 0 0], v0x600000e0eeb0_0, L_0x1280400e8;
S_0x11b60f040 .scope module, "writebackBuffer" "buffer" 3 206, 7 1 0, S_0x11b608b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
L_0x6000017140e0 .functor BUFZ 32, v0x600000e1fa80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e1fa80_0 .var "buffer", 31 0;
v0x600000e1fb10_0 .net "clk", 0 0, v0x600000e193b0_0;  alias, 1 drivers
v0x600000e1fba0_0 .net "in", 31 0, v0x600000e1d0e0_0;  alias, 1 drivers
v0x600000e1fc30_0 .net "out", 31 0, L_0x6000017140e0;  alias, 1 drivers
S_0x11b6089a0 .scope module, "signExtend" "signExtend" 14 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "immSel";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
o0x12800bd60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600000e194d0_0 .net "immSel", 31 0, o0x12800bd60;  0 drivers
o0x12800bd90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600000e19560_0 .net "in", 31 0, o0x12800bd90;  0 drivers
o0x12800bdc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600000e195f0_0 .net "out", 31 0, o0x12800bdc0;  0 drivers
    .scope S_0x11b60eb60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e1def0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e1dd40_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x11b60eb60;
T_1 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e1dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e1dd40_0, 0, 32;
    %load/vec4 v0x600000e1dd40_0;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x600000e1ddd0_0;
    %assign/vec4 v0x600000e1def0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11b606d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e0e370_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x11b606d10;
T_3 ;
    %wait E_0x600003210510;
    %load/vec4 v0x600000e0e490_0;
    %cmpi/e 3221229683, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 8 10 "$display", "**** PASSED ****" {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x11b606d10;
T_4 ;
    %vpi_call 8 17 "$readmemh", "mytests/simple-res.txt", v0x600000e0e400 {0 0 0};
    %vpi_call 8 18 "$display", "INSTRUCTION MEMORY:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e0e370_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x600000e0e370_0;
    %cmpi/s 511, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x600000e0e370_0;
    %muli 4, 0, 32;
    %load/vec4 v0x600000e0e370_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e0e400, 4;
    %load/vec4 v0x600000e0e370_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e0e400, 4;
    %load/vec4 v0x600000e0e370_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e0e400, 4;
    %vpi_call 8 20 "$display", "%-03h : %-8h  %-8h  %-8h  %-8h", S<3,vec4,s32>, &A<v0x600000e0e400, v0x600000e0e370_0 >, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x600000e0e370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e0e370_0, 0, 32;
    %load/vec4 v0x600000e0e370_0;
    %addi 3, 0, 32;
    %store/vec4 v0x600000e0e370_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x11b6049b0;
T_5 ;
    %wait E_0x600003210600;
    %load/vec4 v0x600000e1dc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x600000e1da70_0;
    %store/vec4 v0x600000e1db90_0, 0, 32;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x600000e1db00_0;
    %store/vec4 v0x600000e1db90_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11b607b00;
T_6 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0d710_0;
    %assign/vec4 v0x600000e0d5f0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x11b604080;
T_7 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0e640_0;
    %assign/vec4 v0x600000e0e520_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11b6041f0;
T_8 ;
    %wait E_0x600003210570;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x600000e0ec70_0, 0, 7;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 3, 12, 5;
    %pad/u 32;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %pad/u 3;
    %store/vec4 v0x600000e0e880_0, 0, 3;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x600000e0e910_0, 0, 7;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x600000e0e760_0, 0, 1;
    %load/vec4 v0x600000e0ec70_0;
    %cmpi/ne 51, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0x600000e0e7f0_0, 0, 1;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 5, 15, 5;
    %pad/u 32;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %pad/u 5;
    %store/vec4 v0x600000e0ee20_0, 0, 5;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %pad/u 5;
    %store/vec4 v0x600000e0eeb0_0, 0, 5;
    %load/vec4 v0x600000e0ec70_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %jmp T_8.19;
T_8.10 ;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.19;
T_8.11 ;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.19;
T_8.12 ;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.19;
T_8.13 ;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.19;
T_8.14 ;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.19;
T_8.15 ;
    %load/vec4 v0x600000e0e880_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0e880_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
T_8.21 ;
    %jmp T_8.19;
T_8.16 ;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.19;
T_8.17 ;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x600000e0e9a0_0, 0, 32;
    %jmp T_8.19;
T_8.19 ;
    %pop/vec4 1;
    %load/vec4 v0x600000e0ec70_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_8.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.23, 8;
T_8.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.23, 8;
 ; End of false expr.
    %blend;
T_8.23;
    %store/vec4 v0x600000e0ebe0_0, 0, 1;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %load/vec4 v0x600000e0e880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %jmp T_8.31;
T_8.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e0eac0_0, 0, 2;
    %jmp T_8.31;
T_8.27 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e0eac0_0, 0, 2;
    %jmp T_8.31;
T_8.28 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0eac0_0, 0, 2;
    %jmp T_8.31;
T_8.29 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0eac0_0, 0, 2;
    %jmp T_8.31;
T_8.30 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0eac0_0, 0, 2;
    %jmp T_8.31;
T_8.31 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x600000e0eac0_0, 0, 2;
T_8.25 ;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e0eb50_0, 0, 2;
    %jmp T_8.33;
T_8.32 ;
    %load/vec4 v0x600000e0ec70_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.34, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0eb50_0, 0, 2;
    %jmp T_8.35;
T_8.34 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000e0eb50_0, 0, 2;
T_8.35 ;
T_8.33 ;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 99, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 35, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.37, 8;
T_8.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.37, 8;
 ; End of false expr.
    %blend;
T_8.37;
    %store/vec4 v0x600000e0ed90_0, 0, 1;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 99, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0ec70_0;
    %pushi/vec4 35, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.38, 8;
    %load/vec4 v0x600000e0ea30_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %jmp/1 T_8.39, 8;
T_8.38 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_8.39, 8;
 ; End of false expr.
    %blend;
T_8.39;
    %pad/u 5;
    %store/vec4 v0x600000e0ed00_0, 0, 5;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11b60ecd0;
T_9 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e1f7b0_0;
    %load/vec4 v0x600000e1e400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x600000e1e490_0;
    %load/vec4 v0x600000e1e400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e1f720, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x11b60ecd0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e1f720, 0, 4;
    %end;
    .thread T_10;
    .scope S_0x11b60ecd0;
T_11 ;
    %wait E_0x6000032106c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e520_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e5b0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1ebe0_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f210_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f3c0_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f450_0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f4e0_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f570_0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f600_0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f690_0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e640_0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e6d0_0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e760_0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e7f0_0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e880_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e910_0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1e9a0_0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1ea30_0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1eac0_0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1eb50_0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1ec70_0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1ed00_0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1ed90_0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1ee20_0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1eeb0_0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1ef40_0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1efd0_0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f060_0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f0f0_0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f180_0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f2a0_0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e1f720, 4;
    %store/vec4 v0x600000e1f330_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x11b6084c0;
T_12 ;
    %wait E_0x6000032102d0;
    %load/vec4 v0x600000e0c480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x600000e0c2d0_0;
    %store/vec4 v0x600000e0c3f0_0, 0, 32;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x600000e0c360_0;
    %store/vec4 v0x600000e0c3f0_0, 0, 32;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x11b608630;
T_13 ;
    %wait E_0x6000032101e0;
    %load/vec4 v0x600000e0c6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x600000e0c510_0;
    %store/vec4 v0x600000e0c630_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x600000e0c5a0_0;
    %store/vec4 v0x600000e0c630_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x11b607c70;
T_14 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0d950_0;
    %assign/vec4 v0x600000e0d830_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11b607260;
T_15 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0db90_0;
    %assign/vec4 v0x600000e0da70_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x11b6073d0;
T_16 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0ddd0_0;
    %assign/vec4 v0x600000e0dcb0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x11b606ba0;
T_17 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0e010_0;
    %assign/vec4 v0x600000e0def0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x11b60d6f0;
T_18 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0f060_0;
    %assign/vec4 v0x600000e0ef40_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11b60d860;
T_19 ;
    %wait E_0x6000032105a0;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x600000e0f690_0, 0, 7;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 3, 12, 5;
    %pad/u 32;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %pad/u 3;
    %store/vec4 v0x600000e0f2a0_0, 0, 3;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x600000e0f330_0, 0, 7;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %store/vec4 v0x600000e0f180_0, 0, 1;
    %load/vec4 v0x600000e0f690_0;
    %cmpi/ne 51, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_19.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %store/vec4 v0x600000e0f210_0, 0, 1;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_19.6, 8;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 5, 15, 5;
    %pad/u 32;
    %jmp/1 T_19.7, 8;
T_19.6 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_19.7, 8;
 ; End of false expr.
    %blend;
T_19.7;
    %pad/u 5;
    %store/vec4 v0x600000e0f840_0, 0, 5;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_19.8, 8;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %jmp/1 T_19.9, 8;
T_19.8 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_19.9, 8;
 ; End of false expr.
    %blend;
T_19.9;
    %pad/u 5;
    %store/vec4 v0x600000e0f8d0_0, 0, 5;
    %load/vec4 v0x600000e0f690_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %jmp T_19.19;
T_19.10 ;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.19;
T_19.11 ;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.19;
T_19.12 ;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0f450_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0f450_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.19;
T_19.13 ;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.19;
T_19.14 ;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.19;
T_19.15 ;
    %load/vec4 v0x600000e0f2a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f2a0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.21;
T_19.20 ;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
T_19.21 ;
    %jmp T_19.19;
T_19.16 ;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0f450_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0f450_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.19;
T_19.17 ;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.19;
T_19.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x600000e0f3c0_0, 0, 32;
    %jmp T_19.19;
T_19.19 ;
    %pop/vec4 1;
    %load/vec4 v0x600000e0f690_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_19.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.23, 8;
T_19.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.23, 8;
 ; End of false expr.
    %blend;
T_19.23;
    %store/vec4 v0x600000e0f600_0, 0, 1;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.24, 8;
    %load/vec4 v0x600000e0f2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.30, 6;
    %jmp T_19.31;
T_19.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e0f4e0_0, 0, 2;
    %jmp T_19.31;
T_19.27 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e0f4e0_0, 0, 2;
    %jmp T_19.31;
T_19.28 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0f4e0_0, 0, 2;
    %jmp T_19.31;
T_19.29 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0f4e0_0, 0, 2;
    %jmp T_19.31;
T_19.30 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0f4e0_0, 0, 2;
    %jmp T_19.31;
T_19.31 ;
    %pop/vec4 1;
    %jmp T_19.25;
T_19.24 ;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x600000e0f4e0_0, 0, 2;
T_19.25 ;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.32, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e0f570_0, 0, 2;
    %jmp T_19.33;
T_19.32 ;
    %load/vec4 v0x600000e0f690_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_19.34, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0f570_0, 0, 2;
    %jmp T_19.35;
T_19.34 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000e0f570_0, 0, 2;
T_19.35 ;
T_19.33 ;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 99, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 35, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_19.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.37, 8;
T_19.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.37, 8;
 ; End of false expr.
    %blend;
T_19.37;
    %store/vec4 v0x600000e0f7b0_0, 0, 1;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 99, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0f690_0;
    %pushi/vec4 35, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_19.38, 8;
    %load/vec4 v0x600000e0f450_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %jmp/1 T_19.39, 8;
T_19.38 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_19.39, 8;
 ; End of false expr.
    %blend;
T_19.39;
    %pad/u 5;
    %store/vec4 v0x600000e0f720_0, 0, 5;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x11b607fe0;
T_20 ;
    %wait E_0x600003210090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %load/vec4 v0x600000e0c990_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %jmp T_20.9;
T_20.0 ;
    %load/vec4 v0x600000e0c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %jmp T_20.18;
T_20.10 ;
    %load/vec4 v0x600000e0c7e0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_20.19, 8;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %add;
    %jmp/1 T_20.20, 8;
T_20.19 ; End of true expr.
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %sub;
    %jmp/0 T_20.20, 8;
 ; End of false expr.
    %blend;
T_20.20;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.18;
T_20.11 ;
    %load/vec4 v0x600000e0c870_0;
    %ix/getv 4, v0x600000e0c900_0;
    %shiftl 4;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.18;
T_20.12 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_20.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.22, 8;
T_20.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.22, 8;
 ; End of false expr.
    %blend;
T_20.22;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.18;
T_20.13 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.24, 8;
T_20.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.24, 8;
 ; End of false expr.
    %blend;
T_20.24;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.18;
T_20.14 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %xor;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.18;
T_20.15 ;
    %load/vec4 v0x600000e0c7e0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_20.25, 8;
    %load/vec4 v0x600000e0c870_0;
    %ix/getv 4, v0x600000e0c900_0;
    %shiftr 4;
    %jmp/1 T_20.26, 8;
T_20.25 ; End of true expr.
    %load/vec4 v0x600000e0c870_0;
    %ix/getv 4, v0x600000e0c900_0;
    %shiftr 4;
    %jmp/0 T_20.26, 8;
 ; End of false expr.
    %blend;
T_20.26;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.18;
T_20.16 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %or;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.18;
T_20.17 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %and;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.18;
T_20.18 ;
    %pop/vec4 1;
    %jmp T_20.9;
T_20.1 ;
    %load/vec4 v0x600000e0c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.34, 6;
    %jmp T_20.35;
T_20.27 ;
    %load/vec4 v0x600000e0c7e0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_20.36, 8;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %add;
    %jmp/1 T_20.37, 8;
T_20.36 ; End of true expr.
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %sub;
    %jmp/0 T_20.37, 8;
 ; End of false expr.
    %blend;
T_20.37;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.35;
T_20.28 ;
    %load/vec4 v0x600000e0c870_0;
    %ix/getv 4, v0x600000e0c900_0;
    %shiftl 4;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.35;
T_20.29 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_20.38, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.39, 8;
T_20.38 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.39, 8;
 ; End of false expr.
    %blend;
T_20.39;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.35;
T_20.30 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.41, 8;
T_20.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_20.41, 8;
 ; End of false expr.
    %blend;
T_20.41;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.35;
T_20.31 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %xor;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.35;
T_20.32 ;
    %load/vec4 v0x600000e0c7e0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_20.42, 8;
    %load/vec4 v0x600000e0c870_0;
    %ix/getv 4, v0x600000e0c900_0;
    %shiftr 4;
    %jmp/1 T_20.43, 8;
T_20.42 ; End of true expr.
    %load/vec4 v0x600000e0c870_0;
    %ix/getv 4, v0x600000e0c900_0;
    %shiftr 4;
    %jmp/0 T_20.43, 8;
 ; End of false expr.
    %blend;
T_20.43;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.35;
T_20.33 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %or;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.35;
T_20.34 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %and;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.35;
T_20.35 ;
    %pop/vec4 1;
    %jmp T_20.9;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %add;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.9;
T_20.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %add;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.9;
T_20.4 ;
    %load/vec4 v0x600000e0c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.47, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.48, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.49, 6;
    %jmp T_20.50;
T_20.44 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %cmp/e;
    %jmp/0xz  T_20.51, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %jmp T_20.52;
T_20.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
T_20.52 ;
    %jmp T_20.50;
T_20.45 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %cmp/ne;
    %jmp/0xz  T_20.53, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %jmp T_20.54;
T_20.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
T_20.54 ;
    %jmp T_20.50;
T_20.46 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %cmp/s;
    %jmp/0xz  T_20.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %jmp T_20.56;
T_20.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
T_20.56 ;
    %jmp T_20.50;
T_20.47 ;
    %load/vec4 v0x600000e0c900_0;
    %load/vec4 v0x600000e0c870_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_20.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %jmp T_20.58;
T_20.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
T_20.58 ;
    %jmp T_20.50;
T_20.48 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %cmp/u;
    %jmp/0xz  T_20.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %jmp T_20.60;
T_20.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
T_20.60 ;
    %jmp T_20.50;
T_20.49 ;
    %load/vec4 v0x600000e0c900_0;
    %load/vec4 v0x600000e0c870_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_20.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
    %jmp T_20.62;
T_20.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e0cab0_0, 0, 1;
T_20.62 ;
    %jmp T_20.50;
T_20.50 ;
    %pop/vec4 1;
    %jmp T_20.9;
T_20.5 ;
    %load/vec4 v0x600000e0c900_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.9;
T_20.6 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.9;
T_20.7 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %add;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x600000e0c870_0;
    %load/vec4 v0x600000e0c900_0;
    %add;
    %store/vec4 v0x600000e0ca20_0, 0, 32;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x11b606430;
T_21 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e1d320_0;
    %assign/vec4 v0x600000e1d200_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x11b604560;
T_22 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e1d560_0;
    %assign/vec4 v0x600000e1d440_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x11b6046d0;
T_23 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e1d7a0_0;
    %assign/vec4 v0x600000e1d680_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x11b609240;
T_24 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0fa80_0;
    %assign/vec4 v0x600000e0f960_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x11b6093b0;
T_25 ;
    %wait E_0x600003210540;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x600000e1c120_0, 0, 7;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 3, 12, 5;
    %pad/u 32;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %pad/u 3;
    %store/vec4 v0x600000e0fcc0_0, 0, 3;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x600000e0fd50_0, 0, 7;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.3, 8;
T_25.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.3, 8;
 ; End of false expr.
    %blend;
T_25.3;
    %store/vec4 v0x600000e0fba0_0, 0, 1;
    %load/vec4 v0x600000e1c120_0;
    %cmpi/ne 51, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %store/vec4 v0x600000e0fc30_0, 0, 1;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_25.6, 8;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 5, 15, 5;
    %pad/u 32;
    %jmp/1 T_25.7, 8;
T_25.6 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_25.7, 8;
 ; End of false expr.
    %blend;
T_25.7;
    %pad/u 5;
    %store/vec4 v0x600000e1c2d0_0, 0, 5;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_25.8, 8;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %jmp/1 T_25.9, 8;
T_25.8 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_25.9, 8;
 ; End of false expr.
    %blend;
T_25.9;
    %pad/u 5;
    %store/vec4 v0x600000e1c360_0, 0, 5;
    %load/vec4 v0x600000e1c120_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %jmp T_25.19;
T_25.10 ;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.19;
T_25.11 ;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.19;
T_25.12 ;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.19;
T_25.13 ;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.19;
T_25.14 ;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.19;
T_25.15 ;
    %load/vec4 v0x600000e0fcc0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e0fcc0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.21;
T_25.20 ;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
T_25.21 ;
    %jmp T_25.19;
T_25.16 ;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.19;
T_25.17 ;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.19;
T_25.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x600000e0fde0_0, 0, 32;
    %jmp T_25.19;
T_25.19 ;
    %pop/vec4 1;
    %load/vec4 v0x600000e1c120_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_25.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.23, 8;
T_25.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.23, 8;
 ; End of false expr.
    %blend;
T_25.23;
    %store/vec4 v0x600000e1c090_0, 0, 1;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.24, 8;
    %load/vec4 v0x600000e0fcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.30, 6;
    %jmp T_25.31;
T_25.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e0ff00_0, 0, 2;
    %jmp T_25.31;
T_25.27 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e0ff00_0, 0, 2;
    %jmp T_25.31;
T_25.28 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0ff00_0, 0, 2;
    %jmp T_25.31;
T_25.29 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0ff00_0, 0, 2;
    %jmp T_25.31;
T_25.30 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e0ff00_0, 0, 2;
    %jmp T_25.31;
T_25.31 ;
    %pop/vec4 1;
    %jmp T_25.25;
T_25.24 ;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x600000e0ff00_0, 0, 2;
T_25.25 ;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.32, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e1c000_0, 0, 2;
    %jmp T_25.33;
T_25.32 ;
    %load/vec4 v0x600000e1c120_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_25.34, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e1c000_0, 0, 2;
    %jmp T_25.35;
T_25.34 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000e1c000_0, 0, 2;
T_25.35 ;
T_25.33 ;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 99, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 35, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_25.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.37, 8;
T_25.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.37, 8;
 ; End of false expr.
    %blend;
T_25.37;
    %store/vec4 v0x600000e1c240_0, 0, 1;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 99, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c120_0;
    %pushi/vec4 35, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_25.38, 8;
    %load/vec4 v0x600000e0fe70_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %jmp/1 T_25.39, 8;
T_25.38 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_25.39, 8;
 ; End of false expr.
    %blend;
T_25.39;
    %pad/u 5;
    %store/vec4 v0x600000e1c1b0_0, 0, 5;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x11b608150;
T_26 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e0d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x600000e0d3b0_0;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x600000e0d290_0;
    %pad/u 32;
    %add;
    %pow;
    %subi 1, 0, 32;
    %part/s 1;
    %pad/u 32;
    %ix/getv 3, v0x600000e0d200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e0d4d0, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x11b6062c0;
T_27 ;
    %wait E_0x600003210630;
    %load/vec4 v0x600000e1d170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 3, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %jmp T_27.5;
T_27.0 ;
    %load/vec4 v0x600000e1cea0_0;
    %store/vec4 v0x600000e1d0e0_0, 0, 32;
    %jmp T_27.5;
T_27.1 ;
    %load/vec4 v0x600000e1cea0_0;
    %store/vec4 v0x600000e1d0e0_0, 0, 32;
    %jmp T_27.5;
T_27.2 ;
    %load/vec4 v0x600000e1cea0_0;
    %subi 4, 0, 32;
    %load/vec4 v0x600000e1cf30_0;
    %add;
    %store/vec4 v0x600000e1d0e0_0, 0, 32;
    %jmp T_27.5;
T_27.3 ;
    %load/vec4 v0x600000e1cfc0_0;
    %store/vec4 v0x600000e1d0e0_0, 0, 32;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x600000e1d050_0;
    %store/vec4 v0x600000e1d0e0_0, 0, 32;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x11b60f040;
T_28 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e1fba0_0;
    %assign/vec4 v0x600000e1fa80_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x11b609670;
T_29 ;
    %wait E_0x6000032104b0;
    %load/vec4 v0x600000e1c510_0;
    %assign/vec4 v0x600000e1c3f0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x11b606000;
T_30 ;
    %wait E_0x6000032105d0;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x600000e1cb40_0, 0, 7;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 3, 12, 5;
    %pad/u 32;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %pad/u 3;
    %store/vec4 v0x600000e1c750_0, 0, 3;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x600000e1c7e0_0, 0, 7;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_30.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.3, 8;
T_30.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.3, 8;
 ; End of false expr.
    %blend;
T_30.3;
    %store/vec4 v0x600000e1c630_0, 0, 1;
    %load/vec4 v0x600000e1cb40_0;
    %cmpi/ne 51, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.5, 8;
T_30.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.5, 8;
 ; End of false expr.
    %blend;
T_30.5;
    %store/vec4 v0x600000e1c6c0_0, 0, 1;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 23, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 55, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 111, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.6, 8;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 5, 15, 5;
    %pad/u 32;
    %jmp/1 T_30.7, 8;
T_30.6 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_30.7, 8;
 ; End of false expr.
    %blend;
T_30.7;
    %pad/u 5;
    %store/vec4 v0x600000e1ccf0_0, 0, 5;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_30.8, 8;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %pad/u 5;
    %store/vec4 v0x600000e1cd80_0, 0, 5;
    %load/vec4 v0x600000e1cb40_0;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %jmp T_30.19;
T_30.10 ;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.19;
T_30.11 ;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 20, 12, 5;
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.19;
T_30.12 ;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e1c900_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e1c900_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.19;
T_30.13 ;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.19;
T_30.14 ;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.19;
T_30.15 ;
    %load/vec4 v0x600000e1c750_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1c750_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
T_30.21 ;
    %jmp T_30.19;
T_30.16 ;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e1c900_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e1c900_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.19;
T_30.17 ;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.19;
T_30.18 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x600000e1c870_0, 0, 32;
    %jmp T_30.19;
T_30.19 ;
    %pop/vec4 1;
    %load/vec4 v0x600000e1cb40_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_30.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.23, 8;
T_30.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.23, 8;
 ; End of false expr.
    %blend;
T_30.23;
    %store/vec4 v0x600000e1cab0_0, 0, 1;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %load/vec4 v0x600000e1c750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.28, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.30, 6;
    %jmp T_30.31;
T_30.26 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e1c990_0, 0, 2;
    %jmp T_30.31;
T_30.27 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e1c990_0, 0, 2;
    %jmp T_30.31;
T_30.28 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e1c990_0, 0, 2;
    %jmp T_30.31;
T_30.29 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e1c990_0, 0, 2;
    %jmp T_30.31;
T_30.30 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e1c990_0, 0, 2;
    %jmp T_30.31;
T_30.31 ;
    %pop/vec4 1;
    %jmp T_30.25;
T_30.24 ;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x600000e1c990_0, 0, 2;
T_30.25 ;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.32, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e1ca20_0, 0, 2;
    %jmp T_30.33;
T_30.32 ;
    %load/vec4 v0x600000e1cb40_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_30.34, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000e1ca20_0, 0, 2;
    %jmp T_30.35;
T_30.34 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000e1ca20_0, 0, 2;
T_30.35 ;
T_30.33 ;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 99, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 35, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_30.37, 8;
T_30.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.37, 8;
 ; End of false expr.
    %blend;
T_30.37;
    %store/vec4 v0x600000e1cc60_0, 0, 1;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 99, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x600000e1cb40_0;
    %pushi/vec4 35, 0, 7;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.38, 8;
    %load/vec4 v0x600000e1c900_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %jmp/1 T_30.39, 8;
T_30.38 ; End of true expr.
    %pushi/vec4 0, 4294967295, 32;
    %jmp/0 T_30.39, 8;
 ; End of false expr.
    %blend;
T_30.39;
    %pad/u 5;
    %store/vec4 v0x600000e1cbd0_0, 0, 5;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x11b60dc00;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e193b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e19440_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x11b60dc00;
T_32 ;
    %delay 10000, 0;
    %load/vec4 v0x600000e193b0_0;
    %inv;
    %assign/vec4 v0x600000e193b0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x11b60dc00;
T_33 ;
    %vpi_call 2 11 "$display", "**** TESTBENCH ****" {0 0 0};
    %vpi_call 2 12 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e19440_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e19440_0, 0;
    %delay 10000000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cpuTB.v";
    "cpu.v";
    "./modules/multiplexer2to1.v";
    "./modules/alu.v";
    "./modules/dataMemory.v";
    "./modules/buffer.v";
    "./modules/instructionMemory.v";
    "./modules/control.v";
    "./modules/multiplexer4to1.v";
    "./modules/adder.v";
    "./modules/pcRegister.v";
    "./modules/registerBank.v";
    "./modules/signExtend.v";
