{
  "info": {
    "author": "The SymbiFlow Authors",
    "author_email": "symbiflow@lists.librecores.org",
    "bugtrack_url": null,
    "classifiers": [
      "Development Status :: 4 - Beta",
      "Framework :: Sphinx :: Extension",
      "Intended Audience :: Developers",
      "License :: OSI Approved :: Apache Software License",
      "Natural Language :: English",
      "Programming Language :: Python :: 3.5",
      "Programming Language :: Python :: 3.6",
      "Topic :: Text Processing"
    ],
    "description": "sphinxcontrib-hdl-diagrams\n==============================\n\n\n.. image:: https://img.shields.io/pypi/v/sphinxcontrib-hdl-diagrams.svg\n   :target: https://pypi.python.org/pypi/sphinxcontrib-hdl-diagrams\n   :alt: PyPI\n\n\n.. image:: https://img.shields.io/pypi/pyversions/sphinxcontrib-hdl-diagrams.svg\n   :target: https://pypi.python.org/pypi/sphinxcontrib-hdl-diagrams\n   :alt: PyPI version\n\n\n.. image:: https://readthedocs.org/projects/sphinxcontrib-hdl-diagrams/badge\n   :target: https://sphinxcontrib-hdl-diagrams.readthedocs.io/en/latest/\n   :alt: Documentation\n\n\n.. image:: https://travis-ci.com/SymbiFlow/sphinxcontrib-hdl-diagrams.svg?branch=master\n   :target: https://travis-ci.com/SymbiFlow/sphinxcontrib-hdl-diagrams\n   :alt: Build Status\n\n\n.. image:: https://codecov.io/gh/SymbiFlow/sphinxcontrib-hdl-diagrams/branch/master/graph/badge.svg\n   :target: https://codecov.io/gh/SymbiFlow/sphinxcontrib-hdl-diagrams\n   :alt: codecov\n\n\n----\n\nSphinx Extension which generates various types of diagrams from HDL code, supporting Verilog,\nnMigen and RTLIL.\n\n`sphinxcontrib-hdl-diagrams <https://github.com/SymbiFlow/sphinxcontrib-hdl-diagrams>`_\nis a Sphinx extension to make it easier to write nice documentation from\nHDL source files. It primarily uses `Yosys <https://github.com/YosysHQ/yosys>`_ to read the source files\nand generate the diagrams.\n\nCheck out the `documentation <https://sphinxcontrib-hdl-diagrams.readthedocs.io/en/latest>`_ for examples.\n\nInstallation\n------------\n\nPython 3.5+ is required.\n\n.. code-block::\n\n   pip install sphinxcontrib-hdl-diagrams\n\nOr,\n\n.. code-block::\n\n   python3 -m pip install sphinxcontrib-hdl-diagrams\n\nSphinx Integration\n^^^^^^^^^^^^^^^^^^\n\nIn your conf.py, add the following lines.\n\n.. code-block:: python\n\n   extensions = [\n       ...,\n       'sphinxcontrib_hdl_diagrams',\n   ]\n\nNon-Python Dependencies\n^^^^^^^^^^^^^^^^^^^^^^^\n\nThese dependencies can be either installed on your system or install using the\nconda ``environment.yml`` file with;\n\n.. code-block:: bash\n\n   conda XXXX\n\nRequired\n~~~~~~~~\n\n* |yosys|_\n\n.. |yosys| replace:: ``yosys``\n.. _yosys: https://github.com/YosysHQ/yosys\n\nBy default, ``verilog-diagram`` uses the ``yowasp-yosys`` package provided in PyPI.\nIt can be installed by running ``pip install -r requirements.txt``.\nHowever, you could also use Yosys that is installed on your system,\nor point to the specific Yosys binary using ``verilog_diagram_yosys`` variable\nin the Sphinx ``conf.py`` file:\n\nTo use Yosys that is available in your system, use the following setting::\n\n    verilog_diagram_yosys = \"system\"\n\nIf you want to point to the specific Yosys binary, provide the path to the program::\n\n    verilog_diagram_yosys = \"<path-to-Yosys>\"\n\nOptional\n~~~~~~~~\n\n* |netlistsvg|_\n\n.. |netlistsvg| replace:: ``netlistsvg``\n.. _netlistsvg: https://github.com/nturley/netlistsvg\n\nUsage\n-----\n\n``hdl-diagram``\n^^^^^^^^^^^^^^^^^^^\n\nThe ``hdl-diagram`` RST directive can be used to generate a diagram from Verilog code and include it in your documentation.\nCheck out the `examples <https://sphinxcontrib-hdl-diagrams.readthedocs.io/en/latest/>`_ to see how to use it.\n\n.. code-block:: rst\n\n   .. hdl-diagram:: file.v\n      :type: XXXXX\n      :module: XXXX\n      :skin: XXXX\n      :yosys_script: XXXX\n      :flatten:\n\nOptions\n~~~~~~~\n\n``:type:`` - HDL Diagram Types;\n\n\n* ``yosys-blackbox`` - Netlist rendered by Yosys.\n* ``yosys-aig`` - Verilog file run through ``aigmap`` before image is generated directly in Yosys.\n* ``netlistsvg`` - Render output with `netlistsvg <https://github.com/nturley/netlistsvg>`_\n\n``:module:`` - Which module to diagram.\n\n``:flatten:`` - Use the Yosys ``flatten`` command before generating the image.\n\nExample\n~~~~~~~\n\nHere is a diagram of a 4-bit carry chain.\n\n\n.. image:: ./carry4-flatten.svg\n   :target: ./carry4-flatten.svg\n   :alt: 4-bit carry chain\n\n\n``no-license``\n^^^^^^^^^^^^^^\n\nThis extension also provides the ``no-license`` directive which can be used to include code blocks from a file, but omitting the license header\nat the top of the file. It behaves like the ``literalinclude`` directive, but the ``lines`` option is overridden to only show the lines after the license header.\n\n.. code-block:: rst\n\n\n   .. no-license:: verilog/dff.v\n      :language: verilog\n      :linenos:\n      :caption: verilog/dff.v\n\nExample\n~~~~~~~\n\nHere is a comparison between the ``literalinclude`` and ``no-license`` directives.\n\n.. code-block:: rst\n\n   .. literalinclude:: verilog/dff.v\n      :language: verilog\n      :caption: verilog/dff.v\n\n.. code-block:: verilog\n\n   /*\n    * Copyright (C) 2020  The SymbiFlow Authors.\n    *\n    * Licensed under the Apache License, Version 2.0 (the \"License\");\n    * you may not use this file except in compliance with the License.\n    * You may obtain a copy of the License at\n    *\n    *     https://www.apache.org/licenses/LICENSE-2.0\n    *\n    * Unless required by applicable law or agreed to in writing, software\n    * distributed under the License is distributed on an \"AS IS\" BASIS,\n    * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    * See the License for the specific language governing permissions and\n    * limitations under the License.\n    *\n    * SPDX-License-Identifier: Apache-2.0\n    */\n\n   // Single flip-flip test.\n   module top(input clk, input di, output do);\n     always @( posedge clk )\n       do <= di;\n   endmodule // top\n\n.. code-block:: rst\n\n   .. no-license:: verilog/dff.v\n      :language: verilog\n      :caption: verilog/dff.v\n\n.. code-block:: verilog\n\n   // Single flip-flip test.\n   module top(input clk, input di, output do);\n     always @( posedge clk )\n       do <= di;\n   endmodule // top\n\nLicence\n-------\n\n`Apache 2.0 <LICENSE>`_\n\n\n",
    "description_content_type": "text/x-rst",
    "docs_url": null,
    "download_url": "",
    "downloads": {
      "last_day": -1,
      "last_month": -1,
      "last_week": -1
    },
    "home_page": "https://github.com/SymbiFlow/sphinxcontrib-hdl-diagrams",
    "keywords": "Verilog sphinx sphinx-extension netlistsvg FPGA",
    "license": "Apache 2.0",
    "maintainer": "",
    "maintainer_email": "",
    "name": "sphinxcontrib-verilog-diagrams",
    "package_url": "https://pypi.org/project/sphinxcontrib-verilog-diagrams/",
    "platform": "",
    "project_url": "https://pypi.org/project/sphinxcontrib-verilog-diagrams/",
    "project_urls": {
      "Homepage": "https://github.com/SymbiFlow/sphinxcontrib-hdl-diagrams"
    },
    "release_url": "https://pypi.org/project/sphinxcontrib-verilog-diagrams/0.1.0/",
    "requires_dist": [
      "sphinxcontrib-hdl-diagrams"
    ],
    "requires_python": "",
    "summary": "Generate diagrams from Verilog in Sphinx.",
    "version": "0.1.0",
    "yanked": false,
    "yanked_reason": null
  },
  "last_serial": 8200707,
  "releases": {
    "0.0.post101": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "eaed51e7aa45008536c8f9f2882bf7565661252bc05073d8ed66972f4385eeaf",
          "md5": "76157816f63f2604e28139328ada491c",
          "sha256": "c704454665427402a58ddfedafc36cdcb2c138c92d96f291cdc0d9e971a46bc1"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post101-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "76157816f63f2604e28139328ada491c",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 13549,
        "upload_time": "2020-09-14T09:17:43",
        "upload_time_iso_8601": "2020-09-14T09:17:43.390419Z",
        "url": "https://files.pythonhosted.org/packages/ea/ed/51e7aa45008536c8f9f2882bf7565661252bc05073d8ed66972f4385eeaf/sphinxcontrib_verilog_diagrams-0.0.post101-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "a28495da73fc3b235e8ba5f90f3a9d6242af716fd1d2f68ae38aedb5f4534569",
          "md5": "7c031bb6ccd3d3fe0e1a46d11cbbe00e",
          "sha256": "f2981c6b8eafb8f6cf1511017d8f3b8c4c45e0ab9744a5d86a82b7f19136f0d7"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post101.tar.gz",
        "has_sig": false,
        "md5_digest": "7c031bb6ccd3d3fe0e1a46d11cbbe00e",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 12466,
        "upload_time": "2020-09-14T09:17:45",
        "upload_time_iso_8601": "2020-09-14T09:17:45.106075Z",
        "url": "https://files.pythonhosted.org/packages/a2/84/95da73fc3b235e8ba5f90f3a9d6242af716fd1d2f68ae38aedb5f4534569/sphinxcontrib-verilog-diagrams-0.0.post101.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post62": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "0c56317e06e33266896bdf20b87ee76351824826b5f6d71aa352415f4be0463f",
          "md5": "5e571d965cad000c1356c8d66ca92e16",
          "sha256": "8fbeef1156aa57b7e9c2d30a1a72cb3ac6f0713dcc28a1885e264d056b62a09c"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post62-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "5e571d965cad000c1356c8d66ca92e16",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12252,
        "upload_time": "2020-06-23T20:44:22",
        "upload_time_iso_8601": "2020-06-23T20:44:22.639333Z",
        "url": "https://files.pythonhosted.org/packages/0c/56/317e06e33266896bdf20b87ee76351824826b5f6d71aa352415f4be0463f/sphinxcontrib_verilog_diagrams-0.0.post62-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "04c4fd7ea28003ea7c92cb8ab98af433f035a696c92eff9868456205405ac6e9",
          "md5": "da3bd59f2722abb8c635bd1b45c4de51",
          "sha256": "9b8e43d757777b5bbef3756970ac6357990e8e5b78c5137b6b9a8eb4e5bd538f"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post62.tar.gz",
        "has_sig": false,
        "md5_digest": "da3bd59f2722abb8c635bd1b45c4de51",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11348,
        "upload_time": "2020-06-23T20:44:24",
        "upload_time_iso_8601": "2020-06-23T20:44:24.867989Z",
        "url": "https://files.pythonhosted.org/packages/04/c4/fd7ea28003ea7c92cb8ab98af433f035a696c92eff9868456205405ac6e9/sphinxcontrib-verilog-diagrams-0.0.post62.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post67": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "7c9c3c08dc86171915a75d93371d61b5d8b16ec507f739499ea3d92665fca437",
          "md5": "86f2c8dc7fbae1ba65edf657885b44fb",
          "sha256": "850871e040081038b2126dfe82e39e236516c5b51f4d1a8056a9dc72b2d52337"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post67-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "86f2c8dc7fbae1ba65edf657885b44fb",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12267,
        "upload_time": "2020-06-24T04:08:24",
        "upload_time_iso_8601": "2020-06-24T04:08:24.532628Z",
        "url": "https://files.pythonhosted.org/packages/7c/9c/3c08dc86171915a75d93371d61b5d8b16ec507f739499ea3d92665fca437/sphinxcontrib_verilog_diagrams-0.0.post67-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post70": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "d5af7db2f31ab8cc66b2726a68d0624d9966fa8d3d3d0552bcd55a22df2bf410",
          "md5": "4ffe279cc2ebf9442d0603b5011577ea",
          "sha256": "2fdcfa9d9bb1fa5c60d580c62467e69701ee76c7fe1640dabff792e409243580"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post70-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "4ffe279cc2ebf9442d0603b5011577ea",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12271,
        "upload_time": "2020-06-24T06:14:27",
        "upload_time_iso_8601": "2020-06-24T06:14:27.642779Z",
        "url": "https://files.pythonhosted.org/packages/d5/af/7db2f31ab8cc66b2726a68d0624d9966fa8d3d3d0552bcd55a22df2bf410/sphinxcontrib_verilog_diagrams-0.0.post70-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "38e0d92141dfbcda5b3cbb9040d39c13b949a6b8a91221ed9437c50090498a0c",
          "md5": "01146527f383b3e73b9b5c368d7a58fc",
          "sha256": "bf4066ff84c314926df133c84421c8ea6a7383599929fb49264ddedb6df81773"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post70.tar.gz",
        "has_sig": false,
        "md5_digest": "01146527f383b3e73b9b5c368d7a58fc",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11023,
        "upload_time": "2020-06-24T06:14:28",
        "upload_time_iso_8601": "2020-06-24T06:14:28.435112Z",
        "url": "https://files.pythonhosted.org/packages/38/e0/d92141dfbcda5b3cbb9040d39c13b949a6b8a91221ed9437c50090498a0c/sphinxcontrib-verilog-diagrams-0.0.post70.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post73": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "4be7cea5bead46c01753c51ddfbd0e72aa923a26194c1fca9c979523c8604f2d",
          "md5": "cecb86d014e38a59ea56afa876358cd0",
          "sha256": "466a5013b88ba25b085b293466515fba9e6f93f1f520b8d1a76f80521a8391e2"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post73-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "cecb86d014e38a59ea56afa876358cd0",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12271,
        "upload_time": "2020-06-24T06:21:32",
        "upload_time_iso_8601": "2020-06-24T06:21:32.794440Z",
        "url": "https://files.pythonhosted.org/packages/4b/e7/cea5bead46c01753c51ddfbd0e72aa923a26194c1fca9c979523c8604f2d/sphinxcontrib_verilog_diagrams-0.0.post73-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "cd7bf4581c396e3ad913635b354b8105b152710954eeb99226846575c295cd4f",
          "md5": "8d94bc254e1efd06d003092d3fd28463",
          "sha256": "6e5ca68112c85541a53cf0c23eb678570d6140ef3208541c06282b2be42789e7"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post73.tar.gz",
        "has_sig": false,
        "md5_digest": "8d94bc254e1efd06d003092d3fd28463",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11022,
        "upload_time": "2020-06-24T06:21:33",
        "upload_time_iso_8601": "2020-06-24T06:21:33.716130Z",
        "url": "https://files.pythonhosted.org/packages/cd/7b/f4581c396e3ad913635b354b8105b152710954eeb99226846575c295cd4f/sphinxcontrib-verilog-diagrams-0.0.post73.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post75": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "ec2e4925132d57e1f971470254ce69572926f4460a465d67ac83b78caef0d36a",
          "md5": "7a90fc70878e57fe5f23eb7506cf93db",
          "sha256": "1a4000bf76ee67ae94da82c25e5bf23e1d4e410fa7730a6804dd01823b5ee3ee"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post75-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "7a90fc70878e57fe5f23eb7506cf93db",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12299,
        "upload_time": "2020-06-24T06:33:59",
        "upload_time_iso_8601": "2020-06-24T06:33:59.730200Z",
        "url": "https://files.pythonhosted.org/packages/ec/2e/4925132d57e1f971470254ce69572926f4460a465d67ac83b78caef0d36a/sphinxcontrib_verilog_diagrams-0.0.post75-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "97c701999f2f5b7dd1b85cd13e800289fb48c556bcf8dd9080dfcbb3f6b2ed37",
          "md5": "fe777c42cbccddc730f7155c10771bf8",
          "sha256": "d09e7d599613994e9ab724af697ca7b1d947c0b6e3b4c7e39d05b68719c4fc22"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post75.tar.gz",
        "has_sig": false,
        "md5_digest": "fe777c42cbccddc730f7155c10771bf8",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11053,
        "upload_time": "2020-06-24T06:34:01",
        "upload_time_iso_8601": "2020-06-24T06:34:01.142677Z",
        "url": "https://files.pythonhosted.org/packages/97/c7/01999f2f5b7dd1b85cd13e800289fb48c556bcf8dd9080dfcbb3f6b2ed37/sphinxcontrib-verilog-diagrams-0.0.post75.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post82": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "a6cac151c089ed1a32b0538662c31dd82ef45fc83a46f08f043bcf465d9d3c60",
          "md5": "1fab53afc824a27937eef7083fcf1441",
          "sha256": "48a491107802f4b46d38afad4eb327a323ac30bddefbe1a8ced06893f7deddcb"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post82-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "1fab53afc824a27937eef7083fcf1441",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12386,
        "upload_time": "2020-06-25T15:28:09",
        "upload_time_iso_8601": "2020-06-25T15:28:09.033201Z",
        "url": "https://files.pythonhosted.org/packages/a6/ca/c151c089ed1a32b0538662c31dd82ef45fc83a46f08f043bcf465d9d3c60/sphinxcontrib_verilog_diagrams-0.0.post82-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "f1d255361f36be777e2bb630bdba70c2bb374c2e7cbf18108897ad971aaea853",
          "md5": "427c23da59953395d76f800ec21f5c72",
          "sha256": "480479c134f205be9b52b2cface147c972bbc3e1a82279121f987955f704e175"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post82.tar.gz",
        "has_sig": false,
        "md5_digest": "427c23da59953395d76f800ec21f5c72",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11348,
        "upload_time": "2020-06-25T15:28:10",
        "upload_time_iso_8601": "2020-06-25T15:28:10.186940Z",
        "url": "https://files.pythonhosted.org/packages/f1/d2/55361f36be777e2bb630bdba70c2bb374c2e7cbf18108897ad971aaea853/sphinxcontrib-verilog-diagrams-0.0.post82.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post84": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "60c89d65337992cfd3290533cf49489a63f69549f58052f648361ecf55c330b6",
          "md5": "716a21ed0ab3b179e6c0380cb542ab6c",
          "sha256": "7db1145051e0d9ab7300f9c935e118f8d0ec5a69fbe92c5c2015f44544ab5306"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post84-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "716a21ed0ab3b179e6c0380cb542ab6c",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12385,
        "upload_time": "2020-06-25T15:29:02",
        "upload_time_iso_8601": "2020-06-25T15:29:02.933757Z",
        "url": "https://files.pythonhosted.org/packages/60/c8/9d65337992cfd3290533cf49489a63f69549f58052f648361ecf55c330b6/sphinxcontrib_verilog_diagrams-0.0.post84-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "513c300227887621850072fb622e13ee9bc2e5447c9958fc6be17a1920bc09ef",
          "md5": "8c8639ac1d3cc56767acac52f1fad64a",
          "sha256": "3e658bc18db5335f009d1c41d13b471e5cda8dae06def79bc829afd585fc26b7"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post84.tar.gz",
        "has_sig": false,
        "md5_digest": "8c8639ac1d3cc56767acac52f1fad64a",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11345,
        "upload_time": "2020-06-25T15:29:04",
        "upload_time_iso_8601": "2020-06-25T15:29:04.063815Z",
        "url": "https://files.pythonhosted.org/packages/51/3c/300227887621850072fb622e13ee9bc2e5447c9958fc6be17a1920bc09ef/sphinxcontrib-verilog-diagrams-0.0.post84.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post86": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "466959fb0177b7aad62524e5277776ba501607194d9c4aa8efc821cd7d13f312",
          "md5": "4411e68128c5afd5190921e30fb45571",
          "sha256": "839f159ae5a9c80f8da222cd2048fa944985412e71b7a0a2910f1ac7d6167789"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post86-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "4411e68128c5afd5190921e30fb45571",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12386,
        "upload_time": "2020-06-25T16:00:13",
        "upload_time_iso_8601": "2020-06-25T16:00:13.302073Z",
        "url": "https://files.pythonhosted.org/packages/46/69/59fb0177b7aad62524e5277776ba501607194d9c4aa8efc821cd7d13f312/sphinxcontrib_verilog_diagrams-0.0.post86-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "224b2c3c1cf9cd7a4cf3ab873d6d4871b7f8e939a9f76a222ffc45348caf8048",
          "md5": "4f3686828bb4ab485dbf968479fb1dba",
          "sha256": "0e4ebefceb21ee92ec244d7698118b18c026d001abecdd7353d45d91e65e7d14"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post86.tar.gz",
        "has_sig": false,
        "md5_digest": "4f3686828bb4ab485dbf968479fb1dba",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11346,
        "upload_time": "2020-06-25T16:00:14",
        "upload_time_iso_8601": "2020-06-25T16:00:14.480792Z",
        "url": "https://files.pythonhosted.org/packages/22/4b/2c3c1cf9cd7a4cf3ab873d6d4871b7f8e939a9f76a222ffc45348caf8048/sphinxcontrib-verilog-diagrams-0.0.post86.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post88": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "873994361ac4ecc7de94c5069e24851d4c1d73c4c154faa9784fed223ccfd06a",
          "md5": "bac176d658a04a35389be046c42f647d",
          "sha256": "90b7b67c9c94a01ea1c1967976966a10db604e09d18ed59cd7860474338d26b1"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post88-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "bac176d658a04a35389be046c42f647d",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12388,
        "upload_time": "2020-08-22T21:55:44",
        "upload_time_iso_8601": "2020-08-22T21:55:44.758681Z",
        "url": "https://files.pythonhosted.org/packages/87/39/94361ac4ecc7de94c5069e24851d4c1d73c4c154faa9784fed223ccfd06a/sphinxcontrib_verilog_diagrams-0.0.post88-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "5993cfb1c976a85aa2693f59bb06e8281c763f6d6f899be8c75f0cfe44b71e3a",
          "md5": "96502f578824445fb5838bfb662c1496",
          "sha256": "1bcd0d2919f753854b0c35ea13bcc17e307fcd857420cdca53c226948165200f"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post88.tar.gz",
        "has_sig": false,
        "md5_digest": "96502f578824445fb5838bfb662c1496",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11350,
        "upload_time": "2020-08-22T21:55:46",
        "upload_time_iso_8601": "2020-08-22T21:55:46.190674Z",
        "url": "https://files.pythonhosted.org/packages/59/93/cfb1c976a85aa2693f59bb06e8281c763f6d6f899be8c75f0cfe44b71e3a/sphinxcontrib-verilog-diagrams-0.0.post88.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.0.post95": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "892f0c0683bc21f5b7a532f0be8deb7c2a2edf05cc65fb6d332243254cc433af",
          "md5": "09beb4e29fa7e51abebca904d420b47a",
          "sha256": "80a64e05b5e213fcf62344070b4b4dccaa1798077023dd922f77a0b9354f3afe"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.0.post95-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "09beb4e29fa7e51abebca904d420b47a",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 12812,
        "upload_time": "2020-09-02T21:44:20",
        "upload_time_iso_8601": "2020-09-02T21:44:20.366779Z",
        "url": "https://files.pythonhosted.org/packages/89/2f/0c0683bc21f5b7a532f0be8deb7c2a2edf05cc65fb6d332243254cc433af/sphinxcontrib_verilog_diagrams-0.0.post95-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "1c5e95ccafdf0da3561f27449d18051dcbb85cb2e1d04100fa75e9d86cc834ea",
          "md5": "115aaa418c435cecb96822fabfaa2daf",
          "sha256": "c127dc3458c7f5f3a018f033ff39a3d973a6b78ab9e093db6a63c73b45d3ab04"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.0.post95.tar.gz",
        "has_sig": false,
        "md5_digest": "115aaa418c435cecb96822fabfaa2daf",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 11748,
        "upload_time": "2020-09-02T21:44:21",
        "upload_time_iso_8601": "2020-09-02T21:44:21.563584Z",
        "url": "https://files.pythonhosted.org/packages/1c/5e/95ccafdf0da3561f27449d18051dcbb85cb2e1d04100fa75e9d86cc834ea/sphinxcontrib-verilog-diagrams-0.0.post95.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ],
    "0.1.0": [
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "8d76f6aff623215f9366264145ca8cec986a89d6f896d537df1ca5695c8a9bed",
          "md5": "f9322f0e3659bc10249c54f475273b9c",
          "sha256": "c0500909ec5b94b59625015aca5ffec59d431098674b6f085cad249c21499c4b"
        },
        "downloads": -1,
        "filename": "sphinxcontrib_verilog_diagrams-0.1.0-py3-none-any.whl",
        "has_sig": false,
        "md5_digest": "f9322f0e3659bc10249c54f475273b9c",
        "packagetype": "bdist_wheel",
        "python_version": "py3",
        "requires_python": null,
        "size": 3856,
        "upload_time": "2020-09-16T15:07:32",
        "upload_time_iso_8601": "2020-09-16T15:07:32.472861Z",
        "url": "https://files.pythonhosted.org/packages/8d/76/f6aff623215f9366264145ca8cec986a89d6f896d537df1ca5695c8a9bed/sphinxcontrib_verilog_diagrams-0.1.0-py3-none-any.whl",
        "yanked": false,
        "yanked_reason": null
      },
      {
        "comment_text": "",
        "digests": {
          "blake2b_256": "f863bf76e64fa122b36b08c6e8ef7af186de1e482d112b21adeddfc3429fa3e2",
          "md5": "b3c3bbd71ae2e9b9003e49fcb67e0b99",
          "sha256": "2bdf2ff8f5a983a2f9b36b49bab034a3442f6e0a82af5020d27695f84319e1ba"
        },
        "downloads": -1,
        "filename": "sphinxcontrib-verilog-diagrams-0.1.0.tar.gz",
        "has_sig": false,
        "md5_digest": "b3c3bbd71ae2e9b9003e49fcb67e0b99",
        "packagetype": "sdist",
        "python_version": "source",
        "requires_python": null,
        "size": 3620,
        "upload_time": "2020-09-16T15:07:33",
        "upload_time_iso_8601": "2020-09-16T15:07:33.792574Z",
        "url": "https://files.pythonhosted.org/packages/f8/63/bf76e64fa122b36b08c6e8ef7af186de1e482d112b21adeddfc3429fa3e2/sphinxcontrib-verilog-diagrams-0.1.0.tar.gz",
        "yanked": false,
        "yanked_reason": null
      }
    ]
  },
  "urls": [
    {
      "comment_text": "",
      "digests": {
        "blake2b_256": "8d76f6aff623215f9366264145ca8cec986a89d6f896d537df1ca5695c8a9bed",
        "md5": "f9322f0e3659bc10249c54f475273b9c",
        "sha256": "c0500909ec5b94b59625015aca5ffec59d431098674b6f085cad249c21499c4b"
      },
      "downloads": -1,
      "filename": "sphinxcontrib_verilog_diagrams-0.1.0-py3-none-any.whl",
      "has_sig": false,
      "md5_digest": "f9322f0e3659bc10249c54f475273b9c",
      "packagetype": "bdist_wheel",
      "python_version": "py3",
      "requires_python": null,
      "size": 3856,
      "upload_time": "2020-09-16T15:07:32",
      "upload_time_iso_8601": "2020-09-16T15:07:32.472861Z",
      "url": "https://files.pythonhosted.org/packages/8d/76/f6aff623215f9366264145ca8cec986a89d6f896d537df1ca5695c8a9bed/sphinxcontrib_verilog_diagrams-0.1.0-py3-none-any.whl",
      "yanked": false,
      "yanked_reason": null
    },
    {
      "comment_text": "",
      "digests": {
        "blake2b_256": "f863bf76e64fa122b36b08c6e8ef7af186de1e482d112b21adeddfc3429fa3e2",
        "md5": "b3c3bbd71ae2e9b9003e49fcb67e0b99",
        "sha256": "2bdf2ff8f5a983a2f9b36b49bab034a3442f6e0a82af5020d27695f84319e1ba"
      },
      "downloads": -1,
      "filename": "sphinxcontrib-verilog-diagrams-0.1.0.tar.gz",
      "has_sig": false,
      "md5_digest": "b3c3bbd71ae2e9b9003e49fcb67e0b99",
      "packagetype": "sdist",
      "python_version": "source",
      "requires_python": null,
      "size": 3620,
      "upload_time": "2020-09-16T15:07:33",
      "upload_time_iso_8601": "2020-09-16T15:07:33.792574Z",
      "url": "https://files.pythonhosted.org/packages/f8/63/bf76e64fa122b36b08c6e8ef7af186de1e482d112b21adeddfc3429fa3e2/sphinxcontrib-verilog-diagrams-0.1.0.tar.gz",
      "yanked": false,
      "yanked_reason": null
    }
  ],
  "vulnerabilities": []
}