# do rv32im.do
# if {[file exists work]} {
#     vdel -lib work -all
# };
# vlib work;
# vlog -reportprogress 300 -sv -sv12compat "./rtl/RegisterFile.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 -sv -sv12compat "./rtl/InstructionMemory.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 -sv -sv12compat "./rtl/ALU.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 -sv -sv12compat "./rtl/ControlUnit.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/ControlUnit.sv 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 -sv -sv12compat "./rtl/ForwardingUnit.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/ForwardingUnit.sv 
# -- Compiling module ForwardingUnit
# 
# Top level modules:
# 	ForwardingUnit
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 -sv -sv12compat "./rtl/DataMemory.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/DataMemory.sv 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 -sv -sv12compat "./rtl/CPU.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 -sv -sv12compat "./rtl/GPIO.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/GPIO.sv 
# -- Compiling module GPIO
# 
# Top level modules:
# 	GPIO
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 -sv -sv12compat "./rtl/TOP.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./rtl/TOP.sv 
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# ip components
# vlog -reportprogress 300 "../rv32im_project/ip/div.v";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 ../rv32im_project/ip/div.v 
# -- Compiling module div
# 
# Top level modules:
# 	div
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 "../rv32im_project/ip/divu.v";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 ../rv32im_project/ip/divu.v 
# -- Compiling module divu
# 
# Top level modules:
# 	divu
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 "../rv32im_project/ip/mul.v";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 ../rv32im_project/ip/mul.v 
# -- Compiling module mul
# 
# Top level modules:
# 	mul
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -reportprogress 300 "../rv32im_project/ip/mulu.v";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 ../rv32im_project/ip/mulu.v 
# -- Compiling module mulu
# 
# Top level modules:
# 	mulu
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# vlog -reportprogress 300 -sv -sv12compat "./tb/TOP_tb.sv";
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:17 on Feb 24,2022
# vlog -reportprogress 300 -sv -sv12compat ./tb/TOP_tb.sv 
# -- Compiling module TOP_tb
# 
# Top level modules:
# 	TOP_tb
# End time: 15:49:17 on Feb 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L work -L twentynm_ver -L altera_ver -L altera_lnsim_ver -L lpm_ver -L altera_mf_ver work.TOP_tb
# vsim -t 1ps -L work -L twentynm_ver -L altera_ver -L altera_lnsim_ver -L lpm_ver -L altera_mf_ver work.TOP_tb 
# Start time: 15:49:17 on Feb 24,2022
# Loading sv_std.std
# Loading work.TOP_tb
# Loading work.TOP
# Loading work.CPU
# Loading work.InstructionMemory
# Loading work.RegisterFile
# Loading work.ControlUnit
# Loading work.ForwardingUnit
# Loading work.ALU
# Loading work.mul
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.mulu
# Loading work.div
# Loading lpm_ver.lpm_divide
# Loading work.divu
# Loading work.DataMemory
# Loading work.GPIO
# ** Warning: (vsim-3017) ./tb/TOP_tb.sv(9): [TFMPC] - Too few port connections. Expected 20, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /TOP_tb/dut File: ./rtl/TOP.sv
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'VGA_BLANK_N'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'VGA_SYNC_N'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'SRAM_ADDR'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'SRAM_CE_N'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'SRAM_DQ'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'SRAM_LB_N'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'SRAM_OE_N'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'SRAM_UB_N'.
# ** Warning: (vsim-3722) ./tb/TOP_tb.sv(9): [TFMPC] - Missing connection for port 'SRAM_WE_N'.
# ** Warning: (vsim-3839) ./rtl/TOP.sv(68): Variable '/TOP_tb/dut/DATA_IN_CPU', driven via a port connection, is multiply driven. See ./rtl/TOP.sv(43).
#    Time: 0 ps  Iteration: 0  Instance: /TOP_tb/dut/gpio File: ./rtl/GPIO.sv
# 
###add wave *
# quietly WaveActivateNextPane {} 0
# add wave  -format Logic -label CLK CLK 
# add wave  -format Logic -label RST RESET 
# add wave  -format Literal -radix hex -label PC dut/cpu/program_counter1
# add wave  -format Literal -radix hex -label INST dut/cpu/instruction1
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals 
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Creating instruction memory from init file 'im.hex'.
# ** Note: $stop    : ./tb/TOP_tb.sv(21)
#    Time: 1110 ps  Iteration: 1  Instance: /TOP_tb
# Break in Module TOP_tb at ./tb/TOP_tb.sv line 21
