Timing Analyzer report for ece385_finalprj
Mon Dec 09 01:28:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Clk'
 14. Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'Clk'
 18. Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'Clk'
 22. Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'Clk'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'Clk'
 37. Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'Clk'
 41. Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'Clk'
 45. Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 49. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'Clk'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'Clk'
 59. Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Hold: 'Clk'
 63. Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'Clk'
 67. Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'Clk'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ece385_finalprj                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.59        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  55.0%      ;
;     Processor 3            ;  49.3%      ;
;     Processor 4            ;  44.4%      ;
;     Processors 5-6         ;   4.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                   ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                               ; Status ; Read at                  ;
+-----------------------------------------------------------------------------+--------+--------------------------+
; ece385_finalprj.sdc                                                         ; OK     ; Mon Dec 09 01:28:12 2019 ;
; final_soc/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Mon Dec 09 01:28:13 2019 ;
; final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Mon Dec 09 01:28:13 2019 ;
; final_soc/synthesis/submodules/final_soc_NIOS2_cpu.sdc                      ; OK     ; Mon Dec 09 01:28:13 2019 ;
+-----------------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+
; Clock Name                          ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                ; Targets                                 ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+
; altera_reserved_tck                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                       ; { altera_reserved_tck }                 ;
; Clk                                 ; Base      ; 15.000  ; 66.67 MHz ; 0.000  ; 7.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                       ; { CLOCK_50 }                            ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Generated ; 15.000  ; 66.67 MHz ; 0.000  ; 7.500  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[0] } ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Generated ; 15.000  ; 66.67 MHz ; -2.250 ; 5.250  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[1] } ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Generated ; 30.000  ; 33.33 MHz ; 0.000  ; 15.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; final_subsystem|pll|sd1|pll7|inclk[0] ; { final_subsystem|pll|sd1|pll7|clk[2] } ;
+-------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                        ;
+------------+-----------------+-------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note ;
+------------+-----------------+-------------------------------------+------+
; 8.25 MHz   ; 8.25 MHz        ; Clk                                 ;      ;
; 81.53 MHz  ; 81.53 MHz       ; final_subsystem|pll|sd1|pll7|clk[0] ;      ;
; 111.16 MHz ; 111.16 MHz      ; altera_reserved_tck                 ;      ;
; 120.48 MHz ; 120.48 MHz      ; final_subsystem|pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+-------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                            ;
+-------------------------------------+----------+---------------+
; Clock                               ; Slack    ; End Point TNS ;
+-------------------------------------+----------+---------------+
; Clk                                 ; -106.189 ; -186383.614   ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 2.735    ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 21.700   ; 0.000         ;
; altera_reserved_tck                 ; 45.502   ; 0.000         ;
+-------------------------------------+----------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.283 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.351 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.387 ; 0.000         ;
; altera_reserved_tck                 ; 0.403 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                       ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 7.595  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 10.142 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 26.990 ; 0.000         ;
; altera_reserved_tck                 ; 47.899 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                       ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; final_subsystem|pll|sd1|pll7|clk[2] ; 1.018 ; 0.000         ;
; altera_reserved_tck                 ; 1.224 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 3.277 ; 0.000         ;
; Clk                                 ; 4.901 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 6.987  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.205  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.697 ; 0.000         ;
; altera_reserved_tck                 ; 49.625 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -106.189 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 121.104    ;
; -106.147 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 121.062    ;
; -106.108 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 121.023    ;
; -106.068 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.983    ;
; -105.966 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.881    ;
; -105.903 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.818    ;
; -105.867 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.782    ;
; -105.865 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.780    ;
; -105.853 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.768    ;
; -105.825 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.740    ;
; -105.823 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.738    ;
; -105.811 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.726    ;
; -105.800 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.715    ;
; -105.794 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.709    ;
; -105.786 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.701    ;
; -105.784 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.699    ;
; -105.772 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.687    ;
; -105.758 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.673    ;
; -105.756 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.671    ;
; -105.752 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.667    ;
; -105.746 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.661    ;
; -105.744 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.659    ;
; -105.732 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.647    ;
; -105.719 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.634    ;
; -105.716 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.631    ;
; -105.713 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.628    ;
; -105.679 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.594    ;
; -105.675 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.590    ;
; -105.673 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.588    ;
; -105.644 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.559    ;
; -105.643 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.558    ;
; -105.643 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.558    ;
; -105.642 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.557    ;
; -105.630 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.545    ;
; -105.630 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.545    ;
; -105.620 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.535    ;
; -105.616 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.531    ;
; -105.601 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.516    ;
; -105.601 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.516    ;
; -105.588 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.503    ;
; -105.581 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.496    ;
; -105.579 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM5114                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.494    ;
; -105.579 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.494    ;
; -105.578 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.493    ;
; -105.577 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.492    ;
; -105.576 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.491    ;
; -105.574 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.489    ;
; -105.571 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.486    ;
; -105.567 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.482    ;
; -105.564 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.479    ;
; -105.562 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.477    ;
; -105.562 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.477    ;
; -105.549 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.464    ;
; -105.542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM5962                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.457    ;
; -105.539 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.454    ;
; -105.535 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.450    ;
; -105.534 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.449    ;
; -105.522 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.437    ;
; -105.522 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.437    ;
; -105.522 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.437    ;
; -105.514 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.429    ;
; -105.509 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.424    ;
; -105.508 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.423    ;
; -105.499 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.414    ;
; -105.495 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.410    ;
; -105.495 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.410    ;
; -105.483 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.398    ;
; -105.455 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.370    ;
; -105.443 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.358    ;
; -105.434 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.349    ;
; -105.432 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.347    ;
; -105.424 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM5964                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.339    ;
; -105.420 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.335    ;
; -105.420 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.335    ;
; -105.420 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.335    ;
; -105.407 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.322    ;
; -105.403 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][12]_OTERM505_OTERM2857_OTERM5650_OTERM10091_OTERM14602 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.318    ;
; -105.397 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.312    ;
; -105.394 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.309    ;
; -105.393 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.308    ;
; -105.392 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.307    ;
; -105.380 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.295    ;
; -105.367 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.282    ;
; -105.361 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.276    ;
; -105.361 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][12]_OTERM505_OTERM2857_OTERM5650_OTERM10091_OTERM14602 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.276    ;
; -105.357 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.272    ;
; -105.357 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.272    ;
; -105.353 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.268    ;
; -105.353 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.268    ;
; -105.351 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.266    ;
; -105.344 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.259    ;
; -105.341 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.256    ;
; -105.339 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.254    ;
; -105.335 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10083            ; Clk          ; Clk         ; 15.000       ; 0.324      ; 120.677    ;
; -105.334 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.249    ;
; -105.330 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.245    ;
; -105.328 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14628 ; Clk          ; Clk         ; 15.000       ; 0.334      ; 120.680    ;
; -105.327 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.242    ;
; -105.322 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][12]_OTERM505_OTERM2857_OTERM5650_OTERM10091_OTERM14602 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.237    ;
; -105.321 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.103     ; 120.236    ;
+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 2.735 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 12.035     ;
; 2.751 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 12.012     ;
; 2.813 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 11.992     ;
; 2.858 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 11.899     ;
; 2.865 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 11.886     ;
; 2.908 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 11.849     ;
; 2.911 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 11.828     ;
; 2.989 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.174     ; 11.742     ;
; 3.176 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 11.563     ;
; 3.445 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 11.296     ;
; 3.548 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 11.203     ;
; 3.664 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 11.087     ;
; 3.683 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.167     ; 11.055     ;
; 3.706 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.161     ; 11.038     ;
; 3.709 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 11.032     ;
; 3.712 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.156     ; 11.037     ;
; 3.749 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 10.964     ;
; 3.777 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 11.009     ;
; 3.788 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 10.991     ;
; 3.849 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 10.972     ;
; 3.856 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 10.937     ;
; 3.883 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 10.851     ;
; 3.894 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.879     ;
; 3.912 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 10.855     ;
; 3.947 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 10.808     ;
; 3.950 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.823     ;
; 3.969 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 10.770     ;
; 3.985 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 10.766     ;
; 4.025 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 10.722     ;
; 4.028 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 10.765     ;
; 4.039 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 10.739     ;
; 4.045 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 10.760     ;
; 4.061 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 10.744     ;
; 4.061 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 10.732     ;
; 4.097 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.161     ; 10.647     ;
; 4.167 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 10.628     ;
; 4.201 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 10.554     ;
; 4.222 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.171     ; 10.512     ;
; 4.225 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 10.553     ;
; 4.277 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 10.509     ;
; 4.280 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 10.477     ;
; 4.280 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.206     ; 10.390     ;
; 4.293 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 10.486     ;
; 4.320 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 10.458     ;
; 4.332 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 10.454     ;
; 4.348 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 10.431     ;
; 4.355 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 10.466     ;
; 4.392 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 10.398     ;
; 4.400 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.373     ;
; 4.407 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 10.360     ;
; 4.410 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 10.411     ;
; 4.450 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.323     ;
; 4.453 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 10.302     ;
; 4.455 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.318     ;
; 4.462 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 10.305     ;
; 4.466 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 10.291     ;
; 4.469 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 10.301     ;
; 4.486 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.154     ; 10.265     ;
; 4.497 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 10.260     ;
; 4.501 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 10.285     ;
; 4.505 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 10.268     ;
; 4.508 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 10.247     ;
; 4.510 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 10.291     ;
; 4.531 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 10.216     ;
; 4.564 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 10.238     ;
; 4.575 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 10.192     ;
; 4.575 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 10.220     ;
; 4.579 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 10.216     ;
; 4.586 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 10.161     ;
; 4.596 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 10.209     ;
; 4.620 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.142     ; 10.143     ;
; 4.629 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 10.072     ;
; 4.629 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.175     ; 10.072     ;
; 4.630 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.181     ; 10.065     ;
; 4.636 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.068     ; 10.201     ;
; 4.639 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.174     ; 10.092     ;
; 4.639 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 10.151     ;
; 4.641 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.185     ; 10.050     ;
; 4.654 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[51] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 10.132     ;
; 4.658 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.178     ; 10.040     ;
; 4.658 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.178     ; 10.040     ;
; 4.663 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 10.129     ;
; 4.665 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 10.133     ;
; 4.665 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[51] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 10.114     ;
; 4.671 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 10.107     ;
; 4.681 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 10.108     ;
; 4.685 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 10.082     ;
; 4.693 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 10.099     ;
; 4.699 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.122     ; 10.084     ;
; 4.704 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 10.050     ;
; 4.705 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 10.081     ;
; 4.718 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 10.037     ;
; 4.721 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 10.058     ;
; 4.726 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[51] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 10.095     ;
; 4.727 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 10.033     ;
; 4.730 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 10.027     ;
; 4.733 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 10.032     ;
; 4.734 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.134     ; 10.037     ;
; 4.737 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.116     ; 10.052     ;
; 4.746 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[46] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 10.034     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 21.700 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 8.241      ;
; 21.940 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 7.993      ;
; 22.102 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.822      ;
; 22.151 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.773      ;
; 22.168 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 7.777      ;
; 22.180 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 7.765      ;
; 22.216 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 7.707      ;
; 22.241 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.702      ;
; 22.258 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.666      ;
; 22.269 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.668      ;
; 22.279 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 7.644      ;
; 22.329 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 7.612      ;
; 22.349 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 7.592      ;
; 22.546 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 7.377      ;
; 22.569 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 7.364      ;
; 22.581 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 7.352      ;
; 22.584 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 7.339      ;
; 22.731 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.193      ;
; 22.739 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.185      ;
; 22.780 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.144      ;
; 22.797 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 7.148      ;
; 22.800 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.124      ;
; 22.805 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 7.140      ;
; 22.809 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 7.136      ;
; 22.817 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 7.128      ;
; 22.845 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 7.078      ;
; 22.865 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 7.058      ;
; 22.870 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.073      ;
; 22.878 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.065      ;
; 22.887 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.037      ;
; 22.898 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.039      ;
; 22.906 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 7.031      ;
; 22.907 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 7.017      ;
; 22.908 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 7.015      ;
; 22.910 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.033      ;
; 22.911 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.032      ;
; 22.924 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                           ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[22]                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.377     ; 6.717      ;
; 22.928 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 6.995      ;
; 23.008 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.929      ;
; 23.009 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.077     ; 6.932      ;
; 23.042 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.901      ;
; 23.043 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.900      ;
; 23.150 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.785      ;
; 23.151 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.784      ;
; 23.174 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.769      ;
; 23.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.768      ;
; 23.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 6.748      ;
; 23.195 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 6.728      ;
; 23.213 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 6.710      ;
; 23.233 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 6.690      ;
; 23.237 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 6.686      ;
; 23.240 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 6.697      ;
; 23.249 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.085     ; 6.684      ;
; 23.282 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.653      ;
; 23.283 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.652      ;
; 23.306 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.637      ;
; 23.307 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.636      ;
; 23.358 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.568      ;
; 23.359 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.567      ;
; 23.361 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.565      ;
; 23.362 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.564      ;
; 23.405 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 6.534      ;
; 23.408 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 6.516      ;
; 23.410 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 6.537      ;
; 23.411 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 6.536      ;
; 23.414 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 6.533      ;
; 23.414 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.521      ;
; 23.415 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 6.532      ;
; 23.415 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.520      ;
; 23.426 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 6.499      ;
; 23.427 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 6.498      ;
; 23.450 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_we_reg       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.290      ; 6.898      ;
; 23.450 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.290      ; 6.898      ;
; 23.451 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.296      ; 6.903      ;
; 23.460 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.094     ; 6.464      ;
; 23.461 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.371     ; 6.186      ;
; 23.468 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.458      ;
; 23.469 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.457      ;
; 23.474 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.471      ;
; 23.486 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.459      ;
; 23.489 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 6.436      ;
; 23.490 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 6.435      ;
; 23.490 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.436      ;
; 23.491 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.435      ;
; 23.493 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.433      ;
; 23.494 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.092     ; 6.432      ;
; 23.499 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.446      ;
; 23.500 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 6.445      ;
; 23.511 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 6.428      ;
; 23.512 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.079     ; 6.427      ;
; 23.525 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.095     ; 6.398      ;
; 23.542 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 6.405      ;
; 23.543 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 6.404      ;
; 23.546 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 6.401      ;
; 23.546 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.389      ;
; 23.547 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.396      ;
; 23.547 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 6.400      ;
; 23.547 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.083     ; 6.388      ;
; 23.558 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 6.367      ;
; 23.559 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.093     ; 6.366      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 4.606      ;
; 45.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 4.560      ;
; 45.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 4.362      ;
; 46.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 4.023      ;
; 46.361 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.743      ;
; 46.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 3.721      ;
; 46.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 3.541      ;
; 46.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 3.279      ;
; 46.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 3.255      ;
; 46.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 3.195      ;
; 46.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 3.133      ;
; 47.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 3.118      ;
; 47.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.780      ;
; 47.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.654      ;
; 47.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.647      ;
; 47.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 2.464      ;
; 47.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.372      ;
; 48.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 2.096      ;
; 48.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.093      ; 2.012      ;
; 48.808 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 1.284      ;
; 49.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 0.790      ;
; 95.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.643      ;
; 95.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.569      ;
; 95.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.569      ;
; 95.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.569      ;
; 95.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.569      ;
; 95.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.569      ;
; 95.578 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.367      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.358      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.358      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.358      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.358      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.358      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.358      ;
; 95.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.328      ;
; 95.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.283      ;
; 95.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.283      ;
; 95.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.193      ;
; 95.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.193      ;
; 95.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.193      ;
; 95.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.193      ;
; 95.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.193      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.118      ;
; 95.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.075      ;
; 95.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.075      ;
; 95.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.075      ;
; 95.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.075      ;
; 95.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.075      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.086      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.075      ;
; 95.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.073      ;
; 95.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.070      ;
; 95.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.057      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.993      ;
; 95.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.969      ;
; 95.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.969      ;
; 95.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.969      ;
; 95.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.969      ;
; 95.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.967      ;
; 95.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.955      ;
; 95.990 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.949      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.964      ;
; 95.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 3.934      ;
; 95.995 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.942      ;
; 95.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.956      ;
; 95.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 96.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.948      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.939      ;
; 96.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.943      ;
; 96.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.932      ;
; 96.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.932      ;
; 96.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.926      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.907      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.907      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.907      ;
; 96.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.907      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[29]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.927      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[30]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.927      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.927      ;
; 96.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.927      ;
; 96.037 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.914      ;
; 96.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.903      ;
; 96.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.907      ;
; 96.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.885      ;
; 96.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.885      ;
; 96.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.860      ;
; 96.076 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.860      ;
; 96.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.863      ;
; 96.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.863      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.861      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.861      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.861      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.861      ;
; 96.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.861      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[34]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.864      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[33]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.864      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.864      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.860      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.860      ;
; 96.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.860      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.283 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                  ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.450      ; 0.955      ;
; 0.337 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[5]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a147~porta_address_reg0                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.433      ; 0.992      ;
; 0.345 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.010      ;
; 0.349 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.014      ;
; 0.357 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[0]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.442      ; 1.021      ;
; 0.360 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.030      ;
; 0.361 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.026      ;
; 0.362 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.032      ;
; 0.362 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.027      ;
; 0.364 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[0]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.446      ; 1.032      ;
; 0.365 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.035      ;
; 0.366 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[29]                                                                                                                                                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.024      ;
; 0.367 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.037      ;
; 0.368 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[2]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.446      ; 1.036      ;
; 0.370 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[9]                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.028      ;
; 0.376 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[0]                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.034      ;
; 0.379 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[4]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.446      ; 1.047      ;
; 0.380 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[28]                                                                                                                                                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.038      ;
; 0.383 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.048      ;
; 0.383 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.048      ;
; 0.386 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.056      ;
; 0.390 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[1]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.442      ; 1.054      ;
; 0.391 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[1]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.446      ; 1.059      ;
; 0.394 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.448      ; 1.064      ;
; 0.394 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]              ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.443      ; 1.059      ;
; 0.395 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[3]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.442      ; 1.059      ;
; 0.397 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[31]                                                                                                                                                           ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.436      ; 1.055      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                       ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_nae                                                                                                                            ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_nae                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_af                                                                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_af                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[2]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[2]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[3]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[3]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[4]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[4]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[5]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[5]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[27]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[27]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[28]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[28]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[29]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[29]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][26]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][26]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][25]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][25]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][22]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][22]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][19]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][19]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][28]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][28]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][20]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[0][20]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][4]                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][4]                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][26]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[2][26]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[0][23]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[0][23]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][28]                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|mid[0][28]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|full_dff                                                                                                       ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|full_dff                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|read                                                                                               ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|read                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|write                                                                                              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|write                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|len                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|len                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:copy_dma_control_port_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:copy_dma_control_port_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:copy_dma_control_port_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:copy_dma_control_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[8]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[8]                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[10]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[10]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[11]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[11]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_aligning_data                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                               ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                                                                                                              ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision                                                                                               ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|last_write_collision                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]                                                                                                   ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|rdaddress_reg[1]                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.082      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.351 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[8]                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.453      ; 1.026      ;
; 0.357 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[13]                                                                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.453      ; 1.032      ;
; 0.358 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[5]                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.453      ; 1.033      ;
; 0.359 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[19]                                                                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.453      ; 1.034      ;
; 0.360 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[22]                                                                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.453      ; 1.035      ;
; 0.379 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 1.032      ;
; 0.380 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 1.042      ;
; 0.387 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 1.045      ;
; 0.397 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.431      ; 1.050      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|slave_readdata[16]                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|slave_readdata[16]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|startofpacket                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.387 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.431 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.444 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.726      ;
; 0.453 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.468 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.100000000                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000000001                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.732      ;
; 0.554 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.818      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.555 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.556 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.820      ;
; 0.558 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.822      ;
; 0.567 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[14]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.832      ;
; 0.567 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[11]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.833      ;
; 0.567 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[9]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.832      ;
; 0.568 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[25]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.833      ;
; 0.568 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[23]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.834      ;
; 0.569 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[17]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.834      ;
; 0.569 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[10]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.834      ;
; 0.569 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[6]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.834      ;
; 0.570 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[21]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.835      ;
; 0.570 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[16]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.835      ;
; 0.570 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[7]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.835      ;
; 0.571 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[12]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.837      ;
; 0.578 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.842      ;
; 0.580 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_addr[23]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.843      ;
; 0.580 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_addr[22]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.843      ;
; 0.585 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.867      ;
; 0.586 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.850      ;
; 0.587 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.851      ;
; 0.587 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.869      ;
; 0.588 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.853      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.412 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.696      ;
; 0.419 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.703      ;
; 0.428 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.709      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.711      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.454 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.723      ;
; 0.458 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.742      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.822      ;
; 0.558 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.823      ;
; 0.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.824      ;
; 0.562 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[37]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.844      ;
; 0.562 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.564 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.842      ;
; 0.581 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.847      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.849      ;
; 0.585 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.850      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.854      ;
; 0.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.859      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.877      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.877      ;
; 0.614 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.880      ;
; 0.614 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.880      ;
; 0.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.880      ;
; 0.616 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.882      ;
; 0.616 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.882      ;
; 0.618 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.884      ;
; 0.621 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.890      ;
; 0.623 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.890      ;
; 0.628 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.895      ;
; 0.630 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.897      ;
; 0.630 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.631 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.898      ;
; 0.631 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.897      ;
; 0.631 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.897      ;
; 0.635 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.901      ;
; 0.637 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[34]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                ; Clk          ; Clk         ; 15.000       ; -0.117     ; 7.306      ;
; 7.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                ; Clk          ; Clk         ; 15.000       ; -0.117     ; 7.306      ;
; 7.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                ; Clk          ; Clk         ; 15.000       ; -0.117     ; 7.306      ;
; 7.595 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                ; Clk          ; Clk         ; 15.000       ; -0.117     ; 7.306      ;
; 7.602 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; Clk          ; Clk         ; 15.000       ; -0.072     ; 7.344      ;
; 7.602 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; Clk          ; Clk         ; 15.000       ; -0.072     ; 7.344      ;
; 7.602 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; Clk          ; Clk         ; 15.000       ; -0.072     ; 7.344      ;
; 7.602 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; Clk          ; Clk         ; 15.000       ; -0.072     ; 7.344      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; Clk          ; Clk         ; 15.000       ; -0.076     ; 7.338      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; Clk          ; Clk         ; 15.000       ; -0.076     ; 7.338      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; Clk          ; Clk         ; 15.000       ; -0.076     ; 7.338      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; Clk          ; Clk         ; 15.000       ; -0.095     ; 7.319      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                           ; Clk          ; Clk         ; 15.000       ; -0.095     ; 7.319      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; Clk          ; Clk         ; 15.000       ; -0.095     ; 7.319      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; Clk          ; Clk         ; 15.000       ; -0.098     ; 7.316      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; Clk          ; Clk         ; 15.000       ; -0.098     ; 7.316      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; Clk          ; Clk         ; 15.000       ; -0.098     ; 7.316      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; Clk          ; Clk         ; 15.000       ; -0.098     ; 7.316      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; Clk          ; Clk         ; 15.000       ; -0.095     ; 7.319      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; Clk          ; Clk         ; 15.000       ; -0.095     ; 7.319      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; Clk          ; Clk         ; 15.000       ; -0.080     ; 7.334      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; Clk          ; Clk         ; 15.000       ; -0.080     ; 7.334      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; Clk          ; Clk         ; 15.000       ; -0.095     ; 7.319      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; Clk          ; Clk         ; 15.000       ; -0.080     ; 7.334      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; Clk          ; Clk         ; 15.000       ; -0.095     ; 7.319      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; Clk          ; Clk         ; 15.000       ; -0.098     ; 7.316      ;
; 7.604 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; Clk          ; Clk         ; 15.000       ; -0.080     ; 7.334      ;
; 7.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                           ; Clk          ; Clk         ; 15.000       ; -0.090     ; 7.323      ;
; 7.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                          ; Clk          ; Clk         ; 15.000       ; -0.090     ; 7.323      ;
; 7.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                           ; Clk          ; Clk         ; 15.000       ; -0.090     ; 7.323      ;
; 7.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                           ; Clk          ; Clk         ; 15.000       ; -0.090     ; 7.323      ;
; 7.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                           ; Clk          ; Clk         ; 15.000       ; -0.090     ; 7.323      ;
; 7.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                           ; Clk          ; Clk         ; 15.000       ; -0.090     ; 7.323      ;
; 7.606 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                           ; Clk          ; Clk         ; 15.000       ; -0.094     ; 7.318      ;
; 7.615 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; Clk          ; Clk         ; 15.000       ; -0.092     ; 7.311      ;
; 7.627 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                                                             ; Clk          ; Clk         ; 15.000       ; -0.050     ; 7.341      ;
; 7.627 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|software_reset_request                                                                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.050     ; 7.341      ;
; 7.627 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n                                                                                                                                                                      ; Clk          ; Clk         ; 15.000       ; -0.050     ; 7.341      ;
; 7.844 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.266      ; 7.364      ;
; 7.844 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.266      ; 7.364      ;
; 7.844 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.266      ; 7.364      ;
; 7.844 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.266      ; 7.364      ;
; 7.844 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.266      ; 7.364      ;
; 7.844 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.266      ; 7.364      ;
; 7.844 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.266      ; 7.364      ;
; 7.844 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.266      ; 7.364      ;
; 7.986 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                ; Clk          ; Clk         ; 15.000       ; -0.118     ; 6.914      ;
; 7.986 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; Clk          ; Clk         ; 15.000       ; -0.118     ; 6.914      ;
; 7.986 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                ; Clk          ; Clk         ; 15.000       ; -0.118     ; 6.914      ;
; 7.986 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                               ; Clk          ; Clk         ; 15.000       ; -0.118     ; 6.914      ;
; 7.986 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.149     ; 6.883      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                          ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.955      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                           ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.955      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                           ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.955      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                           ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.955      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; Clk          ; Clk         ; 15.000       ; -0.082     ; 6.945      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.947      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.947      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.947      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.947      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                          ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.947      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.947      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.947      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.948      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                            ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                          ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[7]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[7]                                                                               ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                                                                               ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[2]                                                                               ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.956      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                       ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                       ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.957      ;
; 7.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                           ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.955      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                          ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.956      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                           ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.956      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.958      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.949      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.949      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.949      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.949      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.949      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.949      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.949      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.949      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                           ; Clk          ; Clk         ; 15.000       ; -0.070     ; 6.956      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[0]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.946      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[1]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.946      ;
; 7.992 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|data_out[5]                                                                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.946      ;
+-------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 10.142 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.256     ; 4.497      ;
; 10.142 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.259     ; 4.494      ;
; 10.142 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.259     ; 4.494      ;
; 10.142 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.256     ; 4.497      ;
; 10.145 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.287     ; 4.463      ;
; 10.146 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.266     ; 4.483      ;
; 10.150 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 4.610      ;
; 10.150 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 4.607      ;
; 10.150 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.148     ; 4.607      ;
; 10.150 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 4.610      ;
; 10.151 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 4.616      ;
; 10.151 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 4.616      ;
; 10.153 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.176     ; 4.576      ;
; 10.154 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.155     ; 4.596      ;
; 10.154 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.155     ; 4.596      ;
; 10.158 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.251     ; 4.486      ;
; 10.161 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.262     ; 4.472      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 4.599      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.207     ; 4.522      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.207     ; 4.522      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.207     ; 4.522      ;
; 10.166 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.230     ; 4.499      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 4.585      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.249     ; 4.477      ;
; 10.169 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.249     ; 4.477      ;
; 10.173 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.261     ; 4.461      ;
; 10.174 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 4.635      ;
; 10.174 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 4.635      ;
; 10.174 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 4.635      ;
; 10.174 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 4.612      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 4.590      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 4.590      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 4.590      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.208     ; 4.510      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.222     ; 4.496      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.222     ; 4.496      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.222     ; 4.496      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.222     ; 4.496      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.199     ; 4.519      ;
; 10.177 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.208     ; 4.510      ;
; 10.178 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.595      ;
; 10.178 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.595      ;
; 10.178 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.202     ; 4.515      ;
; 10.178 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.205     ; 4.512      ;
; 10.178 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 4.503      ;
; 10.178 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.205     ; 4.512      ;
; 10.179 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 4.600      ;
; 10.179 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 4.605      ;
; 10.179 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 4.600      ;
; 10.179 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.195     ; 4.521      ;
; 10.179 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.195     ; 4.521      ;
; 10.179 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.210     ; 4.506      ;
; 10.179 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.195     ; 4.521      ;
; 10.179 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.210     ; 4.506      ;
; 10.181 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 4.574      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 4.633      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.088     ; 4.632      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.088     ; 4.632      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.609      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.609      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.609      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.609      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 4.623      ;
; 10.185 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 4.623      ;
; 10.186 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 4.628      ;
; 10.186 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 4.628      ;
; 10.186 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 4.625      ;
; 10.186 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 4.625      ;
; 10.186 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.103     ; 4.616      ;
; 10.187 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 4.634      ;
; 10.187 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 4.634      ;
; 10.187 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 4.634      ;
; 10.187 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.619      ;
; 10.187 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.099     ; 4.619      ;
; 10.187 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 4.634      ;
; 10.187 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.237     ; 4.471      ;
; 10.189 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.584      ;
; 10.190 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 4.596      ;
; 10.194 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 4.553      ;
; 10.194 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 4.553      ;
; 10.195 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 4.584      ;
; 10.197 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 4.558      ;
; 10.197 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 4.558      ;
; 10.214 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.137     ; 4.667      ;
; 10.214 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.137     ; 4.667      ;
; 10.214 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.137     ; 4.667      ;
; 10.214 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.137     ; 4.667      ;
; 10.214 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.137     ; 4.667      ;
; 10.214 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.137     ; 4.667      ;
; 10.214 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.137     ; 4.667      ;
; 10.232 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.047     ; 4.739      ;
; 10.234 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.686      ;
; 10.234 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.686      ;
; 10.234 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.686      ;
; 10.242 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 4.698      ;
; 10.255 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 4.685      ;
; 10.255 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 4.685      ;
; 10.255 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 4.685      ;
; 10.255 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 4.685      ;
; 10.255 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 4.685      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 26.990 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.948      ;
; 26.990 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.948      ;
; 26.990 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.948      ;
; 26.990 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.948      ;
; 26.990 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.948      ;
; 26.990 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.948      ;
; 26.990 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.948      ;
; 27.175 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.752      ;
; 27.175 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.752      ;
; 27.175 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.752      ;
; 27.175 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.752      ;
; 27.175 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 2.752      ;
; 27.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.589      ;
; 27.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.589      ;
; 27.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.589      ;
; 27.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.589      ;
; 27.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.589      ;
; 27.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.081     ; 2.589      ;
; 27.758 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.329      ; 2.589      ;
; 27.758 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.329      ; 2.589      ;
; 27.758 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.329      ; 2.589      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.091     ; 1.926      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 28.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.428      ;
; 98.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 1.926      ;
; 98.001 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 1.926      ;
; 98.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 1.428      ;
; 98.510 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 1.428      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.201      ;
; 47.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.211      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.537      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.251      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.251      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.251      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.251      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.245      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.245      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.245      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.245      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.245      ;
; 97.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.245      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.235      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.211      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.211      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.164      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.164      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.164      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.164      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.122      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.882      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.858      ;
; 98.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.858      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.841      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.841      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.841      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.841      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.841      ;
; 98.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.812      ;
; 98.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.812      ;
; 98.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.812      ;
; 98.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.812      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.624      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.018   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.080      ; 1.284      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.475   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 1.779      ;
; 1.725   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 2.418      ;
; 1.725   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 2.418      ;
; 1.725   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 2.418      ;
; 2.153   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.418      ;
; 2.153   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.418      ;
; 2.153   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.418      ;
; 2.153   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.418      ;
; 2.153   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.418      ;
; 2.153   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 2.418      ;
; 2.222   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 2.526      ;
; 2.222   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 2.526      ;
; 2.222   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 2.526      ;
; 2.222   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 2.526      ;
; 2.222   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.118      ; 2.526      ;
; 2.487   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.754      ;
; 2.487   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.754      ;
; 2.487   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.754      ;
; 2.487   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.754      ;
; 2.487   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.754      ;
; 2.487   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.754      ;
; 2.487   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 2.754      ;
; 101.018 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.080      ; 1.284      ;
; 101.018 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.080      ; 1.284      ;
; 101.475 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.118      ; 1.779      ;
; 101.475 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.118      ; 1.779      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.224  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.489      ;
; 1.423  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.690      ;
; 1.423  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.690      ;
; 1.423  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.690      ;
; 1.423  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.690      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.713      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.713      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.713      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.713      ;
; 1.459  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.713      ;
; 1.464  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.730      ;
; 1.464  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.730      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.750      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.991      ;
; 1.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.016      ;
; 1.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.016      ;
; 1.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.016      ;
; 1.761  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.016      ;
; 1.784  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.058      ;
; 1.784  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.058      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.079      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.079      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.079      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.079      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.080      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.079      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.079      ;
; 1.836  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.104      ;
; 1.836  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.104      ;
; 1.836  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.104      ;
; 1.836  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.104      ;
; 2.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.377      ;
; 51.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.257      ; 2.058      ;
; 51.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.244      ; 2.048      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 3.277 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.556      ; 4.019      ;
; 3.277 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.556      ; 4.019      ;
; 3.287 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 4.036      ;
; 3.287 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 4.036      ;
; 3.287 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 4.036      ;
; 3.287 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 4.036      ;
; 3.287 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.563      ; 4.036      ;
; 3.288 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.539      ; 4.013      ;
; 3.311 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.019      ;
; 3.311 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.019      ;
; 3.311 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.019      ;
; 3.311 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.019      ;
; 3.311 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.019      ;
; 3.311 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.019      ;
; 3.311 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.019      ;
; 3.311 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 4.019      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.992      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.992      ;
; 3.319 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.992      ;
; 3.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 3.985      ;
; 3.720 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 4.034      ;
; 3.720 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.128      ; 4.034      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.017      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.017      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.016      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.016      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.016      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.016      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.016      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.016      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.016      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.017      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.104      ; 4.026      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.105      ; 4.027      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.017      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.017      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.017      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.017      ;
; 3.736 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.737 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.017      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.029      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.029      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.028      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.029      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 4.033      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 4.033      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.030      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.032      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.028      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 4.033      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.032      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.029      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.030      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.030      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.028      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.029      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.102      ; 4.033      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 4.029      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 4.040      ;
; 3.745 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 4.040      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.901 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                     ; Clk          ; Clk         ; 0.000        ; 0.100      ; 5.187      ;
; 4.901 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                     ; Clk          ; Clk         ; 0.000        ; 0.100      ; 5.187      ;
; 4.901 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]    ; Clk          ; Clk         ; 0.000        ; 0.100      ; 5.187      ;
; 4.901 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]    ; Clk          ; Clk         ; 0.000        ; 0.100      ; 5.187      ;
; 4.901 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]  ; Clk          ; Clk         ; 0.000        ; 0.100      ; 5.187      ;
; 4.901 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override ; Clk          ; Clk         ; 0.000        ; 0.100      ; 5.187      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]         ; Clk          ; Clk         ; 0.000        ; 0.099      ; 5.187      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]         ; Clk          ; Clk         ; 0.000        ; 0.099      ; 5.187      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[4]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]         ; Clk          ; Clk         ; 0.000        ; 0.099      ; 5.187      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[5]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[6]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.095      ; 5.183      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[9]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[10]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[11]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]        ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]         ; Clk          ; Clk         ; 0.000        ; 0.099      ; 5.187      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[7]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]        ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[27]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[26]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[25]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[23]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[22]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[21]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[20]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[11]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[10]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.094      ; 5.182      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[8]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[7]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[6]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[5]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[4]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.180      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[0]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[1]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]         ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[8]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[12]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[13]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[14]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[15]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[20]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[0]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[1]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[2]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[3]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[4]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[5]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[6]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[7]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[8]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[9]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[10]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[11]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[12]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[13]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[14]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[16]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[17]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[18]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[19]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[21]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[22]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[23]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[26]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[24]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[25]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[27]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[29]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[28]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[31]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[30]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.090      ; 5.179      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[15]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.181      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[15]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[31]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[30]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[29]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[28]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[24]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[19]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[18]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[17]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[16]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[14]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[13]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[12]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[9]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[3]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[2]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[1]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[0]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.093      ; 5.182      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[4]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.089      ; 5.178      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[0]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.180      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[1]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.180      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[2]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.180      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[3]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.089      ; 5.178      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[5]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.180      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[6]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.180      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[7]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.180      ;
; 4.903 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[10]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.089      ; 5.178      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
Worst Case Available Settling Time: 20.379 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                         ;
+------------+-----------------+-------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note ;
+------------+-----------------+-------------------------------------+------+
; 9.16 MHz   ; 9.16 MHz        ; Clk                                 ;      ;
; 87.59 MHz  ; 87.59 MHz       ; final_subsystem|pll|sd1|pll7|clk[0] ;      ;
; 124.47 MHz ; 124.47 MHz      ; altera_reserved_tck                 ;      ;
; 131.51 MHz ; 131.51 MHz      ; final_subsystem|pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+-------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+-------------------------------------+---------+---------------+
; Clock                               ; Slack   ; End Point TNS ;
+-------------------------------------+---------+---------------+
; Clk                                 ; -94.154 ; -162348.889   ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 3.583   ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 22.396  ; 0.000         ;
; altera_reserved_tck                 ; 45.983  ; 0.000         ;
+-------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.289 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.322 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.337 ; 0.000         ;
; altera_reserved_tck                 ; 0.354 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 8.361  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 10.649 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 27.258 ; 0.000         ;
; altera_reserved_tck                 ; 48.187 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                        ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.926 ; 0.000         ;
; altera_reserved_tck                 ; 1.124 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 2.920 ; 0.000         ;
; Clk                                 ; 4.377 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 7.026  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.191  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.689 ; 0.000         ;
; altera_reserved_tck                 ; 49.567 ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -94.154 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 109.076    ;
; -94.117 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 109.039    ;
; -94.085 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 109.007    ;
; -94.051 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.973    ;
; -93.993 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.915    ;
; -93.889 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.812    ;
; -93.859 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.781    ;
; -93.855 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.777    ;
; -93.841 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.763    ;
; -93.822 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.744    ;
; -93.818 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.740    ;
; -93.804 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.726    ;
; -93.797 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.719    ;
; -93.791 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.713    ;
; -93.790 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.712    ;
; -93.786 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.708    ;
; -93.772 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.694    ;
; -93.761 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.683    ;
; -93.760 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.682    ;
; -93.756 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.678    ;
; -93.754 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.676    ;
; -93.752 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.674    ;
; -93.738 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.660    ;
; -93.728 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.650    ;
; -93.724 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.646    ;
; -93.722 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.644    ;
; -93.698 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.620    ;
; -93.694 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.616    ;
; -93.694 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.616    ;
; -93.692 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.614    ;
; -93.688 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.610    ;
; -93.680 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.602    ;
; -93.645 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.567    ;
; -93.645 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.567    ;
; -93.636 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.558    ;
; -93.630 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.552    ;
; -93.630 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.552    ;
; -93.624 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.546    ;
; -93.623 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.545    ;
; -93.608 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.530    ;
; -93.608 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.530    ;
; -93.600 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM5962                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.522    ;
; -93.594 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.517    ;
; -93.593 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.515    ;
; -93.590 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.513    ;
; -93.587 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.509    ;
; -93.586 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.508    ;
; -93.586 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.508    ;
; -93.578 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM5114                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.500    ;
; -93.576 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.499    ;
; -93.576 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.498    ;
; -93.576 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.498    ;
; -93.569 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.491    ;
; -93.561 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.483    ;
; -93.555 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.477    ;
; -93.554 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.476    ;
; -93.549 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.471    ;
; -93.542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.464    ;
; -93.542 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.464    ;
; -93.532 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.455    ;
; -93.532 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.454    ;
; -93.527 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.449    ;
; -93.526 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.449    ;
; -93.521 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.443    ;
; -93.520 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.442    ;
; -93.517 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.439    ;
; -93.500 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.422    ;
; -93.484 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.406    ;
; -93.484 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.406    ;
; -93.483 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.405    ;
; -93.469 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.391    ;
; -93.466 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.388    ;
; -93.466 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.388    ;
; -93.463 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.385    ;
; -93.462 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.384    ;
; -93.462 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.384    ;
; -93.448 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.370    ;
; -93.442 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM5964                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.364    ;
; -93.429 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.351    ;
; -93.425 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.347    ;
; -93.425 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.347    ;
; -93.411 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.333    ;
; -93.408 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.330    ;
; -93.407 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10083            ; Clk          ; Clk         ; 15.000       ; 0.294      ; 108.720    ;
; -93.404 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][12]_OTERM505_OTERM2857_OTERM5650_OTERM10091_OTERM14602 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.326    ;
; -93.404 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.326    ;
; -93.398 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.320    ;
; -93.398 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10393                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][20]_OTERM273_OTERM2987_OTERM5716_OTERM10177            ; Clk          ; Clk         ; 15.000       ; -0.053     ; 108.364    ;
; -93.397 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.319    ;
; -93.393 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.315    ;
; -93.393 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10393                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][31]_OTERM17_OTERM2993_OTERM5722_OTERM10225_OTERM14468  ; Clk          ; Clk         ; 15.000       ; 0.339      ; 108.751    ;
; -93.391 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14628 ; Clk          ; Clk         ; 15.000       ; 0.300      ; 108.710    ;
; -93.380 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.303    ;
; -93.380 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.096     ; 108.303    ;
; -93.379 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.301    ;
; -93.377 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][0]_OTERM765_OTERM2833_OTERM5674_OTERM10255_OTERM14682  ; Clk          ; Clk         ; 15.000       ; 0.292      ; 108.688    ;
; -93.370 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10083            ; Clk          ; Clk         ; 15.000       ; 0.294      ; 108.683    ;
; -93.369 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10393                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][19]_OTERM309_OTERM2985_OTERM5714_OTERM10217_OTERM14476 ; Clk          ; Clk         ; 15.000       ; 0.339      ; 108.727    ;
; -93.367 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.289    ;
; -93.367 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][12]_OTERM505_OTERM2857_OTERM5650_OTERM10091_OTERM14602 ; Clk          ; Clk         ; 15.000       ; -0.097     ; 108.289    ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 3.583 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.134     ; 11.192     ;
; 3.590 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 11.194     ;
; 3.685 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 11.131     ;
; 3.688 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 11.075     ;
; 3.726 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 11.043     ;
; 3.771 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.140     ; 10.998     ;
; 3.772 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 10.978     ;
; 3.829 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 10.914     ;
; 3.956 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 10.794     ;
; 4.247 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 10.512     ;
; 4.356 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 10.414     ;
; 4.441 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 10.322     ;
; 4.446 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.153     ; 10.310     ;
; 4.466 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 10.296     ;
; 4.470 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.150     ; 10.289     ;
; 4.490 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 10.278     ;
; 4.556 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 10.234     ;
; 4.563 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 10.236     ;
; 4.573 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.178     ; 10.158     ;
; 4.628 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 10.179     ;
; 4.654 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 10.098     ;
; 4.658 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 10.173     ;
; 4.661 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.131     ; 10.117     ;
; 4.699 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 10.085     ;
; 4.724 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 10.026     ;
; 4.735 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.146     ; 10.028     ;
; 4.744 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 10.040     ;
; 4.745 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 10.020     ;
; 4.782 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 10.025     ;
; 4.795 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 10.021     ;
; 4.802 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 9.956      ;
; 4.805 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 10.011     ;
; 4.805 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 10.002     ;
; 4.826 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.964      ;
; 4.836 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.147     ; 9.926      ;
; 4.929 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 9.836      ;
; 4.956 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 9.852      ;
; 4.969 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.821      ;
; 4.986 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 9.782      ;
; 4.990 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.190     ; 9.699      ;
; 4.995 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.795      ;
; 5.002 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 9.797      ;
; 5.018 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.157     ; 9.734      ;
; 5.056 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.734      ;
; 5.097 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 9.734      ;
; 5.100 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.131     ; 9.678      ;
; 5.109 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.681      ;
; 5.116 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 9.683      ;
; 5.137 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 9.665      ;
; 5.138 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 9.646      ;
; 5.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 9.601      ;
; 5.184 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 9.581      ;
; 5.211 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 9.620      ;
; 5.214 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.131     ; 9.564      ;
; 5.220 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 9.554      ;
; 5.226 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 9.558      ;
; 5.240 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 9.574      ;
; 5.241 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 9.517      ;
; 5.252 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 9.532      ;
; 5.259 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.112     ; 9.538      ;
; 5.288 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.141     ; 9.480      ;
; 5.292 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 9.478      ;
; 5.297 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 9.487      ;
; 5.298 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 9.467      ;
; 5.299 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 9.509      ;
; 5.305 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 9.503      ;
; 5.312 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.092     ; 9.505      ;
; 5.318 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 9.402      ;
; 5.318 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.159     ; 9.402      ;
; 5.318 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.165     ; 9.396      ;
; 5.328 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.169     ; 9.382      ;
; 5.329 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.124     ; 9.456      ;
; 5.334 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.134     ; 9.441      ;
; 5.345 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 9.372      ;
; 5.345 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.162     ; 9.372      ;
; 5.349 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 9.453      ;
; 5.355 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.151     ; 9.403      ;
; 5.368 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 9.397      ;
; 5.370 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[51] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.420      ;
; 5.376 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.100     ; 9.433      ;
; 5.377 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[51] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 9.422      ;
; 5.379 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 9.426      ;
; 5.380 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 9.436      ;
; 5.386 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.404      ;
; 5.393 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 9.406      ;
; 5.399 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 9.406      ;
; 5.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.119     ; 9.387      ;
; 5.407 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.060     ; 9.442      ;
; 5.410 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.113     ; 9.386      ;
; 5.414 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.131     ; 9.364      ;
; 5.418 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.166     ; 9.325      ;
; 5.419 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 9.352      ;
; 5.439 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 9.338      ;
; 5.443 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 9.331      ;
; 5.448 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[53] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.107     ; 9.354      ;
; 5.463 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 9.320      ;
; 5.472 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[51] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 9.359      ;
; 5.474 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.158     ; 9.247      ;
; 5.475 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[51] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.131     ; 9.303      ;
; 5.482 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.144     ; 9.283      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 22.396 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 7.555      ;
; 22.589 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 7.355      ;
; 22.779 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 7.154      ;
; 22.793 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 7.163      ;
; 22.803 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 7.153      ;
; 22.812 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 7.121      ;
; 22.888 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 7.061      ;
; 22.889 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 7.065      ;
; 22.930 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 7.003      ;
; 22.940 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.991      ;
; 22.971 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.960      ;
; 22.974 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.977      ;
; 22.980 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.971      ;
; 23.167 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.777      ;
; 23.173 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.771      ;
; 23.242 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.689      ;
; 23.269 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.662      ;
; 23.357 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 6.576      ;
; 23.363 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 6.570      ;
; 23.371 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 6.585      ;
; 23.377 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 6.579      ;
; 23.381 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 6.575      ;
; 23.387 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 6.569      ;
; 23.390 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 6.543      ;
; 23.396 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 6.537      ;
; 23.466 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 6.483      ;
; 23.467 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 6.487      ;
; 23.472 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 6.477      ;
; 23.473 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 6.481      ;
; 23.508 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 6.425      ;
; 23.510 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0                                                                           ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[22]                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.335     ; 6.174      ;
; 23.514 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 6.419      ;
; 23.518 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.413      ;
; 23.524 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.407      ;
; 23.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.382      ;
; 23.555 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.376      ;
; 23.568 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.383      ;
; 23.568 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.383      ;
; 23.575 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.376      ;
; 23.649 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 6.300      ;
; 23.684 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.267      ;
; 23.684 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.267      ;
; 23.761 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.183      ;
; 23.761 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.183      ;
; 23.768 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.176      ;
; 23.777 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                                                                                                  ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 6.172      ;
; 23.788 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.143      ;
; 23.800 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.151      ;
; 23.800 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.151      ;
; 23.820 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.111      ;
; 23.826 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.105      ;
; 23.847 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.084      ;
; 23.853 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 6.078      ;
; 23.877 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.067      ;
; 23.877 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 6.067      ;
; 23.916 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.035      ;
; 23.916 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.068     ; 6.035      ;
; 23.936 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 6.013      ;
; 23.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.982      ;
; 23.951 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.982      ;
; 23.958 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.975      ;
; 23.965 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_we_reg       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.254      ; 6.339      ;
; 23.965 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.259      ; 6.344      ;
; 23.965 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.254      ; 6.339      ;
; 23.965 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.991      ;
; 23.965 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.991      ;
; 23.972 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.984      ;
; 23.975 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.981      ;
; 23.975 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.981      ;
; 23.982 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.974      ;
; 23.984 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.949      ;
; 23.984 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.949      ;
; 23.991 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.942      ;
; 23.993 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.951      ;
; 23.993 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.951      ;
; 24.034 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~portb_address_reg0 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_startofpacket                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.329     ; 5.656      ;
; 24.060 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 5.889      ;
; 24.060 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 5.889      ;
; 24.061 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 5.893      ;
; 24.061 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 5.893      ;
; 24.066 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                               ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[22]                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.107     ; 5.846      ;
; 24.067 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.866      ;
; 24.067 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.866      ;
; 24.067 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.070     ; 5.882      ;
; 24.068 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                                                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.065     ; 5.886      ;
; 24.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.875      ;
; 24.081 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.875      ;
; 24.090 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.841      ;
; 24.090 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.841      ;
; 24.091 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.865      ;
; 24.091 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.063     ; 5.865      ;
; 24.100 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.833      ;
; 24.100 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.833      ;
; 24.102 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.831      ;
; 24.102 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.831      ;
; 24.109 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.835      ;
; 24.109 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.075     ; 5.835      ;
; 24.109 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.086     ; 5.824      ;
; 24.119 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.812      ;
; 24.143 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.088     ; 5.788      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 4.196      ;
; 46.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 4.169      ;
; 46.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.978      ;
; 46.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.666      ;
; 46.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.390      ;
; 46.792 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.382      ;
; 46.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.231      ;
; 47.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.926      ;
; 47.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.921      ;
; 47.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.896      ;
; 47.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.877      ;
; 47.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 2.862      ;
; 47.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.534      ;
; 47.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 2.397      ;
; 47.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 2.367      ;
; 47.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.256      ;
; 48.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.181      ;
; 48.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 1.891      ;
; 48.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 1.816      ;
; 48.997 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 1.163      ;
; 49.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 0.711      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.239      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.239      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.239      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.239      ;
; 95.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.239      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.174      ;
; 95.969 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.984      ;
; 95.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.978      ;
; 95.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.978      ;
; 95.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.978      ;
; 95.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.978      ;
; 95.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.978      ;
; 95.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.978      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.952      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.952      ;
; 96.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.878      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.823      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.823      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.823      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.823      ;
; 96.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.823      ;
; 96.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.796      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.719      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.719      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.719      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.719      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.719      ;
; 96.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.731      ;
; 96.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.729      ;
; 96.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.725      ;
; 96.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.712      ;
; 96.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.709      ;
; 96.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.639      ;
; 96.317 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.629      ;
; 96.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.619      ;
; 96.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.619      ;
; 96.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.619      ;
; 96.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.619      ;
; 96.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.615      ;
; 96.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.590      ;
; 96.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.599      ;
; 96.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.602      ;
; 96.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.597      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.596      ;
; 96.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.594      ;
; 96.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.585      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.563      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.563      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.563      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.563      ;
; 96.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.583      ;
; 96.387 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.560      ;
; 96.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.575      ;
; 96.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[29]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.574      ;
; 96.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[30]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.574      ;
; 96.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.574      ;
; 96.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.574      ;
; 96.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.572      ;
; 96.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.561      ;
; 96.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.546      ;
; 96.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.547      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.534      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.534      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.534      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.534      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.534      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.534      ;
; 96.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.534      ;
; 96.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.534      ;
; 96.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.534      ;
; 96.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.516      ;
; 96.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.516      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.506      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.506      ;
; 96.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[34]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.517      ;
; 96.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[33]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.517      ;
; 96.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.511      ;
; 96.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.511      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                  ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_datain_reg0 ; Clk          ; Clk         ; 0.000        ; 0.403      ; 0.893      ;
; 0.341 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[5]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a147~porta_address_reg0                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.387      ; 0.929      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.RGB_WRITE                                                                                                                                                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.RGB_WRITE                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.Z_WRITE                                                                                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_state.Z_WRITE                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                       ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_nae                                                                                                                            ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_nae                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_af                                                                                                                             ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_af                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state.RUNNING                                                                                                                                                       ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|state.RUNNING                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[13]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[13]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[17]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[17]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[18]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[18]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[19]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[19]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[15]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[30]                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_PLL:pll|pfdena_reg                                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_PLL:pll|pfdena_reg                                                                                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[4]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[4]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[0]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[0]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|read                                                                                               ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|read                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|write                                                                                              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|write                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                              ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|len                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|len                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:copy_dma_control_port_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:copy_dma_control_port_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:copy_dma_control_port_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:copy_dma_control_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength_eq_0                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength_eq_0                                                                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[1]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[1]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[0]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[0]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[23]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[23]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[2]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[2]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[3]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[3]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[4]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[4]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[5]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[5]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[6]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[6]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[7]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[7]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[9]                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[9]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[12]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[12]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[13]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[13]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[14]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[14]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[15]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[15]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[16]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[16]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[17]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[17]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[19]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[19]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[21]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[21]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[22]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[22]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[26]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[26]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[24]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[24]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[25]                                                                                                                                                                      ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|readaddress[25]                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_estatus_reg                                                                                                                                                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_estatus_reg                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                             ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_aligning_data                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_nios2_ocimem:the_final_soc_NIOS2_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                               ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                                                                                                              ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|fifo_empty                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.322 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[8]                                                                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 0.929      ;
; 0.327 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[13]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 0.934      ;
; 0.328 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[19]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 0.935      ;
; 0.329 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[5]                                                                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 0.936      ;
; 0.331 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[22]                                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.406      ; 0.938      ;
; 0.339 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.087      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|slave_readdata[16]                                                                                                                           ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|slave_readdata[16]                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                               ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                               ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                             ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[27]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[27]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[27]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[16]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[16]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[16]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[15]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[15]                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[15]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[8]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[8]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[8]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[7]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[4]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[4]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[3]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                       ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff  ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff  ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff  ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff        ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.337 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.608      ;
; 0.363 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.608      ;
; 0.363 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.608      ;
; 0.396 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.407 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.667      ;
; 0.415 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.418 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.100000000                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000000001                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.663      ;
; 0.505 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.506 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.509 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[14]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.517 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[11]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.762      ;
; 0.518 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[25]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.518 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[23]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.763      ;
; 0.518 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[9]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.762      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[21]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.764      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[17]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.764      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[16]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.764      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[10]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[6]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.520 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[7]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.764      ;
; 0.521 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[12]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.766      ;
; 0.527 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.771      ;
; 0.528 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_addr[22]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_addr[23]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.532 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.792      ;
; 0.534 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.778      ;
; 0.534 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.794      ;
; 0.535 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.779      ;
; 0.537 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.782      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.608      ;
; 0.381 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.640      ;
; 0.386 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.645      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.630      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.631      ;
; 0.395 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.656      ;
; 0.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.661      ;
; 0.422 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.665      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.672      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.510 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.514 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.515 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[37]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.773      ;
; 0.516 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.525 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.768      ;
; 0.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.777      ;
; 0.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.776      ;
; 0.535 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.778      ;
; 0.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.786      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.559 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.803      ;
; 0.559 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.803      ;
; 0.560 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.804      ;
; 0.562 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.806      ;
; 0.562 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.806      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.805      ;
; 0.568 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.572 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.816      ;
; 0.574 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.818      ;
; 0.575 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.819      ;
; 0.575 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.819      ;
; 0.575 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.819      ;
; 0.576 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.819      ;
; 0.580 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.824      ;
; 0.581 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[34]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.581 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.824      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; Clk          ; Clk         ; 15.000       ; -0.106     ; 6.552      ;
; 8.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; Clk          ; Clk         ; 15.000       ; -0.106     ; 6.552      ;
; 8.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; Clk          ; Clk         ; 15.000       ; -0.106     ; 6.552      ;
; 8.361 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; Clk          ; Clk         ; 15.000       ; -0.106     ; 6.552      ;
; 8.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.563      ;
; 8.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.563      ;
; 8.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.563      ;
; 8.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.563      ;
; 8.369 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; Clk          ; Clk         ; 15.000       ; -0.087     ; 6.563      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; Clk          ; Clk         ; 15.000       ; -0.066     ; 6.583      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; Clk          ; Clk         ; 15.000       ; -0.066     ; 6.583      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; Clk          ; Clk         ; 15.000       ; -0.066     ; 6.583      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; Clk          ; Clk         ; 15.000       ; -0.083     ; 6.566      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; Clk          ; Clk         ; 15.000       ; -0.083     ; 6.566      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]  ; Clk          ; Clk         ; 15.000       ; -0.083     ; 6.566      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; Clk          ; Clk         ; 15.000       ; -0.083     ; 6.566      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; Clk          ; Clk         ; 15.000       ; -0.083     ; 6.566      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; Clk          ; Clk         ; 15.000       ; -0.083     ; 6.566      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.581      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.581      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; Clk          ; Clk         ; 15.000       ; -0.083     ; 6.566      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.581      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; Clk          ; Clk         ; 15.000       ; -0.083     ; 6.566      ;
; 8.370 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.581      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; Clk          ; Clk         ; 15.000       ; -0.059     ; 6.589      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; Clk          ; Clk         ; 15.000       ; -0.059     ; 6.589      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]  ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.569      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.569      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.569      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; Clk          ; Clk         ; 15.000       ; -0.059     ; 6.589      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; Clk          ; Clk         ; 15.000       ; -0.059     ; 6.589      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.569      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.569      ;
; 8.371 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; Clk          ; Clk         ; 15.000       ; -0.079     ; 6.569      ;
; 8.380 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; Clk          ; Clk         ; 15.000       ; -0.080     ; 6.559      ;
; 8.392 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.042     ; 6.585      ;
; 8.392 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|software_reset_request                                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.042     ; 6.585      ;
; 8.392 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n                                                                                                                             ; Clk          ; Clk         ; 15.000       ; -0.042     ; 6.585      ;
; 8.576 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                            ; Clk          ; Clk         ; 15.000       ; 0.231      ; 6.606      ;
; 8.576 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                            ; Clk          ; Clk         ; 15.000       ; 0.231      ; 6.606      ;
; 8.576 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                            ; Clk          ; Clk         ; 15.000       ; 0.231      ; 6.606      ;
; 8.576 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                            ; Clk          ; Clk         ; 15.000       ; 0.231      ; 6.606      ;
; 8.576 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                            ; Clk          ; Clk         ; 15.000       ; 0.231      ; 6.606      ;
; 8.576 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                            ; Clk          ; Clk         ; 15.000       ; 0.231      ; 6.606      ;
; 8.576 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                            ; Clk          ; Clk         ; 15.000       ; 0.231      ; 6.606      ;
; 8.576 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                            ; Clk          ; Clk         ; 15.000       ; 0.231      ; 6.606      ;
; 8.703 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3|dffe4a[0]                                                               ; Clk          ; Clk         ; 15.000       ; -0.141     ; 6.175      ;
; 8.706 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; Clk          ; Clk         ; 15.000       ; -0.108     ; 6.205      ;
; 8.706 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; Clk          ; Clk         ; 15.000       ; -0.108     ; 6.205      ;
; 8.706 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; Clk          ; Clk         ; 15.000       ; -0.108     ; 6.205      ;
; 8.706 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; Clk          ; Clk         ; 15.000       ; -0.108     ; 6.205      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_new_inst                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.235      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_hi_imm16                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.235      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[1]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.234      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[0]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.234      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[18]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.235      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[3]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.234      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[19]                               ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[23]                               ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[24]                               ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[25]                               ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[26]                               ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[27]                                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.235      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[29]                               ; Clk          ; Clk         ; 15.000       ; -0.069     ; 6.237      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[4]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.234      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[4]                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.235      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[5]                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.229      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[6]                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.229      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[7]                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.229      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[17]                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.229      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_writedata[21]                                                                                                   ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.229      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:copy_dma_control_port_slave_translator|av_readdata_pre[23]                         ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29] ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:copy_dma_control_port_slave_translator|av_readdata_pre[29]                         ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte3_data[5]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:copy_dma_control_port_slave_translator|av_readdata_pre[28]                         ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte3_data[4]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:copy_dma_control_port_slave_translator|av_readdata_pre[27]                         ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte3_data[3]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:copy_dma_control_port_slave_translator|av_readdata_pre[26]                         ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte3_data[2]                                                                                               ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:copy_dma_control_port_slave_translator|av_readdata_pre[25]                         ; Clk          ; Clk         ; 15.000       ; -0.068     ; 6.238      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; Clk          ; Clk         ; 15.000       ; -0.063     ; 6.243      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_src2[2]                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.234      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|W_cmp_result                                                                                                      ; Clk          ; Clk         ; 15.000       ; -0.077     ; 6.229      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]     ; Clk          ; Clk         ; 15.000       ; -0.065     ; 6.241      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]      ; Clk          ; Clk         ; 15.000       ; -0.065     ; 6.241      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_ctrl_st                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.071     ; 6.235      ;
; 8.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|E_shift_rot_cnt[0]                                                                                                ; Clk          ; Clk         ; 15.000       ; -0.072     ; 6.234      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 10.649 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.240     ; 4.011      ;
; 10.649 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.240     ; 4.011      ;
; 10.650 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.243     ; 4.007      ;
; 10.650 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.243     ; 4.007      ;
; 10.651 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.250     ; 3.999      ;
; 10.653 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.271     ; 3.976      ;
; 10.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.246     ; 3.990      ;
; 10.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.133     ; 4.111      ;
; 10.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.133     ; 4.111      ;
; 10.665 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 4.001      ;
; 10.666 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 4.107      ;
; 10.666 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.136     ; 4.107      ;
; 10.667 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 4.117      ;
; 10.667 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.143     ; 4.099      ;
; 10.667 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.125     ; 4.117      ;
; 10.667 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.143     ; 4.099      ;
; 10.669 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.164     ; 4.076      ;
; 10.672 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.195     ; 4.033      ;
; 10.672 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.195     ; 4.033      ;
; 10.672 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.195     ; 4.033      ;
; 10.672 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.239     ; 3.989      ;
; 10.672 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.252     ; 3.976      ;
; 10.672 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.218     ; 4.010      ;
; 10.672 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.239     ; 3.989      ;
; 10.678 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 4.211      ;
; 10.678 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 4.211      ;
; 10.678 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 4.211      ;
; 10.678 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 4.211      ;
; 10.678 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 4.211      ;
; 10.678 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 4.211      ;
; 10.678 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.130     ; 4.211      ;
; 10.680 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.139     ; 4.090      ;
; 10.681 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 4.101      ;
; 10.681 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.193     ; 4.026      ;
; 10.681 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.205     ; 4.014      ;
; 10.682 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.197     ; 4.021      ;
; 10.682 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.186     ; 4.032      ;
; 10.682 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.186     ; 4.032      ;
; 10.682 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.186     ; 4.032      ;
; 10.682 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.197     ; 4.021      ;
; 10.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.005      ;
; 10.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.005      ;
; 10.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.005      ;
; 10.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.212     ; 4.005      ;
; 10.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.188     ; 4.029      ;
; 10.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.194     ; 4.023      ;
; 10.683 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.194     ; 4.023      ;
; 10.685 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.200     ; 4.015      ;
; 10.685 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.227     ; 3.988      ;
; 10.685 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.200     ; 4.015      ;
; 10.687 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 4.096      ;
; 10.687 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 4.096      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 4.101      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.115     ; 4.106      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.089      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 4.101      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.088     ; 4.133      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.088     ; 4.133      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.088     ; 4.133      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.089      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 4.076      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.110      ;
; 10.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 4.089      ;
; 10.697 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.086     ; 4.126      ;
; 10.697 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.086     ; 4.126      ;
; 10.697 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 4.114      ;
; 10.697 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.044     ; 4.278      ;
; 10.698 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.080     ; 4.131      ;
; 10.698 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 4.132      ;
; 10.698 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 4.132      ;
; 10.698 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 4.132      ;
; 10.698 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 4.132      ;
; 10.698 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 4.121      ;
; 10.698 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 4.121      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.127     ; 4.083      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 4.129      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 4.129      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.105      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.105      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.105      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 4.105      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 4.123      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.087     ; 4.123      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 4.225      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 4.225      ;
; 10.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 4.225      ;
; 10.701 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.120     ; 4.088      ;
; 10.701 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.115      ;
; 10.701 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 4.115      ;
; 10.702 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.111     ; 4.096      ;
; 10.702 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 4.062      ;
; 10.702 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.145     ; 4.062      ;
; 10.704 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 4.053      ;
; 10.704 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 4.053      ;
; 10.706 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.069     ; 4.244      ;
; 10.725 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.075     ; 4.219      ;
; 10.725 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.075     ; 4.219      ;
; 10.725 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.075     ; 4.219      ;
; 10.725 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.075     ; 4.219      ;
; 10.725 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.075     ; 4.219      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 27.258 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.690      ;
; 27.258 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.690      ;
; 27.258 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.690      ;
; 27.258 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.690      ;
; 27.258 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.690      ;
; 27.258 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.690      ;
; 27.258 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.071     ; 2.690      ;
; 27.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.473      ;
; 27.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.473      ;
; 27.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.473      ;
; 27.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.473      ;
; 27.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 2.473      ;
; 27.579 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.367      ;
; 27.579 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.367      ;
; 27.579 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.367      ;
; 27.579 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.367      ;
; 27.579 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.367      ;
; 27.579 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.073     ; 2.367      ;
; 27.957 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.305      ; 2.367      ;
; 27.957 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.305      ; 2.367      ;
; 27.957 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.305      ; 2.367      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 1.747      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 28.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.072     ; 1.283      ;
; 98.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 1.747      ;
; 98.192 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 1.747      ;
; 98.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 1.283      ;
; 98.664 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 1.283      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 1.980      ;
; 48.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 1.987      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.285      ;
; 97.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.026      ;
; 97.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.026      ;
; 97.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.026      ;
; 97.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.026      ;
; 97.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.015      ;
; 97.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.015      ;
; 97.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.015      ;
; 97.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.015      ;
; 97.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.015      ;
; 97.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.015      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.010      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.987      ;
; 97.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.987      ;
; 97.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.955      ;
; 97.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.943      ;
; 97.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.943      ;
; 97.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.943      ;
; 97.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.943      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.689      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.657      ;
; 98.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.664      ;
; 98.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.664      ;
; 98.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.627      ;
; 98.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.627      ;
; 98.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.627      ;
; 98.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.627      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
; 98.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.467      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 0.926   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.169      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.350   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.106      ; 1.627      ;
; 1.561   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.464      ; 2.196      ;
; 1.561   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.464      ; 2.196      ;
; 1.561   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.464      ; 2.196      ;
; 1.954   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.196      ;
; 1.954   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.196      ;
; 1.954   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.196      ;
; 1.954   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.196      ;
; 1.954   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.196      ;
; 1.954   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.196      ;
; 2.058   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 2.336      ;
; 2.058   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 2.336      ;
; 2.058   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 2.336      ;
; 2.058   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 2.336      ;
; 2.058   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.107      ; 2.336      ;
; 2.264   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.508      ;
; 2.264   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.508      ;
; 2.264   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.508      ;
; 2.264   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.508      ;
; 2.264   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.508      ;
; 2.264   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.508      ;
; 2.264   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.508      ;
; 100.926 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.072      ; 1.169      ;
; 100.926 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.072      ; 1.169      ;
; 101.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.106      ; 1.627      ;
; 101.350 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.106      ; 1.627      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.124  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.366      ;
; 1.307  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.550      ;
; 1.307  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.550      ;
; 1.307  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.550      ;
; 1.307  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.550      ;
; 1.342  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.572      ;
; 1.342  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.572      ;
; 1.342  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.572      ;
; 1.342  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.572      ;
; 1.342  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.572      ;
; 1.345  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.588      ;
; 1.345  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.588      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.365  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.609      ;
; 1.560  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.792      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.860      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.860      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.860      ;
; 1.629  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.860      ;
; 1.648  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.899      ;
; 1.648  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.899      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.671  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.921      ;
; 1.671  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.921      ;
; 1.671  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.921      ;
; 1.671  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.921      ;
; 1.671  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.921      ;
; 1.671  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.921      ;
; 1.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.935      ;
; 1.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.935      ;
; 1.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.935      ;
; 1.692  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.935      ;
; 1.931  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.188      ;
; 51.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.312      ; 1.899      ;
; 51.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.297      ; 1.892      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 2.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.603      ;
; 2.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.512      ; 3.603      ;
; 2.928 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.621      ;
; 2.928 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.621      ;
; 2.928 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.621      ;
; 2.928 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.621      ;
; 2.928 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.522      ; 3.621      ;
; 2.930 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.495      ; 3.596      ;
; 2.955 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.603      ;
; 2.955 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.603      ;
; 2.955 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.603      ;
; 2.955 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.603      ;
; 2.955 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.603      ;
; 2.955 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.603      ;
; 2.955 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.603      ;
; 2.955 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.603      ;
; 2.960 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.575      ;
; 2.960 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.575      ;
; 2.960 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.575      ;
; 2.991 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 3.568      ;
; 3.329 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.616      ;
; 3.329 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.116      ; 3.616      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.598      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.598      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.598      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.597      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 3.606      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 3.608      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.598      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.598      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.598      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.598      ;
; 3.340 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.598      ;
; 3.341 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.597      ;
; 3.341 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.597      ;
; 3.341 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.597      ;
; 3.341 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.597      ;
; 3.341 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.597      ;
; 3.341 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.597      ;
; 3.341 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.597      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.612      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.612      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.612      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.010                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.612      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.613      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.011                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.613      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.010                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.613      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.612      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.612      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.613      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.613      ;
; 3.348 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.613      ;
; 3.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.610      ;
; 3.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.605      ;
; 3.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.605      ;
; 3.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.611      ;
; 3.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.612      ;
; 3.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.611      ;
; 3.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.611      ;
; 3.349 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.612      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.377 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                     ; Clk          ; Clk         ; 0.000        ; 0.092      ; 4.640      ;
; 4.377 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                     ; Clk          ; Clk         ; 0.000        ; 0.092      ; 4.640      ;
; 4.377 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]    ; Clk          ; Clk         ; 0.000        ; 0.092      ; 4.640      ;
; 4.377 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]    ; Clk          ; Clk         ; 0.000        ; 0.092      ; 4.640      ;
; 4.377 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]  ; Clk          ; Clk         ; 0.000        ; 0.092      ; 4.640      ;
; 4.377 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override ; Clk          ; Clk         ; 0.000        ; 0.092      ; 4.640      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[0]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[1]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]         ; Clk          ; Clk         ; 0.000        ; 0.090      ; 4.639      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]         ; Clk          ; Clk         ; 0.000        ; 0.090      ; 4.639      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[4]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]         ; Clk          ; Clk         ; 0.000        ; 0.090      ; 4.639      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[5]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]         ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[8]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]         ; Clk          ; Clk         ; 0.000        ; 0.090      ; 4.639      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[7]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[20]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[0]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[1]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[2]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[3]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[4]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[5]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[6]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[7]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[8]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[9]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[10]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[11]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[12]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[13]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[14]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[16]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[17]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[18]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[19]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[21]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[22]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[23]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[26]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[24]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[25]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[27]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[29]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[28]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[31]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[30]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[15]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[24]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[23]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[21]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[20]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[19]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[18]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[17]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[16]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[9]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[8]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[7]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[6]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[5]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[4]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.083      ; 4.632      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[3]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[2]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[1]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[0]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.085      ; 4.634      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[4]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[0]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[1]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[2]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[3]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[5]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[6]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[7]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[10]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[8]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[9]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[11]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[13]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[12]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[15]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.081      ; 4.630      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[14]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[0]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[1]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[2]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[3]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[4]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[5]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[6]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[7]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[8]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.084      ; 4.633      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[9]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[10]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[11]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[12]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[13]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[14]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.631      ;
; 4.378 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[15]                                                                               ; Clk          ; Clk         ; 0.000        ; 0.081      ; 4.630      ;
; 4.379 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[6]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.086      ; 4.636      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
Worst Case Available Settling Time: 21.243 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+-------------------------------------+---------+---------------+
; Clock                               ; Slack   ; End Point TNS ;
+-------------------------------------+---------+---------------+
; Clk                                 ; -45.018 ; -63088.629    ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 8.535   ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 25.767  ; 0.000         ;
; altera_reserved_tck                 ; 47.931  ; 0.000         ;
+-------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; Clk                                 ; 0.103 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.131 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 0.173 ; 0.000         ;
; altera_reserved_tck                 ; 0.181 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                        ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 10.910 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 12.442 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 28.404 ; 0.000         ;
; altera_reserved_tck                 ; 49.133 ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                        ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; final_subsystem|pll|sd1|pll7|clk[2] ; 0.483 ; 0.000         ;
; altera_reserved_tck                 ; 0.571 ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 1.699 ; 0.000         ;
; Clk                                 ; 2.506 ; 0.000         ;
+-------------------------------------+-------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; Clk                                 ; 6.869  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[0] ; 7.279  ; 0.000         ;
; final_subsystem|pll|sd1|pll7|clk[2] ; 14.751 ; 0.000         ;
; altera_reserved_tck                 ; 49.475 ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -45.018 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.962     ;
; -44.999 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.943     ;
; -44.974 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.918     ;
; -44.957 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.901     ;
; -44.896 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.840     ;
; -44.871 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.815     ;
; -44.824 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.768     ;
; -44.820 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.764     ;
; -44.820 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.764     ;
; -44.812 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.756     ;
; -44.805 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.749     ;
; -44.801 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.745     ;
; -44.801 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.745     ;
; -44.798 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.742     ;
; -44.788 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.732     ;
; -44.787 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.731     ;
; -44.780 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.724     ;
; -44.776 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.720     ;
; -44.776 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.720     ;
; -44.771 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.715     ;
; -44.769 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.713     ;
; -44.768 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.712     ;
; -44.763 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|Add1~0_OTERM5114                                                                                                                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.707     ;
; -44.763 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.707     ;
; -44.759 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.703     ;
; -44.759 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.703     ;
; -44.744 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.688     ;
; -44.743 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.687     ;
; -44.727 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.671     ;
; -44.726 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.670     ;
; -44.715 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.659     ;
; -44.714 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.658     ;
; -44.705 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.649     ;
; -44.705 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.649     ;
; -44.702 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.646     ;
; -44.699 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.643     ;
; -44.698 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.642     ;
; -44.698 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.642     ;
; -44.696 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.640     ;
; -44.695 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.639     ;
; -44.686 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.630     ;
; -44.686 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.630     ;
; -44.685 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~3_OTERM5964                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.629     ;
; -44.680 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.624     ;
; -44.679 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.623     ;
; -44.677 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.621     ;
; -44.676 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.620     ;
; -44.676 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~5_OTERM5962                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][16]_OTERM409_OTERM2865_OTERM5658_OTERM10099_OTERM14594 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.620     ;
; -44.673 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.617     ;
; -44.673 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.617     ;
; -44.671 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.615     ;
; -44.670 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.614     ;
; -44.666 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.610     ;
; -44.665 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.609     ;
; -44.661 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.605     ;
; -44.661 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.605     ;
; -44.660 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.604     ;
; -44.657 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.601     ;
; -44.655 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.599     ;
; -44.654 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.598     ;
; -44.653 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.597     ;
; -44.650 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10393                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][31]_OTERM17_OTERM2993_OTERM5722_OTERM10225_OTERM14468  ; Clk          ; Clk         ; 15.000       ; 0.179      ; 59.836     ;
; -44.644 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.588     ;
; -44.644 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.588     ;
; -44.642 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10393                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][11]_OTERM489_OTERM2969_OTERM5698_OTERM10201_OTERM14492 ; Clk          ; Clk         ; 15.000       ; 0.179      ; 59.828     ;
; -44.642 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10393                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][19]_OTERM309_OTERM2985_OTERM5714_OTERM10217_OTERM14476 ; Clk          ; Clk         ; 15.000       ; 0.179      ; 59.828     ;
; -44.641 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.585     ;
; -44.640 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den|cs1a[1]~1_OTERM5966                 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.584     ;
; -44.638 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.582     ;
; -44.635 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.579     ;
; -44.634 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10429            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][31]_OTERM17_OTERM2993_OTERM5722_OTERM10225_OTERM14468  ; Clk          ; Clk         ; 15.000       ; 0.179      ; 59.820     ;
; -44.632 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10389                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.576     ;
; -44.626 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10429            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][11]_OTERM489_OTERM2969_OTERM5698_OTERM10201_OTERM14492 ; Clk          ; Clk         ; 15.000       ; 0.179      ; 59.812     ;
; -44.626 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10429            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][19]_OTERM309_OTERM2985_OTERM5714_OTERM10217_OTERM14476 ; Clk          ; Clk         ; 15.000       ; 0.179      ; 59.812     ;
; -44.622 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|sel[2]_OTERM10393                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][20]_OTERM273_OTERM2987_OTERM5716_OTERM10177            ; Clk          ; Clk         ; 15.000       ; -0.025     ; 59.604     ;
; -44.618 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.562     ;
; -44.618 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][20]_OTERM313_OTERM2873_OTERM5666_OTERM10107_OTERM14586 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.562     ;
; -44.615 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14768            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14600 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.559     ;
; -44.614 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.558     ;
; -44.614 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.558     ;
; -44.606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10429            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][20]_OTERM273_OTERM2987_OTERM5716_OTERM10177            ; Clk          ; Clk         ; 15.000       ; -0.025     ; 59.588     ;
; -44.606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14628 ; Clk          ; Clk         ; 15.000       ; 0.143      ; 59.756     ;
; -44.604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.548     ;
; -44.600 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.544     ;
; -44.600 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[64]~5_OTERM15608            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][22]_OTERM253_OTERM2877_OTERM5670_OTERM10111_OTERM14582 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.544     ;
; -44.594 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10083            ; Clk          ; Clk         ; 15.000       ; 0.137      ; 59.738     ;
; -44.593 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][15]_OTERM433_OTERM2863_OTERM5656_OTERM10097_OTERM14596 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.537     ;
; -44.592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][12]_OTERM505_OTERM2857_OTERM5650_OTERM10091_OTERM14602 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.536     ;
; -44.592 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][18]_OTERM361_OTERM2869_OTERM5662_OTERM10103_OTERM14590 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.536     ;
; -44.587 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][13]_OTERM481_OTERM2859_OTERM5652_OTERM10093_OTERM14628 ; Clk          ; Clk         ; 15.000       ; 0.143      ; 59.737     ;
; -44.583 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][10]_OTERM553_OTERM2853_OTERM5646_OTERM10087_OTERM14606 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.527     ;
; -44.583 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][17]_OTERM385_OTERM2867_OTERM5660_OTERM10101_OTERM14592 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.527     ;
; -44.582 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][19]_OTERM337_OTERM2871_OTERM5664_OTERM10105_OTERM14588 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.526     ;
; -44.581 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[2]~4_OTERM15604 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][21]_OTERM289_OTERM2875_OTERM5668_OTERM10109_OTERM14584 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.525     ;
; -44.580 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[32]~2_OTERM14762            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E2|current_pos[0][31]_OTERM17_OTERM2993_OTERM5722_OTERM10225_OTERM14468  ; Clk          ; Clk         ; 15.000       ; 0.179      ; 59.766     ;
; -44.577 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][31]_OTERM21_OTERM2879_OTERM5672_OTERM10113_OTERM14580  ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.521     ;
; -44.577 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num|cs1a[8]~40_OTERM6160                ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][14]_OTERM457_OTERM2861_OTERM5654_OTERM10095_OTERM14598 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.521     ;
; -44.576 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~6_OTERM15602 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][0]_OTERM765_OTERM2833_OTERM5674_OTERM10255_OTERM14682  ; Clk          ; Clk         ; 15.000       ; 0.134      ; 59.717     ;
; -44.575 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|StageOut[33]~1_OTERM10417            ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10083            ; Clk          ; Clk         ; 15.000       ; 0.137      ; 59.719     ;
; -44.573 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_2_result_int[1]~2_OTERM15606 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|vert_edge:E1|current_pos[0][11]_OTERM529_OTERM2855_OTERM5648_OTERM10089_OTERM14604 ; Clk          ; Clk         ; 15.000       ; -0.063     ; 59.517     ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                          ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 8.535 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 6.349      ;
; 8.548 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.086     ; 6.326      ;
; 8.595 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 6.274      ;
; 8.606 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.049     ; 6.305      ;
; 8.620 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 6.244      ;
; 8.620 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 6.249      ;
; 8.622 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 6.228      ;
; 8.675 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.117     ; 6.168      ;
; 8.787 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 6.063      ;
; 8.934 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 5.933      ;
; 9.005 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 5.873      ;
; 9.071 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 5.793      ;
; 9.090 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 5.774      ;
; 9.092 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 5.778      ;
; 9.096 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.121     ; 5.743      ;
; 9.097 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 5.779      ;
; 9.107 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.093     ; 5.760      ;
; 9.132 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 5.767      ;
; 9.145 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 5.744      ;
; 9.175 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 5.684      ;
; 9.187 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.054     ; 5.719      ;
; 9.192 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.692      ;
; 9.203 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.034     ; 5.723      ;
; 9.217 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 5.662      ;
; 9.217 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.667      ;
; 9.219 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 5.646      ;
; 9.228 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.110     ; 5.622      ;
; 9.242 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 5.622      ;
; 9.272 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 5.586      ;
; 9.282 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.054     ; 5.624      ;
; 9.290 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.049     ; 5.621      ;
; 9.294 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.054     ; 5.612      ;
; 9.306 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.049     ; 5.605      ;
; 9.307 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_21 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.129     ; 5.512      ;
; 9.313 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.090     ; 5.557      ;
; 9.326 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.558      ;
; 9.360 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 5.499      ;
; 9.384 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 5.481      ;
; 9.386 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.498      ;
; 9.401 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 5.498      ;
; 9.403 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.056     ; 5.501      ;
; 9.404 ; DRAM_DQ[13]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[13]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.224     ; 2.330      ;
; 9.405 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_cmd[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 5.458      ;
; 9.414 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 5.475      ;
; 9.419 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.061     ; 5.480      ;
; 9.424 ; DRAM_DQ[14]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 2.300      ;
; 9.430 ; DRAM_DQ[11]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.248     ; 2.280      ;
; 9.432 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.071     ; 5.457      ;
; 9.434 ; DRAM_DQ[15]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 2.310      ;
; 9.437 ; DRAM_DQ[10]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.201     ; 2.320      ;
; 9.444 ; DRAM_DQ[3]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 2.300      ;
; 9.444 ; DRAM_DQ[21]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.244     ; 2.270      ;
; 9.444 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.440      ;
; 9.450 ; DRAM_DQ[6]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.198     ; 2.310      ;
; 9.454 ; DRAM_DQ[0]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.234     ; 2.270      ;
; 9.454 ; DRAM_DQ[9]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 2.290      ;
; 9.457 ; DRAM_DQ[12]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.201     ; 2.300      ;
; 9.460 ; DRAM_DQ[5]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.198     ; 2.300      ;
; 9.461 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.423      ;
; 9.462 ; DRAM_DQ[19]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.216     ; 2.280      ;
; 9.464 ; DRAM_DQ[1]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.204     ; 2.290      ;
; 9.464 ; DRAM_DQ[8]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 2.280      ;
; 9.466 ; DRAM_DQ[31]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.300      ;
; 9.471 ; DRAM_DQ[18]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.207     ; 2.280      ;
; 9.472 ; DRAM_DQ[20]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.216     ; 2.270      ;
; 9.472 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.034     ; 5.454      ;
; 9.474 ; DRAM_DQ[2]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.194     ; 2.290      ;
; 9.474 ; DRAM_DQ[17]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.224     ; 2.260      ;
; 9.475 ; DRAM_DQ[22]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.213     ; 2.270      ;
; 9.479 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.405      ;
; 9.481 ; DRAM_DQ[30]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.187     ; 2.290      ;
; 9.481 ; DRAM_DQ[7]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.187     ; 2.290      ;
; 9.484 ; DRAM_DQ[4]                                                                                                                            ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]       ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.194     ; 2.280      ;
; 9.485 ; DRAM_DQ[16]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.213     ; 2.260      ;
; 9.486 ; DRAM_DQ[26]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.280      ;
; 9.486 ; DRAM_DQ[27]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.280      ;
; 9.486 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 5.393      ;
; 9.486 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.398      ;
; 9.488 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 5.377      ;
; 9.489 ; DRAM_DQ[23]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.219     ; 2.250      ;
; 9.490 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.034     ; 5.436      ;
; 9.491 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.063     ; 5.406      ;
; 9.494 ; DRAM_DQ[24]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.214     ; 2.250      ;
; 9.504 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 5.375      ;
; 9.504 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.076     ; 5.380      ;
; 9.506 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[50] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.095     ; 5.359      ;
; 9.508 ; DRAM_DQ[29]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.190     ; 2.260      ;
; 9.511 ; DRAM_DQ[28]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.187     ; 2.260      ;
; 9.516 ; DRAM_DQ[25]                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]      ; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.192     ; 2.250      ;
; 9.519 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.097     ; 5.344      ;
; 9.520 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_23 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.104     ; 5.324      ;
; 9.522 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_17 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.109     ; 5.317      ;
; 9.531 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_0[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 5.351      ;
; 9.534 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.052     ; 5.374      ;
; 9.539 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.082     ; 5.339      ;
; 9.541 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_19 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 5.306      ;
; 9.541 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_20 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.101     ; 5.306      ;
; 9.541 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entry_1[52] ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 5.317      ;
; 9.543 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_16 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 5.307      ;
; 9.543 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|oe~_Duplicate_22 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 5.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 25.767 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 4.203      ;
; 25.853 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 4.117      ;
; 25.959 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.028     ; 4.020      ;
; 25.975 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.028     ; 4.004      ;
; 26.024 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.928      ;
; 26.024 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.033     ; 3.950      ;
; 26.056 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.917      ;
; 26.061 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.891      ;
; 26.063 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.888      ;
; 26.067 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.903      ;
; 26.069 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.901      ;
; 26.088 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.864      ;
; 26.092 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.859      ;
; 26.153 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.817      ;
; 26.155 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.815      ;
; 26.233 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.718      ;
; 26.247 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.704      ;
; 26.259 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.028     ; 3.720      ;
; 26.261 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.028     ; 3.718      ;
; 26.275 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.028     ; 3.704      ;
; 26.277 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.028     ; 3.702      ;
; 26.324 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.628      ;
; 26.324 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.033     ; 3.650      ;
; 26.326 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.626      ;
; 26.326 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.033     ; 3.648      ;
; 26.356 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.617      ;
; 26.358 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.615      ;
; 26.361 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.591      ;
; 26.362 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.033     ; 3.612      ;
; 26.363 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.589      ;
; 26.363 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.588      ;
; 26.365 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.586      ;
; 26.388 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.564      ;
; 26.390 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.562      ;
; 26.391 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.579      ;
; 26.392 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.559      ;
; 26.394 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.557      ;
; 26.410 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.556      ;
; 26.414 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.552      ;
; 26.477 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.493      ;
; 26.478 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.488      ;
; 26.482 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.484      ;
; 26.496 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.470      ;
; 26.500 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.466      ;
; 26.533 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|valid                                                        ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.033     ; 3.441      ;
; 26.533 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.418      ;
; 26.535 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.416      ;
; 26.546 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.420      ;
; 26.547 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.404      ;
; 26.549 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.402      ;
; 26.550 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.416      ;
; 26.564 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.402      ;
; 26.568 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.398      ;
; 26.575 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.376      ;
; 26.583 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[22]                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.080     ; 3.344      ;
; 26.583 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.028     ; 3.396      ;
; 26.599 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.028     ; 3.380      ;
; 26.602 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.032     ; 3.373      ;
; 26.606 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.032     ; 3.369      ;
; 26.614 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.352      ;
; 26.618 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.348      ;
; 26.618 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.032     ; 3.357      ;
; 26.622 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.032     ; 3.353      ;
; 26.632 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[4]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.334      ;
; 26.636 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[3]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.330      ;
; 26.648 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.304      ;
; 26.648 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.033     ; 3.326      ;
; 26.658 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|altsyncram_n421:fifo_ram|ram_block11a0~portb_address_reg0 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[22]                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.199     ; 3.150      ;
; 26.662 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.033     ; 3.312      ;
; 26.664 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.033     ; 3.310      ;
; 26.667 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.059     ; 3.281      ;
; 26.667 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.303      ;
; 26.668 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.040     ; 3.299      ;
; 26.670 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.032     ; 3.305      ;
; 26.671 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.059     ; 3.277      ;
; 26.671 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.299      ;
; 26.674 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|s_mode                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.032     ; 3.301      ;
; 26.680 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.034     ; 3.293      ;
; 26.685 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.267      ;
; 26.686 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.032     ; 3.289      ;
; 26.687 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.264      ;
; 26.690 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_valid                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[5]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.032     ; 3.285      ;
; 26.699 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.038     ; 3.270      ;
; 26.700 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_we_reg       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.143      ; 3.472      ;
; 26.700 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.143      ; 3.472      ;
; 26.700 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[2]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.266      ;
; 26.702 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_datain_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.146      ; 3.473      ;
; 26.703 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_valid                                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.038     ; 3.266      ;
; 26.704 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.059     ; 3.244      ;
; 26.704 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[1]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 3.262      ;
; 26.706 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.060     ; 3.241      ;
; 26.708 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.059     ; 3.240      ;
; 26.710 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.060     ; 3.237      ;
; 26.712 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.055     ; 3.240      ;
; 26.716 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.056     ; 3.235      ;
; 26.731 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.059     ; 3.217      ;
; 26.735 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[8]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.060     ; 3.212      ;
; 26.735 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.059     ; 3.213      ;
; 26.735 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[6]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.037     ; 3.235      ;
; 26.735 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter|counter_reg_bit[7]                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.059     ; 3.213      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.364      ;
; 47.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.313      ;
; 48.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.260      ;
; 48.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.089      ;
; 48.376 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.904      ;
; 48.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.833      ;
; 48.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.776      ;
; 48.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.645      ;
; 48.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.624      ;
; 48.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.573      ;
; 48.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.556      ;
; 48.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.544      ;
; 48.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.367      ;
; 48.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.322      ;
; 48.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 1.316      ;
; 49.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.264      ;
; 49.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.163      ;
; 49.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.030      ;
; 49.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 0.982      ;
; 49.617 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 0.650      ;
; 49.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.374      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.327      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.327      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.327      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.327      ;
; 97.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.327      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.353      ;
; 97.769 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.200      ;
; 97.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 2.199      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.165      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.165      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.165      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.165      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.165      ;
; 97.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.165      ;
; 97.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.158      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.130      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.130      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.125      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.105      ;
; 97.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.103      ;
; 97.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.101      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.080      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.080      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.080      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.080      ;
; 97.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.080      ;
; 97.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.037      ;
; 97.929 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.053      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.027      ;
; 97.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.031      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.015      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.015      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.015      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.015      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.015      ;
; 97.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.016     ; 2.032      ;
; 97.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.020      ;
; 97.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.017      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.004      ;
; 97.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.003      ;
; 97.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.975      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.975      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.975      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.975      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.975      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.975      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.975      ;
; 98.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.976      ;
; 98.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.976      ;
; 98.011 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.956      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[21]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.974      ;
; 98.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.964      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.961      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.943      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.943      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.943      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.943      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.964      ;
; 98.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.953      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[29]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.944      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[30]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.944      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.944      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.944      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.932      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.932      ;
; 98.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.940      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[35]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.930      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.939      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.941      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.919      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.919      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.933      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.928      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[30]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 1.932      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[22]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.926      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[28]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.926      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.910      ;
; 98.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.910      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.103 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                     ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a9~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.232      ; 0.439      ;
; 0.129 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writeaddress[5]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_frame_buffer:frame_buffer|altsyncram:the_altsyncram|altsyncram_9qv1:auto_generated|ram_block1a147~porta_address_reg0                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.223      ; 0.456      ;
; 0.143 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.474      ;
; 0.146 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.485      ;
; 0.146 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.485      ;
; 0.146 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.485      ;
; 0.147 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.487      ;
; 0.149 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.484      ;
; 0.151 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.490      ;
; 0.151 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[2]                                                                                                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.486      ;
; 0.153 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.492      ;
; 0.154 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_w:the_final_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.485      ;
; 0.155 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[29]                                                                                                                                              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[1]                                                                                                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.228      ; 0.488      ;
; 0.156 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[9]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[3]                                                                                                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_b_module:final_soc_NIOS2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.228      ; 0.490      ;
; 0.159 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[1]                                                                                                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.494      ;
; 0.159 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.490      ;
; 0.161 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|a_dpfifo_cs31:dpfifo|altsyncram_btb1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.235      ; 0.500      ;
; 0.161 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|wraddress[0]                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[28]                                                                                                                                              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.491      ;
; 0.165 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[31]                                                                                                                                              ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_dst_regnum[3]                                                                                                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_register_bank_a_module:final_soc_NIOS2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.231      ; 0.501      ;
; 0.166 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|final_soc_jtag_uart_0_scfifo_r:the_final_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.227      ; 0.497      ;
; 0.179 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                     ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_fifo_module:the_final_soc_copy_dma_fifo_module|final_soc_copy_dma_fifo_module_fifo_ram_module:final_soc_copy_dma_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_dlq1:auto_generated|ram_block1a18~porta_datain_reg0 ; Clk          ; Clk         ; 0.000        ; 0.229      ; 0.512      ;
; 0.180 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[2][19]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|top[2][19]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                           ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                             ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                            ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|len                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|len                                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|done                                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|d_read                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle                                                                            ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|final_soc_copy_dma_mem_read_idle                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                                                                                                 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|final_soc_copy_dma_mem_read:the_final_soc_copy_dma_mem_read|read_select                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                        ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                          ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|reading_first_pixel_in_image                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                      ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[0]                                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                      ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[2]                                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                      ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[3]                                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                      ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|pending_reads[1]                                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_nae                                                                                                               ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_nae                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_af                                                                                                                ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|scfifo:Image_Buffer|scfifo_n4a1:auto_generated|dffe_af                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[31]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|start                                                                                                                                                  ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|start                                                                                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|done                                                                                                                                                   ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|done                                                                                                                                                                                                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[2]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[2]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[3]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[3]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[4]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[4]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[5]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[5]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                     ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[9]                                                                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[10]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[11]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[12]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[13]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[13]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[14]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[20]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[24]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[25]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[26]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|back_buf_start_address[27]                                                                                                                                            ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|back_buf_start_address[27]                                                                                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[27]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[27]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[28]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[28]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[29]                                                                                                                                                    ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|slave_readdata[29]                                                                                                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                           ; final_soc:final_subsystem|final_soc_pixel_dma:pixel_dma|buffer_swap                                                                                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpu_core_0_gpu_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                                                        ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                     ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                         ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                             ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[12]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[12]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[11]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[11]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[10]                                                                                                                                                         ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[10]                                                                                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[9]                                                                                                                                                          ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|writelength[9]                                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][31]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][31]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][29]                                                                    ; final_soc:final_subsystem|avalon_gpu_interface:gpu_core_0|gpu_core:gpu|rast_cube:cube_renderer|rast_triangle:triangle_renderer|rast_line:h_rast|bot[2][29]                                                                                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.131 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[8]                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 0.471      ;
; 0.133 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[22]                                                                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 0.473      ;
; 0.134 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[19]                                                                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 0.474      ;
; 0.135 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[5]                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 0.475      ;
; 0.136 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|stream_out_data[13]                                                                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 0.476      ;
; 0.157 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.219      ; 0.480      ;
; 0.163 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.490      ;
; 0.166 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.219      ; 0.489      ;
; 0.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[26]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[26]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[25]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[24]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[24]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[7]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[7]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.177 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a24~porta_address_reg0 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.219      ; 0.500      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                   ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4]                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                   ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5]                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[6]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[4]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[2]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                        ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|slave_readdata[16]                                                                                                                                              ; final_soc:final_subsystem|final_soc_vga_resampler:vga_resampler|slave_readdata[16]                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                ; final_soc:final_subsystem|final_soc_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[26]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[25]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[25]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[24]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[22]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[22]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[22]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[19]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[19]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                              ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[18]                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                         ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[18]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[14]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[13]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[12]                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[6]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[6]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[5]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[5]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[5]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[4]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                               ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[2]                                                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                          ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                             ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[2]                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                            ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_0_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_1_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|usedw_is_2_dff                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                           ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff                                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.509      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8] ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 0.509      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[0]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                   ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[8]                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                      ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                     ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                        ; final_soc:final_subsystem|final_soc_pixel_out_buffer:pixel_out_buffer|dcfifo:Data_FIFO|dcfifo_rsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                                                                                              ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                    ; final_soc:final_subsystem|final_soc_vga_scaler:vga_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.173 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                       ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|rd_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.101                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.000                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.101                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[0]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|entries[1]                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_request                                                                                                                                                                    ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_soc:final_subsystem|final_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_SDRAM:sdram|init_done                                                                                                                                                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.000                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                         ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                        ; final_soc:final_subsystem|final_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                             ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.196 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.330      ;
; 0.199 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                            ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.217 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_state.100000000                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_next.000000001                                                                                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.342      ;
; 0.247 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][110]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][110]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.251 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.376      ;
; 0.253 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[25]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.388      ;
; 0.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[16]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[14]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[11]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.380      ;
; 0.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[7]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[6]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][90]                                                                                                   ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][90]                                                                                                   ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.382      ;
; 0.256 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[17]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[9]                                                                                                                                                                     ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.390      ;
; 0.257 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[23]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[21]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.383      ;
; 0.257 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[10]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.383      ;
; 0.259 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_data[12]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|active_addr[22]                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                  ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_next.111                                                                                                                                                                         ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_state.111                                                                                                                                                                        ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.388      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.000                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.100                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.101                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.193 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|DRsize.010                                                   ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.319      ;
; 0.196 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.201 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.205 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.333      ;
; 0.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.346      ;
; 0.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.349      ;
; 0.251 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.376      ;
; 0.253 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[37]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.385      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.379      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.380      ;
; 0.256 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.380      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.381      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[5]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                          ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.395      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.394      ;
; 0.271 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[4]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.397      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.395      ;
; 0.272 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[14]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.273 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[20]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[24]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.276 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[19]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.402      ;
; 0.276 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[27]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.401      ;
; 0.278 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[18]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.404      ;
; 0.278 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[10]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.403      ;
; 0.279 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[26]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.404      ;
; 0.279 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[13]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.404      ;
; 0.279 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[3]                                                        ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.405      ;
; 0.282 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[32]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.407      ;
; 0.282 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[17]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.408      ;
; 0.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.408      ;
; 0.284 ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[34]                                                       ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|final_soc_NIOS2_cpu_nios2_oci:the_final_soc_NIOS2_cpu_nios2_oci|final_soc_NIOS2_cpu_debug_slave_wrapper:the_final_soc_NIOS2_cpu_debug_slave_wrapper|final_soc_NIOS2_cpu_debug_slave_tck:the_final_soc_NIOS2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.409      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                ; Clk          ; Clk         ; 15.000       ; -0.068     ; 4.029      ;
; 10.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                ; Clk          ; Clk         ; 15.000       ; -0.068     ; 4.029      ;
; 10.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                ; Clk          ; Clk         ; 15.000       ; -0.068     ; 4.029      ;
; 10.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                ; Clk          ; Clk         ; 15.000       ; -0.068     ; 4.029      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; Clk          ; Clk         ; 15.000       ; -0.024     ; 4.064      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; Clk          ; Clk         ; 15.000       ; -0.024     ; 4.064      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; Clk          ; Clk         ; 15.000       ; -0.024     ; 4.064      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; Clk          ; Clk         ; 15.000       ; -0.021     ; 4.067      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                           ; Clk          ; Clk         ; 15.000       ; -0.043     ; 4.045      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                           ; Clk          ; Clk         ; 15.000       ; -0.021     ; 4.067      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                           ; Clk          ; Clk         ; 15.000       ; -0.043     ; 4.045      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; Clk          ; Clk         ; 15.000       ; -0.043     ; 4.045      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                           ; Clk          ; Clk         ; 15.000       ; -0.021     ; 4.067      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; Clk          ; Clk         ; 15.000       ; -0.021     ; 4.067      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; Clk          ; Clk         ; 15.000       ; -0.043     ; 4.045      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; Clk          ; Clk         ; 15.000       ; -0.043     ; 4.045      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; Clk          ; Clk         ; 15.000       ; -0.043     ; 4.045      ;
; 10.919 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; Clk          ; Clk         ; 15.000       ; -0.043     ; 4.045      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                           ; Clk          ; Clk         ; 15.000       ; -0.045     ; 4.042      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                           ; Clk          ; Clk         ; 15.000       ; -0.039     ; 4.048      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                          ; Clk          ; Clk         ; 15.000       ; -0.039     ; 4.048      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                           ; Clk          ; Clk         ; 15.000       ; -0.039     ; 4.048      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                           ; Clk          ; Clk         ; 15.000       ; -0.048     ; 4.039      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                           ; Clk          ; Clk         ; 15.000       ; -0.048     ; 4.039      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                           ; Clk          ; Clk         ; 15.000       ; -0.048     ; 4.039      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; Clk          ; Clk         ; 15.000       ; -0.048     ; 4.039      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; Clk          ; Clk         ; 15.000       ; -0.028     ; 4.059      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                           ; Clk          ; Clk         ; 15.000       ; -0.028     ; 4.059      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                           ; Clk          ; Clk         ; 15.000       ; -0.028     ; 4.059      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; Clk          ; Clk         ; 15.000       ; -0.048     ; 4.039      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                           ; Clk          ; Clk         ; 15.000       ; -0.028     ; 4.059      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                           ; Clk          ; Clk         ; 15.000       ; -0.039     ; 4.048      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                           ; Clk          ; Clk         ; 15.000       ; -0.039     ; 4.048      ;
; 10.920 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                           ; Clk          ; Clk         ; 15.000       ; -0.039     ; 4.048      ;
; 10.925 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; Clk          ; Clk         ; 15.000       ; -0.038     ; 4.044      ;
; 10.934 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|d1_softwarereset                                                                                                                                                             ; Clk          ; Clk         ; 15.000       ; -0.013     ; 4.060      ;
; 10.934 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|software_reset_request                                                                                                                                                       ; Clk          ; Clk         ; 15.000       ; -0.013     ; 4.060      ;
; 10.934 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_copy_dma:copy_dma|reset_n                                                                                                                                                                      ; Clk          ; Clk         ; 15.000       ; -0.013     ; 4.060      ;
; 11.070 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.135      ; 4.040      ;
; 11.070 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.135      ; 4.040      ;
; 11.070 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.135      ; 4.040      ;
; 11.070 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.135      ; 4.040      ;
; 11.070 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.135      ; 4.040      ;
; 11.070 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.135      ; 4.040      ;
; 11.070 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.135      ; 4.040      ;
; 11.070 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                     ; Clk          ; Clk         ; 15.000       ; 0.135      ; 4.040      ;
; 11.113 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_PLL:pll|final_soc_PLL_stdsync_sv6:stdsync2|final_soc_PLL_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.102     ; 3.792      ;
; 11.114 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                ; Clk          ; Clk         ; 15.000       ; -0.068     ; 3.825      ;
; 11.114 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                ; Clk          ; Clk         ; 15.000       ; -0.068     ; 3.825      ;
; 11.114 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                ; Clk          ; Clk         ; 15.000       ; -0.068     ; 3.825      ;
; 11.114 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                               ; Clk          ; Clk         ; 15.000       ; -0.068     ; 3.825      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; Clk          ; Clk         ; 15.000       ; -0.026     ; 3.860      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                             ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                             ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                          ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                         ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                         ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|read_latency_shift_reg[0]                                                                       ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[12]                                                                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                        ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                         ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                                                              ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                                                                                 ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                  ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_otg_hpi_cs:otg_hpi_reset|data_out                                                                                                                                                              ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[0]                                                                              ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; Clk          ; Clk         ; 15.000       ; -0.021     ; 3.865      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                           ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.862      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                           ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.862      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]                                          ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.862      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; Clk          ; Clk         ; 15.000       ; -0.022     ; 3.864      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                           ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.862      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                           ; Clk          ; Clk         ; 15.000       ; -0.024     ; 3.862      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                               ; Clk          ; Clk         ; 15.000       ; -0.028     ; 3.858      ;
; 11.121 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                               ; Clk          ; Clk         ; 15.000       ; -0.028     ; 3.858      ;
; 11.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                ; Clk          ; Clk         ; 15.000       ; -0.020     ; 3.865      ;
; 11.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                               ; Clk          ; Clk         ; 15.000       ; -0.020     ; 3.865      ;
; 11.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_valid                                                                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.854      ;
; 11.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|R_valid                                                                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.854      ;
; 11.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.862      ;
; 11.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|i_read                                                                                                                                                     ; Clk          ; Clk         ; 15.000       ; -0.037     ; 3.848      ;
; 11.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; Clk          ; Clk         ; 15.000       ; -0.023     ; 3.862      ;
; 11.122 ; final_soc:final_subsystem|altera_reset_controller:rst_controller|r_sync_rst ; final_soc:final_subsystem|final_soc_NIOS2:nios2|final_soc_NIOS2_cpu:cpu|D_iw[6]                                                                                                                                                    ; Clk          ; Clk         ; 15.000       ; -0.031     ; 3.854      ;
+--------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 12.442 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.448      ;
; 12.442 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.448      ;
; 12.442 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 2.440      ;
; 12.442 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.078     ; 2.440      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.089     ; 2.428      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 2.436      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.081     ; 2.436      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.089     ; 2.428      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.470      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.470      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.470      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.470      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.470      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.470      ;
; 12.443 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.470      ;
; 12.444 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[16]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 2.382      ;
; 12.444 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[22]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.132     ; 2.382      ;
; 12.445 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.109     ; 2.406      ;
; 12.445 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[17]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.143     ; 2.370      ;
; 12.445 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[19]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 2.378      ;
; 12.445 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[20]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.135     ; 2.378      ;
; 12.447 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[21]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.163     ; 2.348      ;
; 12.452 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[23]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 2.424      ;
; 12.452 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.072     ; 2.436      ;
; 12.454 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[18]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.126     ; 2.378      ;
; 12.454 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[23]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 2.366      ;
; 12.454 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.017     ; 2.536      ;
; 12.456 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.033     ; 2.518      ;
; 12.457 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.485      ;
; 12.457 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.485      ;
; 12.457 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.065     ; 2.485      ;
; 12.459 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.070     ; 2.431      ;
; 12.459 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.459      ;
; 12.459 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.459      ;
; 12.459 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.459      ;
; 12.459 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[3]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.437      ;
; 12.460 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.426      ;
; 12.460 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 2.421      ;
; 12.460 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.079     ; 2.421      ;
; 12.460 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.426      ;
; 12.460 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[11]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 2.402      ;
; 12.461 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[25]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 2.401      ;
; 12.461 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[26]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 2.401      ;
; 12.461 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[27]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 2.401      ;
; 12.461 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[3]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 2.379      ;
; 12.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.040     ; 2.458      ;
; 12.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 2.414      ;
; 12.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[29]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.040     ; 2.458      ;
; 12.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 2.414      ;
; 12.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.084     ; 2.414      ;
; 12.462 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[11]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.152     ; 2.344      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.454      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.038     ; 2.458      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.037     ; 2.459      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.454      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.037     ; 2.459      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[28]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.037     ; 2.459      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.432      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[15]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.432      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[12]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.051     ; 2.445      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.051     ; 2.445      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.432      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[8]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.432      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.037     ; 2.459      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[6]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.048     ; 2.448      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[5]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.048     ; 2.448      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.044     ; 2.452      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[2]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.044     ; 2.452      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.054     ; 2.442      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[29]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.094     ; 2.400      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[14]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 2.356      ;
; 12.464 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[0]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.138     ; 2.356      ;
; 12.465 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.500      ;
; 12.465 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.500      ;
; 12.465 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.500      ;
; 12.465 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.500      ;
; 12.465 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.042     ; 2.500      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.085     ; 2.409      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[6]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 2.390      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[30]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 2.401      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[15]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 2.374      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[7]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 2.401      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[9]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 2.374      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[8]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 2.374      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[10]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 2.387      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[24]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.118     ; 2.374      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[28]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.091     ; 2.401      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[31]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.096     ; 2.396      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[5]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.102     ; 2.390      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[12]                                                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 2.387      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[2]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 2.394      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[1]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.108     ; 2.384      ;
; 12.466 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|za_data[4]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 2.394      ;
; 12.467 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[7]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.064     ; 2.429      ;
; 12.468 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[4]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 2.394      ;
; 12.468 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_addr[1]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.098     ; 2.394      ;
; 12.468 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]                                                                                                                                ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.074     ; 2.418      ;
; 12.468 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.025     ; 2.514      ;
; 12.468 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.025     ; 2.514      ;
; 12.469 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_bank[0]                                                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 15.000       ; -0.105     ; 2.386      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 28.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 1.562      ;
; 28.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 1.562      ;
; 28.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 1.562      ;
; 28.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 1.562      ;
; 28.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 1.562      ;
; 28.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 1.562      ;
; 28.404 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.041     ; 1.562      ;
; 28.511 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.448      ;
; 28.511 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.448      ;
; 28.511 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.448      ;
; 28.511 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.448      ;
; 28.511 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 1.448      ;
; 28.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 1.360      ;
; 28.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 1.360      ;
; 28.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 1.360      ;
; 28.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 1.360      ;
; 28.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 1.360      ;
; 28.605 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 1.360      ;
; 28.798 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.151      ; 1.360      ;
; 28.798 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.151      ; 1.360      ;
; 28.798 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; 0.151      ; 1.360      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 28.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.048     ; 0.979      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 29.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 30.000       ; -0.042     ; 0.703      ;
; 98.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 0.979      ;
; 98.980 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 0.979      ;
; 99.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 0.703      ;
; 99.262 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 100.000      ; -0.042     ; 0.703      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.138      ;
; 49.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.145      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.324      ;
; 98.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.164      ;
; 98.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.164      ;
; 98.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.164      ;
; 98.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.164      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.160      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.160      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.160      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.160      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.160      ;
; 98.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.160      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.157      ;
; 98.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.145      ;
; 98.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.145      ;
; 98.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.103      ;
; 98.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.103      ;
; 98.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.103      ;
; 98.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.103      ;
; 98.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.090      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.932      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.932      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.932      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.932      ;
; 99.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.932      ;
; 99.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.923      ;
; 99.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.923      ;
; 99.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.902      ;
; 99.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.902      ;
; 99.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.902      ;
; 99.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.902      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
; 99.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.809      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[0][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.483   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 0.609      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                                                                                     ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[110]                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.688   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 0.838      ;
; 0.825   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.152      ;
; 0.825   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.152      ;
; 0.825   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|waitrequest_reset_override                                                        ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.243      ; 1.152      ;
; 1.027   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.152      ;
; 1.027   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][90]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.152      ;
; 1.027   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][89]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.152      ;
; 1.027   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][71]                                                                             ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.152      ;
; 1.027   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_resampler_avalon_rgb_slave_translator|read_latency_shift_reg[0]                                                         ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.152      ;
; 1.027   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                            ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.152      ;
; 1.063   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 1.213      ;
; 1.063   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 1.213      ;
; 1.063   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 1.213      ;
; 1.063   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 1.213      ;
; 1.063   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                       ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 1.213      ;
; 1.199   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][16]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                          ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.325      ;
; 1.199   ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                           ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.325      ;
; 100.483 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.042      ; 0.609      ;
; 100.483 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.042      ; 0.609      ;
; 100.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.066      ; 0.838      ;
; 100.688 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; -100.000     ; 0.066      ; 0.838      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.571  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.694      ;
; 0.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.801      ;
; 0.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.801      ;
; 0.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.801      ;
; 0.676  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.801      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.812      ;
; 0.688  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.812      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.706  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.831      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.824      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.824      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.824      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.824      ;
; 0.712  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.824      ;
; 0.822  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.937      ;
; 0.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.962      ;
; 0.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.962      ;
; 0.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.962      ;
; 0.849  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.962      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.991      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.991      ;
; 0.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.997      ;
; 0.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.997      ;
; 0.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.997      ;
; 0.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.997      ;
; 0.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.997      ;
; 0.869  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.997      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.870  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.998      ;
; 0.888  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.011      ;
; 0.888  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.011      ;
; 0.888  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.011      ;
; 0.888  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.011      ;
; 1.008  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.142      ;
; 50.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.361      ; 0.991      ;
; 50.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; final_soc:final_subsystem|final_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_soc_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.348      ; 0.992      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'final_subsystem|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                                            ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.049      ;
; 1.699 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.049      ;
; 1.705 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.277      ; 2.066      ;
; 1.705 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.277      ; 2.066      ;
; 1.705 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 2.045      ;
; 1.705 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.277      ; 2.066      ;
; 1.705 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.277      ; 2.066      ;
; 1.705 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.277      ; 2.066      ;
; 1.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.049      ;
; 1.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|final_soc_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.049      ;
; 1.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|final_soc_SDRAM_input_efifo_module:the_final_soc_SDRAM_input_efifo_module|wr_address                                                                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.049      ;
; 1.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.049      ;
; 1.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.049      ;
; 1.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.049      ;
; 1.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.049      ;
; 1.713 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.049      ;
; 1.717 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 2.019      ;
; 1.717 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 2.019      ;
; 1.717 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 2.019      ;
; 1.730 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.202      ; 2.016      ;
; 1.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.067      ;
; 1.902 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 2.067      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.053      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                                                                                                  ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.053      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.053      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.052      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.058      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.053      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.053      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.053      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.053      ;
; 1.910 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.053      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.051      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.051      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.051      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.051      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.051      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.051      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.051      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.911 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.058      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[3]~_Duplicate_1                                                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.052      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_dqm[1]~_Duplicate_1                                                                                                                                                              ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.052      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                           ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.056      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.055      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[30]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.057      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[27]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.055      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.060      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.060      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[24]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.060      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.059      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.054      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[20]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.057      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[19]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.060      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[18]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.059      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.054      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.054      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.057      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.055      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                            ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.057      ;
; 1.917 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                             ; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.057      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[12]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[13]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[14]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[15]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[15]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[31]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[30]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[29]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[28]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[14]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[13]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[12]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                     ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]                     ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]    ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]    ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[0]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[1]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[2]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[5]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[6]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[7]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_h_register[8]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[0]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[1]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[2]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[5]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[6]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[7]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|period_l_register[8]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.052      ; 2.642      ;
; 2.506 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[0]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[1]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[4]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[5]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[6]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.056      ; 2.647      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]         ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[8]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[9]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[10]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[11]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|readdata[7]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]        ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[20]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[0]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[1]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[2]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[3]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[4]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[5]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[6]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[7]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[8]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[9]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[10]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[11]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[12]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[13]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[14]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[16]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[17]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[18]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[19]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[21]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[22]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[23]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[26]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[24]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[25]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[27]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[29]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[28]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[31]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[30]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.051      ; 2.642      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|internal_counter[15]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[27]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[26]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[25]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[24]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[23]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[22]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[21]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[20]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[19]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[18]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[17]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[16]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[11]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[10]                                                                                ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.646      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[9]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[8]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[7]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[6]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[5]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[4]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.644      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[3]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[2]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
; 2.507 ; final_soc:final_subsystem|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; final_soc:final_subsystem|final_soc_timer_0:timer_0|counter_snapshot[1]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.645      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 49
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
Worst Case Available Settling Time: 25.128 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+
; Clock                                ; Setup       ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+
; Worst-case Slack                     ; -106.189    ; 0.103 ; 7.595    ; 0.483   ; 6.869               ;
;  Clk                                 ; -106.189    ; 0.103 ; 7.595    ; 2.506   ; 6.869               ;
;  altera_reserved_tck                 ; 45.502      ; 0.181 ; 47.899   ; 0.571   ; 49.475              ;
;  final_subsystem|pll|sd1|pll7|clk[0] ; 2.735       ; 0.173 ; 10.142   ; 1.699   ; 7.191               ;
;  final_subsystem|pll|sd1|pll7|clk[2] ; 21.700      ; 0.131 ; 26.990   ; 0.483   ; 14.689              ;
; Design-wide TNS                      ; -186383.614 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                 ; -186383.614 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                 ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  final_subsystem|pll|sd1|pll7|clk[0] ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  final_subsystem|pll|sd1|pll7|clk[2] ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------+-------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 1412         ; 0          ; 40       ; 3        ;
; Clk                                 ; altera_reserved_tck                 ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                 ; Clk                                 ; false path   ; false path ; 0        ; 0        ;
; Clk                                 ; Clk                                 ; > 2147483647 ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Clk                                 ; 224          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Clk                                 ; 1            ; 1          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Clk                                 ; 46           ; 1          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 235          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 34313        ; 0          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 20           ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 6970         ; 0          ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 1412         ; 0          ; 40       ; 3        ;
; Clk                                 ; altera_reserved_tck                 ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                 ; Clk                                 ; false path   ; false path ; 0        ; 0        ;
; Clk                                 ; Clk                                 ; > 2147483647 ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; Clk                                 ; 224          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[1] ; Clk                                 ; 1            ; 1          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; Clk                                 ; 46           ; 1          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 235          ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 34313        ; 0          ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 20           ; 0          ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 6970         ; 0          ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 69       ; 0        ; 2        ; 0        ;
; Clk                                 ; Clk                                 ; 1433     ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 679      ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 6        ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 47       ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                 ; altera_reserved_tck                 ; 69       ; 0        ; 2        ; 0        ;
; Clk                                 ; Clk                                 ; 1433     ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; 679      ; 0        ; 0        ; 0        ;
; Clk                                 ; final_subsystem|pll|sd1|pll7|clk[2] ; 6        ; 0        ; 0        ; 0        ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; 47       ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                ;
+-------------------------------------+-------------------------------------+-----------+-------------+
; Target                              ; Clock                               ; Type      ; Status      ;
+-------------------------------------+-------------------------------------+-----------+-------------+
; CLOCK_50                            ; Clk                                 ; Base      ; Constrained ;
; altera_reserved_tck                 ; altera_reserved_tck                 ; Base      ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[0] ; final_subsystem|pll|sd1|pll7|clk[0] ; Generated ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[1] ; final_subsystem|pll|sd1|pll7|clk[1] ; Generated ; Constrained ;
; final_subsystem|pll|sd1|pll7|clk[2] ; final_subsystem|pll|sd1|pll7|clk[2] ; Generated ; Constrained ;
+-------------------------------------+-------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 09 01:28:04 2019
Info: Command: quartus_sta ece385_finalprj -c ece385_finalprj
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_rsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ece385_finalprj.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[0]} {final_subsystem|pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[1]} {final_subsystem|pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {final_subsystem|pll|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {final_subsystem|pll|sd1|pll7|clk[2]} {final_subsystem|pll|sd1|pll7|clk[2]}
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'final_soc/synthesis/submodules/final_soc_NIOS2_cpu.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -106.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -106.189         -186383.614 Clk 
    Info (332119):     2.735               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    21.700               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    45.502               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 Clk 
    Info (332119):     0.351               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.387               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.595               0.000 Clk 
    Info (332119):    10.142               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    26.990               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    47.899               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.018               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     1.224               0.000 altera_reserved_tck 
    Info (332119):     3.277               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     4.901               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 6.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.987               0.000 Clk 
    Info (332119):     7.205               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.697               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.625               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
    Info (332114): Worst Case Available Settling Time: 20.379 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -94.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -94.154         -162348.889 Clk 
    Info (332119):     3.583               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    22.396               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    45.983               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 Clk 
    Info (332119):     0.322               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.337               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 8.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.361               0.000 Clk 
    Info (332119):    10.649               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    27.258               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    48.187               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.926               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     1.124               0.000 altera_reserved_tck 
    Info (332119):     2.920               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     4.377               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 7.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.026               0.000 Clk 
    Info (332119):     7.191               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.689               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.567               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
    Info (332114): Worst Case Available Settling Time: 21.243 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[0] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[1] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: final_subsystem|pll|sd1|pll7|clk[2] with master clock period: 15.000 found on PLL node: final_subsystem|pll|sd1|pll7|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[1] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Fall) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[0] (Rise) to final_subsystem|pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From final_subsystem|pll|sd1|pll7|clk[2] (Rise) to final_subsystem|pll|sd1|pll7|clk[2] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -45.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -45.018          -63088.629 Clk 
    Info (332119):     8.535               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    25.767               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    47.931               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.103               0.000 Clk 
    Info (332119):     0.131               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.173               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 10.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.910               0.000 Clk 
    Info (332119):    12.442               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    28.404               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.133               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.483               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):     0.571               0.000 altera_reserved_tck 
    Info (332119):     1.699               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):     2.506               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 6.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.869               0.000 Clk 
    Info (332119):     7.279               0.000 final_subsystem|pll|sd1|pll7|clk[0] 
    Info (332119):    14.751               0.000 final_subsystem|pll|sd1|pll7|clk[2] 
    Info (332119):    49.475               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 49 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 49
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.082
    Info (332114): Worst Case Available Settling Time: 25.128 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 5968 megabytes
    Info: Processing ended: Mon Dec 09 01:28:44 2019
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:00


