(pcb /home/ed/Kicad/Cosmonode_full/Cosmonode_ext01/Cosmonode_ext01.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7-e2-6376~60~ubuntu17.10.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  174625 -111125  161925 -111125  161925 -100965  174625 -100965
            174625 -111125  174625 -111125)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Angled_1x04_Pitch2.54mm
      (place J1 173228 -102108 back 0 (PN CONN_01X04))
    )
    (component "SI7020-A20-YM0R:SON100P300X300X80-7N"
      (place U1 165608 -105664 front 180 (PN "SI7020-A20-YM0R"))
    )
    (component Connectors:GS3
      (place J3 165735 -109855 front 90 (PN GS3))
    )
    (component Capacitors_SMD:C_0603_HandSoldering
      (place C1 165608 -101600 front 0 (PN 100nF))
    )
    (component "Wire_Pads:SolderWirePad_single_1-2mmDrill"
      (place J2 163068 -108204 front 0 (PN CONN_01X01))
    )
    (component "Wire_Pads:SolderWirePad_single_1-2mmDrill::1"
      (place J4 168148 -108204 front 0 (PN CONN_01X01))
      (place J5 163068 -103124 front 0 (PN CONN_01X01))
      (place J6 168148 -103124 front 0 (PN CONN_01X01))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Angled_1x04_Pitch2.54mm
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -8890))
      (outline (path signal 100  4040 -8890  1500 -8890))
      (outline (path signal 100  1500 -8890  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 120  1440 1330  1440 -8950))
      (outline (path signal 120  1440 -8950  4100 -8950))
      (outline (path signal 120  4100 -8950  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  10550 -9400))
      (outline (path signal 50  10550 -9400  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image "SI7020-A20-YM0R:SON100P300X300X80-7N"
      (outline (path signal 0  -1358.58 1500  -1365.5 1456.3  -1385.59 1416.88  -1416.88 1385.59
            -1456.3 1365.5  -1500 1358.58  -1543.7 1365.5  -1583.12 1385.59
            -1614.41 1416.88  -1634.5 1456.3  -1641.42 1500  -1634.5 1543.7
            -1614.41 1583.12  -1583.12 1614.41  -1543.7 1634.5  -1500 1641.42
            -1456.3 1634.5  -1416.88 1614.41  -1385.59 1583.12  -1365.5 1543.7))
      (outline (path signal 50  -2150 1800  2150 1800))
      (outline (path signal 50  2150 1800  2150 -1800))
      (outline (path signal 50  2150 -1800  -2150 -1800))
      (outline (path signal 50  -2150 -1800  -2150 1800))
      (outline (path signal 50  -1500 1500  1500 1500))
      (outline (path signal 50  1500 1500  1500 -1500))
      (outline (path signal 50  1500 -1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  -1500 1500))
      (outline (path signal 127  -1000 1500  1000 1500))
      (outline (path signal 127  -1000 -1500  1000 -1500))
      (pin Rect[T]Pad_850x450_um 1 -1450 1000)
      (pin Rect[T]Pad_850x450_um 2 -1450 0)
      (pin Rect[T]Pad_850x450_um 3 -1450 -1000)
      (pin Rect[T]Pad_850x450_um (rotate 180) 4 1450 -1000)
      (pin Rect[T]Pad_850x450_um (rotate 180) 5 1450 0)
      (pin Rect[T]Pad_850x450_um (rotate 180) 6 1450 1000)
      (pin Rect[T]Pad_1600x2500_um 7 0 0)
    )
    (image Connectors:GS3
      (outline (path signal 50  -1150 2150  1150 2150))
      (outline (path signal 50  1150 2150  1150 -2150))
      (outline (path signal 50  1150 -2150  -1150 -2150))
      (outline (path signal 50  -1150 -2150  -1150 2150))
      (outline (path signal 120  -890 1910  -890 -1910))
      (outline (path signal 120  -890 -1910  890 -1910))
      (outline (path signal 120  890 -1910  890 1910))
      (outline (path signal 120  -890 1910  890 1910))
      (pin Rect[T]Pad_1270x970_um 1 0 1270)
      (pin Rect[T]Pad_1270x970_um 2 0 0)
      (pin Rect[T]Pad_1270x970_um 3 0 -1270)
    )
    (image Capacitors_SMD:C_0603_HandSoldering
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 120  -350 600  350 600))
      (outline (path signal 120  350 -600  -350 -600))
      (outline (path signal 50  -1800 650  1800 650))
      (outline (path signal 50  -1800 650  -1800 -650))
      (outline (path signal 50  1800 -650  1800 650))
      (outline (path signal 50  1800 -650  -1800 -650))
      (pin Rect[T]Pad_1200x750_um 1 -950 0)
      (pin Rect[T]Pad_1200x750_um 2 950 0)
    )
    (image "Wire_Pads:SolderWirePad_single_1-2mmDrill"
      (pin Round[A]Pad_1199.12_um @1 0 0)
    )
    (image "Wire_Pads:SolderWirePad_single_1-2mmDrill::1"
      (pin Round[A]Pad_1199_um @1 0 0)
    )
    (padstack Round[A]Pad_1199.12_um
      (shape (circle F.Cu 1199.12))
      (shape (circle B.Cu 1199.12))
      (attach off)
    )
    (padstack Round[A]Pad_1199_um
      (shape (circle F.Cu 1199))
      (shape (circle B.Cu 1199))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_850x450_um
      (shape (rect F.Cu -425 -225 425 225))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x750_um
      (shape (rect F.Cu -600 -375 600 375))
      (attach off)
    )
    (padstack Rect[T]Pad_1270x970_um
      (shape (rect F.Cu -635 -485 635 485))
      (attach off)
    )
    (padstack Rect[T]Pad_1600x2500_um
      (shape (rect F.Cu -800 -1250 800 1250))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net +3V3
      (pins J1-4 U1-5 C1-1)
    )
    (net GND
      (pins J1-3 U1-2 J3-2 C1-2)
    )
    (net A5
      (pins J1-2 U1-6)
    )
    (net A4
      (pins J1-1 U1-1)
    )
    (net "Net-(J3-Pad1)"
      (pins U1-4 J3-1)
    )
    (net "Net-(J3-Pad3)"
      (pins U1-3 J3-3)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (class kicad_default "" +3V3 A4 A5 GND "Net-(J2-Pad1)" "Net-(J3-Pad1)"
      "Net-(J3-Pad3)" "Net-(J4-Pad1)" "Net-(J5-Pad1)" "Net-(J6-Pad1)" "Net-(U1-Pad7)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
