# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../adder_pkg.vhd" \
"../../../../../AAC2M1H1.vhd" \
"../../../../../AAC2M1H1_tb.vhd" \

# Do not sort compile order
nosort
