/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(in_data[48] ? celloutsig_0_6z : celloutsig_0_6z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z | celloutsig_1_4z);
  assign celloutsig_1_0z = ~((in_data[130] | in_data[138]) & (in_data[103] | in_data[189]));
  assign celloutsig_1_1z = ~((in_data[166] | in_data[113]) & (celloutsig_1_0z | in_data[179]));
  assign celloutsig_1_18z = celloutsig_1_2z | ~(celloutsig_1_6z[6]);
  assign celloutsig_0_10z = celloutsig_0_0z[7:5] >= celloutsig_0_7z[2:0];
  assign celloutsig_1_19z = ! { celloutsig_1_10z[4:3], celloutsig_1_10z[1] };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } || { in_data[145:144], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_0_6z = celloutsig_0_2z & ~(celloutsig_0_4z);
  assign celloutsig_1_2z = in_data[119] & ~(in_data[98]);
  assign celloutsig_0_2z = in_data[88] & ~(celloutsig_0_0z[7]);
  assign celloutsig_1_7z = in_data[98] & ~(celloutsig_1_3z);
  assign celloutsig_0_0z = in_data[34:27] % { 1'h1, in_data[79:73] };
  assign celloutsig_0_7z = { in_data[83:82], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z } % { 1'h1, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_9z = celloutsig_1_6z[11:8] % { 1'h1, in_data[172:171], celloutsig_1_5z };
  assign celloutsig_0_3z = { in_data[37:33], celloutsig_0_0z, celloutsig_0_2z } != { in_data[7:3], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = ~^ { celloutsig_0_0z[7:2], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[109:100], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } <<< { in_data[114:101], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_11z = { in_data[6], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z };
  assign { celloutsig_1_10z[6:3], celloutsig_1_10z[7], celloutsig_1_10z[0], celloutsig_1_10z[1] } = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z } ^ { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z[3], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_10z[2] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
