Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Users/Usuario/GitHub/Diseno_digital/Reloj_2_3/Esquematico_isim_beh.exe -prj E:/Users/Usuario/GitHub/Diseno_digital/Reloj_2_3/Esquematico_beh.prj work.Esquematico 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Users/Usuario/GitHub/Diseno_digital/Reloj_2_3/C_Min_U.vhd" into library work
Parsing VHDL file "E:/Users/Usuario/GitHub/Diseno_digital/Reloj_2_3/C_Min_D.vhd" into library work
Parsing VHDL file "E:/Users/Usuario/GitHub/Diseno_digital/Reloj_2_3/Esquematico.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity C_Min_U [c_min_u_default]
Compiling architecture behavioral of entity C_Min_D [c_min_d_default]
Compiling architecture behavioral of entity esquematico
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable E:/Users/Usuario/GitHub/Diseno_digital/Reloj_2_3/Esquematico_isim_beh.exe
Fuse Memory Usage: 49208 KB
Fuse CPU Usage: 905 ms
