\begin{Verbatim}[commandchars=\\\{\}]
\PYGdefault{c}{\PYGdefaultZsh{}!/bin/bash}
\PYGdefault{c}{\PYGdefaultZsh{} Number of instructions fetched...}
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}fetch:ifqsize \PYGdefault{l+m}{1} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}F1.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}fetch:ifqsize \PYGdefault{l+m}{2} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}F2.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}fetch:ifqsize \PYGdefault{l+m}{4} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}F4.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}fetch:ifqsize \PYGdefault{l+m}{8} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}F8.txt

\PYGdefault{c}{\PYGdefaultZsh{} Number of instructions decoded...}
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}decode:width \PYGdefault{l+m}{1} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}D1.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}decode:width \PYGdefault{l+m}{2} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}D2.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}decode:width \PYGdefault{l+m}{4} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}D4.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}decode:width \PYGdefault{l+m}{8} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}D8.txt

\PYGdefault{c}{\PYGdefaultZsh{} Number of instructions issued...}
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}issue:width \PYGdefault{l+m}{1} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}I1.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}issue:width \PYGdefault{l+m}{2} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}I2.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}issue:width \PYGdefault{l+m}{4} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}I4.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}issue:width \PYGdefault{l+m}{8} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}I8.txt

\PYGdefault{c}{\PYGdefaultZsh{} Number of instructions commited...}
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}commit:width \PYGdefault{l+m}{1} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}C1.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}commit:width \PYGdefault{l+m}{2} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}C2.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}commit:width \PYGdefault{l+m}{4} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}C4.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}commit:width \PYGdefault{l+m}{8} ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}C8.txt

\PYGdefault{c}{\PYGdefaultZsh{} Branch prediction...}
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}bpred nottaken ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}BPNT.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}bpred taken ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}BPT.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}bpred bimod ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}BPBM.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}bpred 2lev ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}BP2L.txt

\PYGdefault{c}{\PYGdefaultZsh{} Cache block size...}
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:32:4:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheBS32.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:64:4:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheBS64.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:128:4:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheBS128.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:256:4:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheBS256.txt

\PYGdefault{c}{\PYGdefaultZsh{} Cache replacement policy...}
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:32:4:f ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheRPF.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:32:4:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheRPL.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:32:4:r ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheRPR.txt

\PYGdefault{c}{\PYGdefaultZsh{} Cache associativity...}
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:32:1:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheA1.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:32:4:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheA4.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:32:8:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheA8.txt
./sim\PYGdefaultZhy{}outorder \PYGdefaultZhy{}cache:dl2 ul2:128:32:64:l ../benchmarks/cc1.alpha 2\PYGdefaultZgt{} Results/results\PYGdefaultZus{}CacheA64.txt
\end{Verbatim}
